starting build "db225919-ed15-43b7-8653-0e4d84f6cdec" FETCHSOURCE BUILD Starting Step #0 Step #0: Already have image (with digest): gcr.io/cloud-builders/git Step #0: Cloning into 'oss-fuzz'... Finished Step #0 Starting Step #1 Step #1: Already have image (with digest): gcr.io/cloud-builders/docker Step #1: Sending build context to Docker daemon 8.704kB Step #1: Step 1/6 : FROM gcr.io/oss-fuzz-base/base-builder Step #1: latest: Pulling from oss-fuzz-base/base-builder Step #1: b549f31133a9: Pulling fs layer Step #1: 800687449569: Pulling fs layer Step #1: 67cc84ed39bf: Pulling fs layer Step #1: 33c4464df317: Pulling fs layer Step #1: 7a3d59ffed63: Pulling fs layer Step #1: bc24bccd8f7c: Pulling fs layer Step #1: 18d20619fb8d: Pulling fs layer Step #1: 0ec212d79142: Pulling fs layer Step #1: 0d731e844f5b: Pulling fs layer Step #1: 03e6d4298870: Pulling fs layer Step #1: 9cb6c9480ffe: Pulling fs layer Step #1: 636367483a85: Pulling fs layer Step #1: ab160a08f40f: Pulling fs layer Step #1: d56fb1501120: Pulling fs layer Step #1: 6e5ee80d4b76: Pulling fs layer Step #1: 069b70ca1828: Pulling fs layer Step #1: 082a5c4ba783: Pulling fs layer Step #1: aeb889ce9374: Pulling fs layer Step #1: b3c77a307741: Pulling fs layer Step #1: 19afa95abd0d: Pulling fs layer Step #1: 3331bfca5447: Pulling fs layer Step #1: ca89507fe8d3: Pulling fs layer Step #1: 093d0a8d4813: Pulling fs layer Step #1: 562130e5e1f0: Pulling fs layer Step #1: c78d65770fdc: Pulling fs layer Step #1: d8a48a39f3bb: Pulling fs layer Step #1: d547270a8392: Pulling fs layer Step #1: cd72b15f7674: Pulling fs layer Step #1: fed123fa2f8a: Pulling fs layer Step #1: 39a8609a58c5: Pulling fs layer Step #1: 069b70ca1828: Waiting Step #1: 082a5c4ba783: Waiting Step #1: aeb889ce9374: Waiting Step #1: b3c77a307741: Waiting Step #1: 19afa95abd0d: Waiting Step #1: 3331bfca5447: Waiting Step #1: ca89507fe8d3: Waiting Step #1: 093d0a8d4813: Waiting Step #1: 562130e5e1f0: Waiting Step #1: c78d65770fdc: Waiting Step #1: 39a8609a58c5: Waiting Step #1: d8a48a39f3bb: Waiting Step #1: d547270a8392: Waiting Step #1: cd72b15f7674: Waiting Step #1: fed123fa2f8a: Waiting Step #1: 33c4464df317: Waiting Step #1: 7a3d59ffed63: Waiting Step #1: 18d20619fb8d: Waiting Step #1: 0ec212d79142: Waiting Step #1: bc24bccd8f7c: Waiting Step #1: 0d731e844f5b: Waiting Step #1: 03e6d4298870: Waiting Step #1: ab160a08f40f: Waiting Step #1: 9cb6c9480ffe: Waiting Step #1: 636367483a85: Waiting Step #1: d56fb1501120: Waiting Step #1: 6e5ee80d4b76: Waiting Step #1: 67cc84ed39bf: Verifying Checksum Step #1: 67cc84ed39bf: Download complete Step #1: b549f31133a9: Verifying Checksum Step #1: b549f31133a9: Download complete Step #1: 33c4464df317: Verifying Checksum Step #1: 33c4464df317: Download complete Step #1: 7a3d59ffed63: Verifying Checksum Step #1: 7a3d59ffed63: Download complete Step #1: bc24bccd8f7c: Download complete Step #1: 0ec212d79142: Download complete Step #1: 0d731e844f5b: Download complete Step #1: 800687449569: Verifying Checksum Step #1: 800687449569: Download complete Step #1: b549f31133a9: Pull complete Step #1: 9cb6c9480ffe: Verifying Checksum Step #1: 9cb6c9480ffe: Download complete Step #1: 636367483a85: Download complete Step #1: ab160a08f40f: Verifying Checksum Step #1: ab160a08f40f: Download complete Step #1: 03e6d4298870: Verifying Checksum Step #1: 03e6d4298870: Download complete Step #1: 6e5ee80d4b76: Download complete Step #1: 069b70ca1828: Verifying Checksum Step #1: 069b70ca1828: Download complete Step #1: 082a5c4ba783: Verifying Checksum Step #1: 082a5c4ba783: Download complete Step #1: aeb889ce9374: Download complete Step #1: d56fb1501120: Verifying Checksum Step #1: d56fb1501120: Download complete Step #1: 19afa95abd0d: Verifying Checksum Step #1: 19afa95abd0d: Download complete Step #1: b3c77a307741: Verifying Checksum Step #1: b3c77a307741: Download complete Step #1: 3331bfca5447: Verifying Checksum Step #1: 3331bfca5447: Download complete Step #1: 093d0a8d4813: Verifying Checksum Step #1: 093d0a8d4813: Download complete Step #1: 18d20619fb8d: Verifying Checksum Step #1: 18d20619fb8d: Download complete Step #1: 562130e5e1f0: Download complete Step #1: ca89507fe8d3: Verifying Checksum Step #1: ca89507fe8d3: Download complete Step #1: c78d65770fdc: Verifying Checksum Step #1: c78d65770fdc: Download complete Step #1: d8a48a39f3bb: Verifying Checksum Step #1: d8a48a39f3bb: Download complete Step #1: cd72b15f7674: Download complete Step #1: d547270a8392: Verifying Checksum Step #1: d547270a8392: Download complete Step #1: 39a8609a58c5: Verifying Checksum Step #1: 39a8609a58c5: Download complete Step #1: fed123fa2f8a: Download complete Step #1: 800687449569: Pull complete Step #1: 67cc84ed39bf: Pull complete Step #1: 33c4464df317: Pull complete Step #1: 7a3d59ffed63: Pull complete Step #1: bc24bccd8f7c: Pull complete Step #1: 18d20619fb8d: Pull complete Step #1: 0ec212d79142: Pull complete Step #1: 0d731e844f5b: Pull complete Step #1: 03e6d4298870: Pull complete Step #1: 9cb6c9480ffe: Pull complete Step #1: 636367483a85: Pull complete Step #1: ab160a08f40f: Pull complete Step #1: d56fb1501120: Pull complete Step #1: 6e5ee80d4b76: Pull complete Step #1: 069b70ca1828: Pull complete Step #1: 082a5c4ba783: Pull complete Step #1: aeb889ce9374: Pull complete Step #1: b3c77a307741: Pull complete Step #1: 19afa95abd0d: Pull complete Step #1: 3331bfca5447: Pull complete Step #1: ca89507fe8d3: Pull complete Step #1: 093d0a8d4813: Pull complete Step #1: 562130e5e1f0: Pull complete Step #1: c78d65770fdc: Pull complete Step #1: d8a48a39f3bb: Pull complete Step #1: d547270a8392: Pull complete Step #1: cd72b15f7674: Pull complete Step #1: fed123fa2f8a: Pull complete Step #1: 39a8609a58c5: Pull complete Step #1: Digest: sha256:e8550ff2b57077cb14770e2ec5a77bdcd040c602412df65fe7355825f55ed250 Step #1: Status: Downloaded newer image for gcr.io/oss-fuzz-base/base-builder:latest Step #1: ---> d548bd1f3608 Step #1: Step 2/6 : RUN apt-get update && apt-get install -y make autoconf automake libtool Step #1: ---> Running in 6e46a439e6ab Step #1: Hit:1 http://security.ubuntu.com/ubuntu focal-security InRelease Step #1: Hit:2 http://archive.ubuntu.com/ubuntu focal InRelease Step #1: Get:3 http://archive.ubuntu.com/ubuntu focal-updates InRelease [114 kB] Step #1: Hit:4 http://archive.ubuntu.com/ubuntu focal-backports InRelease Step #1: Fetched 114 kB in 1s (118 kB/s) Step #1: Reading package lists... Step #1: Reading package lists... Step #1: Building dependency tree... Step #1: Reading state information... Step #1: make is already the newest version (4.2.1-1.2). Step #1: make set to manually installed. Step #1: The following additional packages will be installed: Step #1: autotools-dev file libltdl-dev libltdl7 libmagic-mgc libmagic1 libsigsegv2 Step #1: m4 Step #1: Suggested packages: Step #1: autoconf-archive gnu-standards autoconf-doc gettext libtool-doc gfortran Step #1: | fortran95-compiler gcj-jdk m4-doc Step #1: The following NEW packages will be installed: Step #1: autoconf automake autotools-dev file libltdl-dev libltdl7 libmagic-mgc Step #1: libmagic1 libsigsegv2 libtool m4 Step #1: 0 upgraded, 11 newly installed, 0 to remove and 0 not upgraded. Step #1: Need to get 1774 kB of archives. Step #1: After this operation, 12.8 MB of additional disk space will be used. Step #1: Get:1 http://archive.ubuntu.com/ubuntu focal/main amd64 libmagic-mgc amd64 1:5.38-4 [218 kB] Step #1: Get:2 http://archive.ubuntu.com/ubuntu focal/main amd64 libmagic1 amd64 1:5.38-4 [75.9 kB] Step #1: Get:3 http://archive.ubuntu.com/ubuntu focal/main amd64 file amd64 1:5.38-4 [23.3 kB] Step #1: Get:4 http://archive.ubuntu.com/ubuntu focal/main amd64 libsigsegv2 amd64 2.12-2 [13.9 kB] Step #1: Get:5 http://archive.ubuntu.com/ubuntu focal/main amd64 m4 amd64 1.4.18-4 [199 kB] Step #1: Get:6 http://archive.ubuntu.com/ubuntu focal/main amd64 autoconf all 2.69-11.1 [321 kB] Step #1: Get:7 http://archive.ubuntu.com/ubuntu focal/main amd64 autotools-dev all 20180224.1 [39.6 kB] Step #1: Get:8 http://archive.ubuntu.com/ubuntu focal/main amd64 automake all 1:1.16.1-4ubuntu6 [522 kB] Step #1: Get:9 http://archive.ubuntu.com/ubuntu focal/main amd64 libltdl7 amd64 2.4.6-14 [38.5 kB] Step #1: Get:10 http://archive.ubuntu.com/ubuntu focal/main amd64 libltdl-dev amd64 2.4.6-14 [162 kB] Step #1: Get:11 http://archive.ubuntu.com/ubuntu focal/main amd64 libtool all 2.4.6-14 [161 kB] Step #1: debconf: delaying package configuration, since apt-utils is not installed Step #1: Fetched 1774 kB in 1s (1495 kB/s) Step #1: Selecting previously unselected package libmagic-mgc. Step #1: (Reading database ... (Reading database ... 5% (Reading database ... 10% (Reading database ... 15% (Reading database ... 20% (Reading database ... 25% (Reading database ... 30% (Reading database ... 35% (Reading database ... 40% (Reading database ... 45% (Reading database ... 50% (Reading database ... 55% (Reading database ... 60% (Reading database ... 65% (Reading database ... 70% (Reading database ... 75% (Reading database ... 80% (Reading database ... 85% (Reading database ... 90% (Reading database ... 95% (Reading database ... 100% (Reading database ... 17382 files and directories currently installed.) Step #1: Preparing to unpack .../00-libmagic-mgc_1%3a5.38-4_amd64.deb ... Step #1: Unpacking libmagic-mgc (1:5.38-4) ... Step #1: Selecting previously unselected package libmagic1:amd64. Step #1: Preparing to unpack .../01-libmagic1_1%3a5.38-4_amd64.deb ... Step #1: Unpacking libmagic1:amd64 (1:5.38-4) ... Step #1: Selecting previously unselected package file. Step #1: Preparing to unpack .../02-file_1%3a5.38-4_amd64.deb ... Step #1: Unpacking file (1:5.38-4) ... Step #1: Selecting previously unselected package libsigsegv2:amd64. Step #1: Preparing to unpack .../03-libsigsegv2_2.12-2_amd64.deb ... Step #1: Unpacking libsigsegv2:amd64 (2.12-2) ... Step #1: Selecting previously unselected package m4. Step #1: Preparing to unpack .../04-m4_1.4.18-4_amd64.deb ... Step #1: Unpacking m4 (1.4.18-4) ... Step #1: Selecting previously unselected package autoconf. Step #1: Preparing to unpack .../05-autoconf_2.69-11.1_all.deb ... Step #1: Unpacking autoconf (2.69-11.1) ... Step #1: Selecting previously unselected package autotools-dev. Step #1: Preparing to unpack .../06-autotools-dev_20180224.1_all.deb ... Step #1: Unpacking autotools-dev (20180224.1) ... Step #1: Selecting previously unselected package automake. Step #1: Preparing to unpack .../07-automake_1%3a1.16.1-4ubuntu6_all.deb ... Step #1: Unpacking automake (1:1.16.1-4ubuntu6) ... Step #1: Selecting previously unselected package libltdl7:amd64. Step #1: Preparing to unpack .../08-libltdl7_2.4.6-14_amd64.deb ... Step #1: Unpacking libltdl7:amd64 (2.4.6-14) ... Step #1: Selecting previously unselected package libltdl-dev:amd64. Step #1: Preparing to unpack .../09-libltdl-dev_2.4.6-14_amd64.deb ... Step #1: Unpacking libltdl-dev:amd64 (2.4.6-14) ... Step #1: Selecting previously unselected package libtool. Step #1: Preparing to unpack .../10-libtool_2.4.6-14_all.deb ... Step #1: Unpacking libtool (2.4.6-14) ... Step #1: Setting up libmagic-mgc (1:5.38-4) ... Step #1: Setting up libmagic1:amd64 (1:5.38-4) ... Step #1: Setting up file (1:5.38-4) ... Step #1: Setting up autotools-dev (20180224.1) ... Step #1: Setting up libsigsegv2:amd64 (2.12-2) ... Step #1: Setting up libltdl7:amd64 (2.4.6-14) ... Step #1: Setting up libtool (2.4.6-14) ... Step #1: Setting up m4 (1.4.18-4) ... Step #1: Setting up autoconf (2.69-11.1) ... Step #1: Setting up automake (1:1.16.1-4ubuntu6) ... Step #1: update-alternatives: using /usr/bin/automake-1.16 to provide /usr/bin/automake (automake) in auto mode Step #1: update-alternatives: warning: skip creation of /usr/share/man/man1/automake.1.gz because associated file /usr/share/man/man1/automake-1.16.1.gz (of link group automake) doesn't exist Step #1: update-alternatives: warning: skip creation of /usr/share/man/man1/aclocal.1.gz because associated file /usr/share/man/man1/aclocal-1.16.1.gz (of link group automake) doesn't exist Step #1: Setting up libltdl-dev:amd64 (2.4.6-14) ... Step #1: Processing triggers for libc-bin (2.31-0ubuntu9.12) ... Step #1: Removing intermediate container 6e46a439e6ab Step #1: ---> 56a2162c5ed4 Step #1: Step 3/6 : RUN mkdir $SRC/cuda-install && cd $SRC/cuda-install && wget https://developer.download.nvidia.com/compute/cuda/repos/ubuntu2004/x86_64/cuda-ubuntu2004.pin && mv cuda-ubuntu2004.pin /etc/apt/preferences.d/cuda-repository-pin-600 && wget https://developer.download.nvidia.com/compute/cuda/11.0.3/local_installers/cuda-repo-ubuntu2004-11-0-local_11.0.3-450.51.06-1_amd64.deb && dpkg -i cuda-repo-ubuntu2004-11-0-local_11.0.3-450.51.06-1_amd64.deb && apt-key add /var/cuda-repo-ubuntu2004-11-0-local/7fa2af80.pub && apt-get update -y && apt-get install cuda -y Step #1: ---> Running in c2e3bcdc3d41 Step #1: --2023-12-01 06:44:32-- https://developer.download.nvidia.com/compute/cuda/repos/ubuntu2004/x86_64/cuda-ubuntu2004.pin Step #1: Resolving developer.download.nvidia.com (developer.download.nvidia.com)... 152.195.19.142 Step #1: Connecting to developer.download.nvidia.com (developer.download.nvidia.com)|152.195.19.142|:443... connected. Step #1: HTTP request sent, awaiting response... 200 OK Step #1: Length: 190 [application/octet-stream] Step #1: Saving to: 'cuda-ubuntu2004.pin' Step #1: Step #1: 0K 100% 3.90M=0s Step #1: Step #1: 2023-12-01 06:44:32 (3.90 MB/s) - 'cuda-ubuntu2004.pin' saved [190/190] Step #1: Step #1: --2023-12-01 06:44:32-- https://developer.download.nvidia.com/compute/cuda/11.0.3/local_installers/cuda-repo-ubuntu2004-11-0-local_11.0.3-450.51.06-1_amd64.deb Step #1: Resolving developer.download.nvidia.com (developer.download.nvidia.com)... 152.195.19.142 Step #1: Connecting to developer.download.nvidia.com (developer.download.nvidia.com)|152.195.19.142|:443... connected. Step #1: HTTP request sent, awaiting response... 200 OK Step #1: Length: 2306981744 (2.1G) [application/x-deb] Step #1: Saving to: 'cuda-repo-ubuntu2004-11-0-local_11.0.3-450.51.06-1_amd64.deb' Step #1:  Step #1: 0K .......... .......... .......... .......... .......... 0% 4.79M 7m40s Step #1: 50K .......... .......... .......... .......... .......... 0% 4.76M 7m41s Step #1: 100K .......... .......... .......... .......... .......... 0% 4.70M 7m43s Step #1: 150K .......... .......... .......... .......... .......... 0% 176M 5m51s Step #1: 200K .......... .......... .......... .......... .......... 0% 4.86M 6m11s Step #1: 250K .......... .......... .......... .......... .......... 0% 192M 5m11s Step #1: 300K .......... .......... .......... .......... .......... 0% 156M 4m29s Step #1: 350K .......... .......... .......... .......... .......... 0% 5.24M 4m48s Step #1: 400K .......... .......... .......... .......... .......... 0% 92.5M 4m18s Step #1: 450K .......... .......... .......... .......... .......... 0% 101M 3m55s Step #1: 500K .......... .......... .......... .......... .......... 0% 210M 3m34s Step #1: 550K .......... .......... .......... .......... .......... 0% 146M 3m18s Step #1: 600K .......... .......... .......... .......... .......... 0% 203M 3m3s Step #1: 650K .......... .......... .......... .......... .......... 0% 205M 2m51s Step #1: 700K .......... .......... .......... .......... .......... 0% 178M 2m40s Step #1: 750K .......... .......... .......... .......... .......... 0% 154M 2m31s Step #1: 800K .......... .......... .......... .......... .......... 0% 5.94M 2m44s Step #1: 850K .......... .......... .......... .......... .......... 0% 69.8M 2m37s Step #1: 900K .......... .......... .......... .......... .......... 0% 206M 2m29s Step #1: 950K .......... .......... .......... .......... .......... 0% 199M 2m22s Step #1: 1000K .......... .......... .......... .......... .......... 0% 237M 2m16s Step #1: 1050K .......... .......... .......... .......... .......... 0% 222M 2m10s Step #1: 1100K .......... .......... .......... .......... .......... 0% 216M 2m5s Step #1: 1150K .......... .......... .......... .......... .......... 0% 189M 2m0s Step #1: 1200K .......... .......... .......... .......... .......... 0% 196M 1m56s Step #1: 1250K .......... .......... .......... .......... .......... 0% 185M 1m52s Step #1: 1300K .......... .......... .......... .......... .......... 0% 196M 1m48s Step #1: 1350K .......... .......... .......... .......... .......... 0% 181M 1m45s Step #1: 1400K .......... .......... .......... .......... .......... 0% 198M 1m41s Step #1: 1450K .......... .......... .......... .......... .......... 0% 193M 98s Step #1: 1500K .......... .......... .......... .......... .......... 0% 202M 96s Step #1: 1550K .......... .......... .......... .......... .......... 0% 182M 93s Step #1: 1600K .......... .......... .......... .......... .......... 0% 8.14M 98s Step #1: 1650K .......... .......... .......... .......... .......... 0% 60.1M 97s Step #1: 1700K .......... .......... .......... .......... .......... 0% 52.1M 95s Step #1: 1750K .......... .......... .......... .......... .......... 0% 153M 93s Step #1: 1800K .......... .......... .......... .......... .......... 0% 196M 91s Step #1: 1850K .......... .......... .......... .......... .......... 0% 230M 88s Step #1: 1900K .......... .......... .......... .......... .......... 0% 211M 86s Step #1: 1950K .......... .......... .......... .......... .......... 0% 157M 85s Step #1: 2000K .......... .......... .......... .......... .......... 0% 210M 83s Step #1: 2050K .......... .......... .......... .......... .......... 0% 206M 81s Step #1: 2100K .......... .......... .......... .......... .......... 0% 220M 79s Step #1: 2150K .......... .......... .......... .......... .......... 0% 188M 78s Step #1: 2200K .......... .......... .......... .......... .......... 0% 196M 76s Step #1: 2250K .......... .......... .......... .......... .......... 0% 204M 75s Step #1: 2300K .......... .......... .......... .......... .......... 0% 204M 74s Step #1: 2350K .......... .......... .......... .......... .......... 0% 168M 72s Step #1: 2400K .......... .......... .......... .......... .......... 0% 213M 71s Step #1: 2450K .......... .......... .......... .......... .......... 0% 195M 70s Step #1: 2500K .......... .......... .......... .......... .......... 0% 214M 69s Step #1: 2550K .......... .......... .......... .......... .......... 0% 178M 68s Step #1: 2600K .......... .......... .......... .......... .......... 0% 201M 67s Step #1: 2650K .......... .......... .......... .......... .......... 0% 201M 65s Step #1: 2700K .......... .......... .......... .......... .......... 0% 179M 65s Step #1: 2750K .......... .......... .......... .......... .......... 0% 164M 64s Step #1: 2800K .......... .......... .......... .......... .......... 0% 196M 63s Step #1: 2850K .......... .......... .......... .......... .......... 0% 194M 62s Step #1: 2900K .......... .......... .......... .......... .......... 0% 210M 61s Step #1: 2950K .......... .......... .......... .......... .......... 0% 183M 60s Step #1: 3000K .......... .......... .......... .......... .......... 0% 193M 59s Step #1: 3050K .......... .......... .......... .......... .......... 0% 200M 59s Step #1: 3100K .......... .......... .......... .......... .......... 0% 202M 58s Step #1: 3150K .......... .......... .......... .......... .......... 0% 172M 57s Step #1: 3200K .......... .......... .......... .......... .......... 0% 206M 56s Step #1: 3250K .......... .......... .......... .......... .......... 0% 49.5M 56s Step #1: 3300K .......... .......... .......... .......... .......... 0% 61.7M 56s Step #1: 3350K .......... .......... .......... .......... .......... 0% 98.2M 55s Step #1: 3400K .......... .......... .......... .......... .......... 0% 108M 55s Step #1: 3450K .......... .......... .......... .......... .......... 0% 107M 54s Step #1: 3500K .......... .......... .......... .......... .......... 0% 108M 54s Step #1: 3550K .......... .......... .......... .......... .......... 0% 152M 53s Step #1: 3600K .......... .......... .......... .......... .......... 0% 213M 53s Step #1: 3650K .......... .......... .......... .......... .......... 0% 202M 52s Step #1: 3700K .......... .......... .......... .......... .......... 0% 199M 52s Step #1: 3750K .......... .......... .......... .......... .......... 0% 176M 51s Step #1: 3800K .......... .......... .......... .......... .......... 0% 197M 51s Step #1: 3850K .......... .......... .......... .......... .......... 0% 180M 50s Step #1: 3900K .......... .......... .......... .......... .......... 0% 207M 50s Step #1: 3950K .......... .......... .......... .......... .......... 0% 173M 49s Step #1: 4000K .......... .......... .......... .......... .......... 0% 191M 49s Step #1: 4050K .......... .......... .......... .......... .......... 0% 198M 48s Step #1: 4100K .......... .......... .......... .......... .......... 0% 199M 48s Step #1: 4150K .......... .......... .......... .......... .......... 0% 169M 47s Step #1: 4200K .......... .......... .......... .......... .......... 0% 205M 47s Step #1: 4250K .......... .......... .......... .......... .......... 0% 203M 47s Step #1: 4300K .......... .......... .......... .......... .......... 0% 198M 46s Step #1: 4350K .......... .......... .......... .......... .......... 0% 169M 46s Step #1: 4400K .......... .......... .......... .......... .......... 0% 207M 45s Step #1: 4450K .......... .......... .......... .......... .......... 0% 237M 45s Step #1: 4500K .......... .......... .......... .......... .......... 0% 183M 45s Step #1: 4550K .......... .......... .......... .......... .......... 0% 178M 44s Step #1: 4600K .......... .......... .......... .......... .......... 0% 212M 44s Step #1: 4650K .......... .......... .......... .......... .......... 0% 191M 43s Step #1: 4700K .......... .......... .......... .......... .......... 0% 211M 43s Step #1: 4750K .......... .......... .......... .......... .......... 0% 172M 43s Step #1: 4800K .......... .......... .......... .......... .......... 0% 179M 43s Step #1: 4850K .......... .......... .......... .......... .......... 0% 210M 42s Step #1: 4900K .......... .......... .......... .......... .......... 0% 199M 42s Step #1: 4950K .......... .......... .......... .......... .......... 0% 140M 42s Step #1: 5000K .......... .......... .......... .......... .......... 0% 113M 41s Step #1: 5050K .......... .......... .......... .......... .......... 0% 106M 41s Step #1: 5100K .......... .......... .......... .......... .......... 0% 108M 41s Step #1: 5150K .......... .......... .......... .......... .......... 0% 112M 41s Step #1: 5200K .......... .......... .......... .......... .......... 0% 128M 41s Step #1: 5250K .......... .......... .......... .......... .......... 0% 113M 40s Step #1: 5300K .......... .......... .......... .......... .......... 0% 136M 40s Step #1: 5350K .......... .......... .......... .......... .......... 0% 137M 40s Step #1: 5400K .......... .......... .......... .......... .......... 0% 157M 40s Step #1: 5450K .......... .......... .......... .......... .......... 0% 156M 39s Step #1: 5500K .......... .......... .......... .......... .......... 0% 153M 39s Step #1: 5550K .......... .......... .......... .......... .......... 0% 117M 39s Step #1: 5600K .......... .......... .......... .......... .......... 0% 140M 39s Step #1: 5650K .......... .......... .......... .......... .......... 0% 135M 39s Step #1: 5700K .......... .......... .......... .......... .......... 0% 149M 38s Step #1: 5750K .......... .......... .......... .......... .......... 0% 135M 38s Step #1: 5800K .......... .......... .......... .......... .......... 0% 143M 38s Step #1: 5850K .......... .......... .......... .......... .......... 0% 144M 38s Step #1: 5900K .......... .......... .......... .......... .......... 0% 184M 38s Step #1: 5950K .......... .......... .......... .......... .......... 0% 163M 37s Step #1: 6000K .......... .......... .......... .......... .......... 0% 200M 37s Step #1: 6050K .......... .......... .......... .......... .......... 0% 199M 37s Step #1: 6100K .......... .......... .......... .......... .......... 0% 210M 37s Step #1: 6150K .......... .......... .......... .......... .......... 0% 196M 37s Step #1: 6200K .......... .......... .......... .......... .......... 0% 206M 36s Step #1: 6250K .......... .......... .......... .......... .......... 0% 192M 36s Step #1: 6300K .......... .......... .......... .......... .......... 0% 197M 36s Step #1: 6350K .......... .......... .......... .......... .......... 0% 185M 36s Step #1: 6400K .......... .......... .......... .......... .......... 0% 207M 36s Step #1: 6450K .......... .......... .......... .......... .......... 0% 202M 35s Step #1: 6500K .......... .......... .......... .......... .......... 0% 205M 35s Step #1: 6550K .......... .......... .......... .......... .......... 0% 156M 35s Step #1: 6600K .......... .......... .......... .......... .......... 0% 111M 35s Step #1: 6650K .......... .......... .......... .......... .......... 0% 125M 35s Step #1: 6700K .......... .......... .......... .......... .......... 0% 126M 35s Step #1: 6750K .......... .......... .......... .......... .......... 0% 98.8M 35s Step #1: 6800K .......... .......... .......... .......... .......... 0% 111M 34s Step #1: 6850K .......... .......... .......... .......... .......... 0% 117M 34s Step #1: 6900K .......... .......... .......... .......... .......... 0% 141M 34s Step #1: 6950K .......... .......... .......... .......... .......... 0% 131M 34s Step #1: 7000K .......... .......... .......... .......... .......... 0% 152M 34s Step #1: 7050K .......... .......... .......... .......... .......... 0% 135M 34s Step #1: 7100K .......... .......... .......... .......... .......... 0% 134M 34s Step #1: 7150K .......... .......... .......... .......... .......... 0% 126M 34s Step #1: 7200K .......... .......... .......... .......... .......... 0% 141M 33s Step #1: 7250K .......... .......... .......... .......... .......... 0% 167M 33s Step #1: 7300K .......... .......... .......... .......... .......... 0% 198M 33s Step #1: 7350K .......... .......... .......... .......... .......... 0% 185M 33s Step #1: 7400K .......... .......... .......... .......... .......... 0% 200M 33s Step #1: 7450K .......... .......... .......... .......... .......... 0% 206M 33s Step #1: 7500K .......... .......... .......... .......... .......... 0% 215M 33s Step #1: 7550K .......... .......... .......... .......... .......... 0% 181M 32s Step #1: 7600K .......... .......... .......... .......... .......... 0% 215M 32s Step #1: 7650K .......... .......... .......... .......... .......... 0% 163M 32s Step #1: 7700K .......... .......... .......... .......... .......... 0% 214M 32s Step #1: 7750K .......... .......... .......... .......... .......... 0% 174M 32s Step #1: 7800K .......... .......... .......... .......... .......... 0% 183M 32s Step #1: 7850K .......... .......... .......... .......... .......... 0% 195M 32s Step #1: 7900K .......... .......... .......... .......... .......... 0% 208M 31s Step #1: 7950K .......... .......... .......... .......... .......... 0% 188M 31s Step #1: 8000K .......... .......... .......... .......... .......... 0% 211M 31s Step #1: 8050K .......... .......... .......... .......... .......... 0% 212M 31s Step #1: 8100K .......... .......... .......... .......... .......... 0% 189M 31s Step #1: 8150K .......... .......... .......... .......... .......... 0% 188M 31s Step #1: 8200K .......... .......... .......... .......... .......... 0% 201M 31s Step #1: 8250K .......... .......... .......... .......... .......... 0% 131M 31s Step #1: 8300K .......... .......... .......... .......... .......... 0% 131M 31s Step #1: 8350K .......... .......... .......... .......... .......... 0% 97.6M 31s Step #1: 8400K .......... .......... .......... .......... .......... 0% 144M 30s Step #1: 8450K .......... .......... .......... .......... .......... 0% 130M 30s Step #1: 8500K .......... .......... .......... .......... .......... 0% 119M 30s Step #1: 8550K .......... .......... .......... .......... .......... 0% 109M 30s Step #1: 8600K .......... .......... .......... .......... .......... 0% 122M 30s Step #1: 8650K .......... .......... .......... .......... .......... 0% 144M 30s Step #1: 8700K .......... .......... .......... .......... .......... 0% 145M 30s Step #1: 8750K .......... .......... .......... .......... .......... 0% 125M 30s Step #1: 8800K .......... .......... .......... .......... .......... 0% 185M 30s Step #1: 8850K .......... .......... .......... .......... .......... 0% 148M 30s Step #1: 8900K .......... .......... .......... .......... .......... 0% 139M 30s Step #1: 8950K .......... .......... .......... .......... .......... 0% 133M 30s Step #1: 9000K .......... .......... .......... .......... .......... 0% 149M 29s Step #1: 9050K .......... .......... .......... .......... .......... 0% 154M 29s Step #1: 9100K .......... .......... .......... .......... .......... 0% 148M 29s Step #1: 9150K .......... .......... .......... .......... .......... 0% 124M 29s Step #1: 9200K .......... .......... .......... .......... .......... 0% 149M 29s Step #1: 9250K .......... .......... .......... .......... .......... 0% 154M 29s Step #1: 9300K .......... .......... .......... .......... .......... 0% 158M 29s Step #1: 9350K .......... .......... .......... .......... .......... 0% 130M 29s Step #1: 9400K .......... .......... .......... .......... .......... 0% 146M 29s Step #1: 9450K .......... .......... .......... .......... .......... 0% 154M 29s Step #1: 9500K .......... .......... .......... .......... .......... 0% 150M 29s Step #1: 9550K .......... .......... .......... .......... .......... 0% 128M 29s Step #1: 9600K .......... .......... .......... .......... .......... 0% 142M 29s Step #1: 9650K .......... .......... .......... .......... .......... 0% 143M 29s Step #1: 9700K .......... .......... .......... .......... .......... 0% 137M 28s Step #1: 9750K .......... .......... .......... .......... .......... 0% 104M 28s Step #1: 9800K .......... .......... .......... .......... .......... 0% 126M 28s Step #1: 9850K .......... .......... .......... .......... .......... 0% 123M 28s Step #1: 9900K .......... .......... .......... .......... .......... 0% 119M 28s Step #1: 9950K .......... .......... .......... .......... .......... 0% 116M 28s Step #1: 10000K .......... .......... .......... .......... .......... 0% 128M 28s Step #1: 10050K .......... .......... .......... .......... .......... 0% 146M 28s Step #1: 10100K .......... .......... .......... .......... .......... 0% 141M 28s Step #1: 10150K .......... .......... .......... .......... .......... 0% 122M 28s Step #1: 10200K .......... .......... .......... .......... .......... 0% 161M 28s Step #1: 10250K .......... .......... .......... .......... .......... 0% 150M 28s Step #1: 10300K .......... .......... .......... .......... .......... 0% 140M 28s Step #1: 10350K .......... .......... .......... .......... .......... 0% 121M 28s Step #1: 10400K .......... .......... .......... .......... .......... 0% 141M 28s Step #1: 10450K .......... .......... .......... .......... .......... 0% 149M 28s Step #1: 10500K .......... .......... .......... .......... .......... 0% 148M 28s Step #1: 10550K .......... .......... .......... .......... .......... 0% 131M 27s Step #1: 10600K .......... .......... .......... .......... .......... 0% 156M 27s Step #1: 10650K .......... .......... .......... .......... .......... 0% 148M 27s Step #1: 10700K .......... .......... .......... .......... .......... 0% 147M 27s Step #1: 10750K .......... .......... .......... .......... .......... 0% 121M 27s Step #1: 10800K .......... .......... .......... .......... .......... 0% 151M 27s Step #1: 10850K .......... .......... .......... .......... .......... 0% 195M 27s Step #1: 10900K .......... .......... .......... .......... .......... 0% 170M 27s Step #1: 10950K .......... .......... .......... .......... .......... 0% 180M 27s Step #1: 11000K .......... .......... .......... .......... .......... 0% 205M 27s Step #1: 11050K .......... .......... .......... .......... .......... 0% 205M 27s Step #1: 11100K .......... .......... .......... .......... .......... 0% 192M 27s Step #1: 11150K .......... .......... .......... .......... .......... 0% 163M 27s Step #1: 11200K .......... .......... .......... .......... .......... 0% 113M 27s Step #1: 11250K .......... .......... .......... .......... .......... 0% 123M 27s Step #1: 11300K .......... .......... .......... .......... .......... 0% 116M 27s Step #1: 11350K .......... .......... .......... .......... .......... 0% 102M 27s Step #1: 11400K .......... .......... .......... .......... .......... 0% 116M 27s Step #1: 11450K .......... .......... .......... .......... .......... 0% 130M 27s Step #1: 11500K .......... .......... .......... .......... .......... 0% 117M 26s Step #1: 11550K .......... .......... .......... .......... .......... 0% 121M 26s Step #1: 11600K .......... .......... .......... .......... .......... 0% 142M 26s Step #1: 11650K .......... .......... .......... .......... .......... 0% 146M 26s Step #1: 11700K .......... .......... .......... .......... .......... 0% 137M 26s Step #1: 11750K .......... .......... .......... .......... .......... 0% 123M 26s Step #1: 11800K .......... .......... .......... .......... .......... 0% 146M 26s Step #1: 11850K .......... .......... .......... .......... .......... 0% 124M 26s Step #1: 11900K .......... .......... .......... .......... .......... 0% 144M 26s Step #1: 11950K .......... .......... .......... .......... .......... 0% 112M 26s Step #1: 12000K .......... .......... .......... .......... .......... 0% 141M 26s Step #1: 12050K .......... .......... .......... .......... .......... 0% 133M 26s Step #1: 12100K .......... .......... .......... .......... .......... 0% 144M 26s Step #1: 12150K .......... .......... .......... .......... .......... 0% 127M 26s Step #1: 12200K .......... .......... .......... .......... .......... 0% 135M 26s Step #1: 12250K .......... .......... .......... .......... .......... 0% 138M 26s Step #1: 12300K .......... .......... .......... .......... .......... 0% 142M 26s Step #1: 12350K .......... .......... .......... .......... .......... 0% 120M 26s Step #1: 12400K .......... .......... .......... .......... .......... 0% 138M 26s Step #1: 12450K .......... .......... .......... .......... .......... 0% 136M 26s Step #1: 12500K .......... .......... .......... .......... .......... 0% 140M 26s Step #1: 12550K .......... .......... .......... .......... .......... 0% 108M 26s Step #1: 12600K .......... .......... .......... .......... .......... 0% 115M 26s Step #1: 12650K .......... .......... .......... .......... .......... 0% 125M 26s Step #1: 12700K .......... .......... .......... .......... .......... 0% 116M 26s Step #1: 12750K .......... .......... .......... .......... .......... 0% 111M 26s Step #1: 12800K .......... .......... .......... .......... .......... 0% 123M 26s Step #1: 12850K .......... .......... .......... .......... .......... 0% 126M 25s Step #1: 12900K .......... .......... .......... .......... .......... 0% 138M 25s Step #1: 12950K .......... .......... .......... .......... .......... 0% 106M 25s Step #1: 13000K .......... .......... .......... .......... .......... 0% 125M 25s Step #1: 13050K .......... .......... .......... .......... .......... 0% 141M 25s Step #1: 13100K .......... .......... .......... .......... .......... 0% 145M 25s Step #1: 13150K .......... .......... .......... .......... .......... 0% 122M 25s Step #1: 13200K .......... .......... .......... .......... .......... 0% 131M 25s Step #1: 13250K .......... .......... .......... .......... .......... 0% 150M 25s Step #1: 13300K .......... .......... .......... .......... .......... 0% 144M 25s Step #1: 13350K .......... .......... .......... .......... .......... 0% 127M 25s Step #1: 13400K .......... .......... .......... .......... .......... 0% 156M 25s Step #1: 13450K .......... .......... .......... .......... .......... 0% 145M 25s Step #1: 13500K .......... .......... .......... .......... .......... 0% 136M 25s Step #1: 13550K .......... .......... .......... .......... .......... 0% 126M 25s Step #1: 13600K .......... .......... .......... .......... .......... 0% 149M 25s Step #1: 13650K .......... .......... .......... .......... .......... 0% 140M 25s Step #1: 13700K .......... .......... .......... .......... .......... 0% 150M 25s Step #1: 13750K .......... .......... .......... .......... .......... 0% 120M 25s Step #1: 13800K .......... .......... .......... .......... .......... 0% 135M 25s Step #1: 13850K .......... .......... .......... .......... .......... 0% 146M 25s Step #1: 13900K .......... .......... .......... .......... .......... 0% 145M 25s Step #1: 13950K .......... .......... .......... .......... .......... 0% 95.0M 25s Step #1: 14000K .......... .......... .......... .......... .......... 0% 108M 25s Step #1: 14050K .......... .......... .......... .......... .......... 0% 127M 25s Step #1: 14100K .......... .......... .......... .......... .......... 0% 148M 25s Step #1: 14150K .......... .......... .......... .......... .......... 0% 109M 25s Step #1: 14200K .......... .......... .......... .......... .......... 0% 139M 25s Step #1: 14250K .......... .......... .......... .......... .......... 0% 123M 25s Step #1: 14300K .......... .......... .......... .......... .......... 0% 138M 25s Step #1: 14350K .......... .......... .......... .......... .......... 0% 123M 25s Step #1: 14400K .......... .......... .......... .......... .......... 0% 181M 24s Step #1: 14450K .......... .......... .......... .......... .......... 0% 195M 24s Step #1: 14500K .......... .......... .......... .......... .......... 0% 191M 24s Step #1: 14550K .......... .......... .......... .......... .......... 0% 160M 24s Step #1: 14600K .......... .......... .......... .......... .......... 0% 197M 24s Step #1: 14650K .......... .......... .......... .......... .......... 0% 201M 24s Step #1: 14700K .......... .......... .......... .......... .......... 0% 208M 24s Step #1: 14750K .......... .......... .......... .......... .......... 0% 165M 24s Step #1: 14800K .......... .......... .......... .......... .......... 0% 197M 24s Step #1: 14850K .......... .......... .......... .......... .......... 0% 204M 24s Step #1: 14900K .......... .......... .......... .......... .......... 0% 201M 24s Step #1: 14950K .......... .......... .......... .......... .......... 0% 182M 24s Step #1: 15000K .......... .......... .......... .......... .......... 0% 190M 24s Step #1: 15050K .......... .......... .......... .......... .......... 0% 213M 24s Step #1: 15100K .......... .......... .......... .......... .......... 0% 208M 24s Step #1: 15150K .......... .......... .......... .......... .......... 0% 170M 24s Step #1: 15200K .......... .......... .......... .......... .......... 0% 203M 24s Step #1: 15250K .......... .......... .......... .......... .......... 0% 199M 24s Step #1: 15300K .......... .......... .......... .......... .......... 0% 229M 24s Step #1: 15350K .......... .......... .......... .......... .......... 0% 110M 24s Step #1: 15400K .......... .......... .......... .......... .......... 0% 195M 24s Step #1: 15450K .......... .......... .......... .......... .......... 0% 222M 24s Step #1: 15500K .......... .......... .......... .......... .......... 0% 192M 24s Step #1: 15550K .......... .......... .......... .......... .......... 0% 150M 24s Step #1: 15600K .......... .......... .......... .......... .......... 0% 123M 24s Step #1: 15650K .......... .......... .......... .......... .......... 0% 116M 24s Step #1: 15700K .......... .......... .......... .......... .......... 0% 151M 23s Step #1: 15750K .......... .......... .......... .......... .......... 0% 122M 23s Step #1: 15800K .......... .......... .......... .......... .......... 0% 132M 23s Step #1: 15850K .......... .......... .......... .......... .......... 0% 178M 23s Step #1: 15900K .......... .......... .......... .......... .......... 0% 142M 23s Step #1: 15950K .......... .......... .......... .......... .......... 0% 118M 23s Step #1: 16000K .......... .......... .......... .......... .......... 0% 134M 23s Step #1: 16050K .......... .......... .......... .......... .......... 0% 134M 23s Step #1: 16100K .......... .......... .......... .......... .......... 0% 139M 23s Step #1: 16150K .......... .......... .......... .......... .......... 0% 127M 23s Step #1: 16200K .......... .......... .......... .......... .......... 0% 147M 23s Step #1: 16250K .......... .......... .......... .......... .......... 0% 168M 23s Step #1: 16300K .......... .......... .......... .......... .......... 0% 182M 23s Step #1: 16350K .......... .......... .......... .......... .......... 0% 176M 23s Step #1: 16400K .......... .......... .......... .......... .......... 0% 188M 23s Step #1: 16450K .......... .......... .......... .......... .......... 0% 141M 23s Step #1: 16500K .......... .......... .......... .......... .......... 0% 178M 23s Step #1: 16550K .......... .......... .......... .......... .......... 0% 143M 23s Step #1: 16600K .......... .......... .......... .......... .......... 0% 200M 23s Step #1: 16650K .......... .......... .......... .......... .......... 0% 194M 23s Step #1: 16700K .......... .......... .......... .......... .......... 0% 174M 23s Step #1: 16750K .......... .......... .......... .......... .......... 0% 173M 23s Step #1: 16800K .......... .......... .......... .......... .......... 0% 194M 23s Step #1: 16850K .......... .......... .......... .......... .......... 0% 202M 23s Step #1: 16900K .......... .......... .......... .......... .......... 0% 172M 23s Step #1: 16950K .......... .......... .......... .......... .......... 0% 175M 23s Step #1: 17000K .......... .......... .......... .......... .......... 0% 197M 23s Step #1: 17050K .......... .......... .......... .......... .......... 0% 177M 23s Step #1: 17100K .......... .......... .......... .......... .......... 0% 214M 23s Step #1: 17150K .......... .......... .......... .......... .......... 0% 168M 23s Step #1: 17200K .......... .......... .......... .......... .......... 0% 214M 23s Step #1: 17250K .......... .......... .......... .......... .......... 0% 194M 23s Step #1: 17300K .......... .......... .......... .......... .......... 0% 101M 23s Step #1: 17350K .......... .......... .......... .......... .......... 0% 110M 23s Step #1: 17400K .......... .......... .......... .......... .......... 0% 105M 23s Step #1: 17450K .......... .......... .......... .......... .......... 0% 131M 23s Step #1: 17500K .......... .......... .......... .......... .......... 0% 121M 23s Step #1: 17550K .......... .......... .......... .......... .......... 0% 123M 23s Step #1: 17600K .......... .......... .......... .......... .......... 0% 138M 22s Step #1: 17650K .......... .......... .......... .......... .......... 0% 151M 22s Step #1: 17700K .......... .......... .......... .......... .......... 0% 195M 22s Step #1: 17750K .......... .......... .......... .......... .......... 0% 174M 22s Step #1: 17800K .......... .......... .......... .......... .......... 0% 206M 22s Step #1: 17850K .......... .......... .......... .......... .......... 0% 168M 22s Step #1: 17900K .......... .......... .......... .......... .......... 0% 209M 22s Step #1: 17950K .......... .......... .......... .......... .......... 0% 180M 22s Step #1: 18000K .......... .......... .......... .......... .......... 0% 209M 22s Step #1: 18050K .......... .......... .......... .......... .......... 0% 207M 22s Step #1: 18100K .......... .......... .......... .......... .......... 0% 196M 22s Step #1: 18150K .......... .......... .......... .......... .......... 0% 176M 22s Step #1: 18200K .......... .......... .......... .......... .......... 0% 211M 22s Step #1: 18250K .......... .......... .......... .......... .......... 0% 206M 22s Step #1: 18300K .......... .......... .......... .......... .......... 0% 206M 22s Step #1: 18350K .......... .......... .......... .......... .......... 0% 169M 22s Step #1: 18400K .......... .......... .......... .......... .......... 0% 193M 22s Step #1: 18450K .......... .......... .......... .......... .......... 0% 210M 22s Step #1: 18500K .......... .......... .......... .......... .......... 0% 208M 22s Step #1: 18550K .......... .......... .......... .......... .......... 0% 193M 22s Step #1: 18600K .......... .......... .......... .......... .......... 0% 205M 22s Step #1: 18650K .......... .......... .......... .......... .......... 0% 187M 22s Step #1: 18700K .......... .......... .......... .......... .......... 0% 202M 22s Step #1: 18750K .......... .......... .......... .......... .......... 0% 169M 22s Step #1: 18800K .......... .......... .......... .......... .......... 0% 200M 22s Step #1: 18850K .......... .......... .......... .......... .......... 0% 194M 22s Step #1: 18900K .......... .......... .......... .......... .......... 0% 207M 22s Step #1: 18950K .......... .......... .......... .......... .......... 0% 183M 22s Step #1: 19000K .......... .......... .......... .......... .......... 0% 204M 22s Step #1: 19050K .......... .......... .......... .......... .......... 0% 203M 22s Step #1: 19100K .......... .......... .......... .......... .......... 0% 176M 22s Step #1: 19150K .......... .......... .......... .......... .......... 0% 104M 22s Step #1: 19200K .......... .......... .......... .......... .......... 0% 130M 22s Step #1: 19250K .......... .......... .......... .......... .......... 0% 116M 22s Step #1: 19300K .......... .......... .......... .......... .......... 0% 113M 22s Step #1: 19350K .......... .......... .......... .......... .......... 0% 116M 22s Step #1: 19400K .......... .......... .......... .......... .......... 0% 153M 22s Step #1: 19450K .......... .......... .......... .......... .......... 0% 130M 22s Step #1: 19500K .......... .......... .......... .......... .......... 0% 139M 22s Step #1: 19550K .......... .......... .......... .......... .......... 0% 122M 22s Step #1: 19600K .......... .......... .......... .......... .......... 0% 131M 21s Step #1: 19650K .......... .......... .......... .......... .......... 0% 137M 21s Step #1: 19700K .......... .......... .......... .......... .......... 0% 140M 21s Step #1: 19750K .......... .......... .......... .......... .......... 0% 126M 21s Step #1: 19800K .......... .......... .......... .......... .......... 0% 143M 21s Step #1: 19850K .......... .......... .......... .......... .......... 0% 133M 21s Step #1: 19900K .......... .......... .......... .......... .......... 0% 174M 21s Step #1: 19950K .......... .......... .......... .......... .......... 0% 173M 21s Step #1: 20000K .......... .......... .......... .......... .......... 0% 213M 21s Step #1: 20050K .......... .......... .......... .......... .......... 0% 204M 21s Step #1: 20100K .......... .......... .......... .......... .......... 0% 220M 21s Step #1: 20150K .......... .......... .......... .......... .......... 0% 170M 21s Step #1: 20200K .......... .......... .......... .......... .......... 0% 165M 21s Step #1: 20250K .......... .......... .......... .......... .......... 0% 206M 21s Step #1: 20300K .......... .......... .......... .......... .......... 0% 206M 21s Step #1: 20350K .......... .......... .......... .......... .......... 0% 159M 21s Step #1: 20400K .......... .......... .......... .......... .......... 0% 195M 21s Step #1: 20450K .......... .......... .......... .......... .......... 0% 196M 21s Step #1: 20500K .......... .......... .......... .......... .......... 0% 244M 21s Step #1: 20550K .......... .......... .......... .......... .......... 0% 215M 21s Step #1: 20600K .......... .......... .......... .......... .......... 0% 243M 21s Step #1: 20650K .......... .......... .......... .......... .......... 0% 177M 21s Step #1: 20700K .......... .......... .......... .......... .......... 0% 178M 21s Step #1: 20750K .......... .......... .......... .......... .......... 0% 163M 21s Step #1: 20800K .......... .......... .......... .......... .......... 0% 159M 21s Step #1: 20850K .......... .......... .......... .......... .......... 0% 189M 21s Step #1: 20900K .......... .......... .......... .......... .......... 0% 118M 21s Step #1: 20950K .......... .......... .......... .......... .......... 0% 75.9M 21s Step #1: 21000K .......... .......... .......... .......... .......... 0% 126M 21s Step #1: 21050K .......... .......... .......... .......... .......... 0% 144M 21s Step #1: 21100K .......... .......... .......... .......... .......... 0% 132M 21s Step #1: 21150K .......... .......... .......... .......... .......... 0% 100M 21s Step #1: 21200K .......... .......... .......... .......... .......... 0% 133M 21s Step #1: 21250K .......... .......... .......... .......... .......... 0% 143M 21s Step #1: 21300K .......... .......... .......... .......... .......... 0% 136M 21s Step #1: 21350K .......... .......... .......... .......... .......... 0% 138M 21s Step #1: 21400K .......... .......... .......... .......... .......... 0% 98.9M 21s Step #1: 21450K .......... .......... .......... .......... .......... 0% 135M 21s Step #1: 21500K .......... .......... .......... .......... .......... 0% 132M 21s Step #1: 21550K .......... .......... .......... .......... .......... 0% 119M 21s Step #1: 21600K .......... .......... .......... .......... .......... 0% 153M 21s Step #1: 21650K .......... .......... .......... .......... .......... 0% 133M 21s Step #1: 21700K .......... .......... .......... .......... .......... 0% 129M 21s Step #1: 21750K .......... .......... .......... .......... .......... 0% 120M 21s Step #1: 21800K .......... .......... .......... .......... .......... 0% 106M 21s Step #1: 21850K .......... .......... .......... .......... .......... 0% 201M 21s Step #1: 21900K .......... .......... .......... .......... .......... 0% 197M 21s Step #1: 21950K .......... .......... .......... .......... .......... 0% 119M 21s Step #1: 22000K .......... .......... .......... .......... .......... 0% 180M 21s Step #1: 22050K .......... .......... .......... .......... .......... 0% 205M 21s Step #1: 22100K .......... .......... .......... .......... .......... 0% 196M 21s Step #1: 22150K .......... .......... .......... .......... .......... 0% 180M 21s Step #1: 22200K .......... .......... .......... .......... .......... 0% 182M 21s Step #1: 22250K .......... .......... .......... .......... .......... 0% 167M 21s Step #1: 22300K .......... .......... .......... .......... .......... 0% 105M 21s Step #1: 22350K .......... .......... .......... .......... .......... 0% 94.3M 21s Step #1: 22400K .......... .......... .......... .......... .......... 0% 113M 21s Step #1: 22450K .......... .......... .......... .......... .......... 0% 117M 21s Step #1: 22500K .......... .......... .......... .......... .......... 1% 172M 21s Step #1: 22550K .......... .......... .......... .......... .......... 1% 121M 21s Step #1: 22600K .......... .......... .......... .......... .......... 1% 139M 21s Step #1: 22650K .......... .......... .......... .......... .......... 1% 141M 21s Step #1: 22700K .......... .......... .......... .......... .......... 1% 154M 21s Step #1: 22750K .......... .......... .......... .......... .......... 1% 164M 21s Step #1: 22800K .......... .......... .......... .......... .......... 1% 206M 21s Step #1: 22850K .......... .......... .......... .......... .......... 1% 202M 20s Step #1: 22900K .......... .......... .......... .......... .......... 1% 214M 20s Step #1: 22950K .......... .......... .......... .......... .......... 1% 148M 20s Step #1: 23000K .......... .......... .......... .......... .......... 1% 192M 20s Step #1: 23050K .......... .......... .......... .......... .......... 1% 197M 20s Step #1: 23100K .......... .......... .......... .......... .......... 1% 199M 20s Step #1: 23150K .......... .......... .......... .......... .......... 1% 173M 20s Step #1: 23200K .......... .......... .......... .......... .......... 1% 196M 20s Step #1: 23250K .......... .......... .......... .......... .......... 1% 208M 20s Step #1: 23300K .......... .......... .......... .......... .......... 1% 210M 20s Step #1: 23350K .......... .......... .......... .......... .......... 1% 181M 20s Step #1: 23400K .......... .......... .......... .......... .......... 1% 205M 20s Step #1: 23450K .......... .......... .......... .......... .......... 1% 166M 20s Step #1: 23500K .......... .......... .......... .......... .......... 1% 201M 20s Step #1: 23550K .......... .......... .......... .......... .......... 1% 171M 20s Step #1: 23600K .......... .......... .......... .......... .......... 1% 206M 20s Step #1: 23650K .......... .......... .......... .......... .......... 1% 203M 20s Step #1: 23700K .......... .......... .......... .......... .......... 1% 165M 20s Step #1: 23750K .......... .......... .......... .......... .......... 1% 200M 20s Step #1: 23800K .......... .......... .......... .......... .......... 1% 197M 20s Step #1: 23850K .......... .......... .......... .......... .......... 1% 209M 20s Step #1: 23900K .......... .......... .......... .......... .......... 1% 198M 20s Step #1: 23950K .......... .......... .......... .......... .......... 1% 185M 20s Step #1: 24000K .......... .......... .......... .......... .......... 1% 173M 20s Step #1: 24050K .......... .......... .......... .......... .......... 1% 124M 20s Step #1: 24100K .......... .......... .......... .......... .......... 1% 113M 20s Step #1: 24150K .......... .......... .......... .......... .......... 1% 109M 20s Step #1: 24200K .......... .......... .......... .......... .......... 1% 118M 20s Step #1: 24250K .......... .......... .......... .......... .......... 1% 131M 20s Step #1: 24300K .......... .......... .......... .......... .......... 1% 120M 20s Step #1: 24350K .......... .......... .......... .......... .......... 1% 124M 20s Step #1: 24400K .......... .......... .......... .......... .......... 1% 150M 20s Step #1: 24450K .......... .......... .......... .......... .......... 1% 149M 20s Step #1: 24500K .......... .......... .......... .......... .......... 1% 144M 20s Step #1: 24550K .......... .......... .......... .......... .......... 1% 166M 20s Step #1: 24600K .......... .......... .......... .......... .......... 1% 188M 20s Step #1: 24650K .......... .......... .......... .......... .......... 1% 194M 20s Step #1: 24700K .......... .......... .......... .......... .......... 1% 201M 20s Step #1: 24750K .......... .......... .......... .......... .......... 1% 166M 20s Step #1: 24800K .......... .......... .......... .......... .......... 1% 194M 20s Step #1: 24850K .......... .......... .......... .......... .......... 1% 216M 20s Step #1: 24900K .......... .......... .......... .......... .......... 1% 209M 20s Step #1: 24950K .......... .......... .......... .......... .......... 1% 180M 20s Step #1: 25000K .......... .......... .......... .......... .......... 1% 170M 20s Step #1: 25050K .......... .......... .......... .......... .......... 1% 205M 20s Step #1: 25100K .......... .......... .......... .......... .......... 1% 204M 20s Step #1: 25150K .......... .......... .......... .......... .......... 1% 174M 20s Step #1: 25200K .......... .......... .......... .......... .......... 1% 201M 20s Step #1: 25250K .......... .......... .......... .......... .......... 1% 198M 20s Step #1: 25300K .......... .......... .......... .......... .......... 1% 212M 20s Step #1: 25350K .......... .......... .......... .......... .......... 1% 181M 20s Step #1: 25400K .......... .......... .......... .......... .......... 1% 242M 20s Step #1: 25450K .......... .......... .......... .......... .......... 1% 206M 20s Step #1: 25500K .......... .......... .......... .......... .......... 1% 188M 20s Step #1: 25550K .......... .......... .......... .......... .......... 1% 176M 20s Step #1: 25600K .......... .......... .......... .......... .......... 1% 201M 20s Step #1: 25650K .......... .......... .......... .......... .......... 1% 203M 20s Step #1: 25700K .......... .......... .......... .......... .......... 1% 205M 20s Step #1: 25750K .......... .......... .......... .......... .......... 1% 201M 20s Step #1: 25800K .......... .......... .......... .......... .......... 1% 129M 20s Step #1: 25850K .......... .......... .......... .......... .......... 1% 113M 20s Step #1: 25900K .......... .......... .......... .......... .......... 1% 120M 20s Step #1: 25950K .......... .......... .......... .......... .......... 1% 92.2M 20s Step #1: 26000K .......... .......... .......... .......... .......... 1% 113M 20s Step #1: 26050K .......... .......... .......... .......... .......... 1% 138M 20s Step #1: 26100K .......... .......... .......... .......... .......... 1% 150M 20s Step #1: 26150K .......... .......... .......... .......... .......... 1% 165M 20s Step #1: 26200K .......... .......... .......... .......... .......... 1% 195M 20s Step #1: 26250K .......... .......... .......... .......... .......... 1% 204M 19s Step #1: 26300K .......... .......... .......... .......... .......... 1% 198M 19s Step #1: 26350K .......... .......... .......... .......... .......... 1% 159M 19s Step #1: 26400K .......... .......... .......... .......... .......... 1% 159M 19s Step #1: 26450K .......... .......... .......... .......... .......... 1% 151M 19s Step #1: 26500K .......... .......... .......... .......... .......... 1% 168M 19s Step #1: 26550K .......... .......... .......... .......... .......... 1% 172M 19s Step #1: 26600K .......... .......... .......... .......... .......... 1% 196M 19s Step #1: 26650K .......... .......... .......... .......... .......... 1% 204M 19s Step #1: 26700K .......... .......... .......... .......... .......... 1% 202M 19s Step #1: 26750K .......... .......... .......... .......... .......... 1% 169M 19s Step #1: 26800K .......... .......... .......... .......... .......... 1% 196M 19s Step #1: 26850K .......... .......... .......... .......... .......... 1% 203M 19s Step #1: 26900K .......... .......... .......... .......... .......... 1% 180M 19s Step #1: 26950K .......... .......... .......... .......... .......... 1% 181M 19s Step #1: 27000K .......... .......... .......... .......... .......... 1% 212M 19s Step #1: 27050K .......... .......... .......... .......... .......... 1% 191M 19s Step #1: 27100K .......... .......... .......... .......... .......... 1% 176M 19s Step #1: 27150K .......... .......... .......... .......... .......... 1% 186M 19s Step #1: 27200K .......... .......... .......... .......... .......... 1% 221M 19s Step #1: 27250K .......... .......... .......... .......... .......... 1% 203M 19s Step #1: 27300K .......... .......... .......... .......... .......... 1% 190M 19s Step #1: 27350K .......... .......... .......... .......... .......... 1% 196M 19s Step #1: 27400K .......... .......... .......... .......... .......... 1% 200M 19s Step #1: 27450K .......... .......... .......... .......... .......... 1% 203M 19s Step #1: 27500K .......... .......... .......... .......... .......... 1% 204M 19s Step #1: 27550K .......... .......... .......... .......... .......... 1% 150M 19s Step #1: 27600K .......... .......... .......... .......... .......... 1% 138M 19s Step #1: 27650K .......... .......... .......... .......... .......... 1% 132M 19s Step #1: 27700K .......... .......... .......... .......... .......... 1% 116M 19s Step #1: 27750K .......... .......... .......... .......... .......... 1% 102M 19s Step #1: 27800K .......... .......... .......... .......... .......... 1% 111M 19s Step #1: 27850K .......... .......... .......... .......... .......... 1% 137M 19s Step #1: 27900K .......... .......... .......... .......... .......... 1% 151M 19s Step #1: 27950K .......... .......... .......... .......... .......... 1% 124M 19s Step #1: 28000K .......... .......... .......... .......... .......... 1% 140M 19s Step #1: 28050K .......... .......... .......... .......... .......... 1% 134M 19s Step #1: 28100K .......... .......... .......... .......... .......... 1% 151M 19s Step #1: 28150K .......... .......... .......... .......... .......... 1% 128M 19s Step #1: 28200K .......... .......... .......... .......... .......... 1% 142M 19s Step #1: 28250K .......... .......... .......... .......... .......... 1% 146M 19s Step #1: 28300K .......... .......... .......... .......... .......... 1% 150M 19s Step #1: 28350K .......... .......... .......... .......... .......... 1% 115M 19s Step #1: 28400K .......... .......... .......... .......... .......... 1% 145M 19s Step #1: 28450K .......... .......... .......... .......... .......... 1% 180M 19s Step #1: 28500K .......... .......... .......... .......... .......... 1% 202M 19s Step #1: 28550K .......... .......... .......... .......... .......... 1% 180M 19s Step #1: 28600K .......... .......... .......... .......... .......... 1% 193M 19s Step #1: 28650K .......... .......... .......... .......... .......... 1% 198M 19s Step #1: 28700K .......... .......... .......... .......... .......... 1% 209M 19s Step #1: 28750K .......... .......... .......... .......... .......... 1% 172M 19s Step #1: 28800K .......... .......... .......... .......... .......... 1% 203M 19s Step #1: 28850K .......... .......... .......... .......... .......... 1% 181M 19s Step #1: 28900K .......... .......... .......... .......... .......... 1% 203M 19s Step #1: 28950K .......... .......... .......... .......... .......... 1% 141M 19s Step #1: 29000K .......... .......... .......... .......... .......... 1% 205M 19s Step #1: 29050K .......... .......... .......... .......... .......... 1% 183M 19s Step #1: 29100K .......... .......... .......... .......... .......... 1% 206M 19s Step #1: 29150K .......... .......... .......... .......... .......... 1% 162M 19s Step #1: 29200K .......... .......... .......... .......... .......... 1% 109M 19s Step #1: 29250K .......... .......... .......... .......... .......... 1% 115M 19s Step #1: 29300K .......... .......... .......... .......... .......... 1% 110M 19s Step #1: 29350K .......... .......... .......... .......... .......... 1% 100M 19s Step #1: 29400K .......... .......... .......... .......... .......... 1% 137M 19s Step #1: 29450K .......... .......... .......... .......... .......... 1% 191M 19s Step #1: 29500K .......... .......... .......... .......... .......... 1% 200M 19s Step #1: 29550K .......... .......... .......... .......... .......... 1% 169M 19s Step #1: 29600K .......... .......... .......... .......... .......... 1% 192M 19s Step #1: 29650K .......... .......... .......... .......... .......... 1% 167M 19s Step #1: 29700K .......... .......... .......... .......... .......... 1% 215M 19s Step #1: 29750K .......... .......... .......... .......... .......... 1% 213M 19s Step #1: 29800K .......... .......... .......... .......... .......... 1% 238M 19s Step #1: 29850K .......... .......... .......... .......... .......... 1% 221M 19s Step #1: 29900K .......... .......... .......... .......... .......... 1% 246M 19s Step #1: 29950K .......... .......... .......... .......... .......... 1% 205M 19s Step #1: 30000K .......... .......... .......... .......... .......... 1% 240M 19s Step #1: 30050K .......... .......... .......... .......... .......... 1% 207M 19s Step #1: 30100K .......... .......... .......... .......... .......... 1% 182M 19s Step #1: 30150K .......... .......... .......... .......... .......... 1% 180M 19s Step #1: 30200K .......... .......... .......... .......... .......... 1% 211M 19s Step #1: 30250K .......... .......... .......... .......... .......... 1% 188M 19s Step #1: 30300K .......... .......... .......... .......... .......... 1% 214M 19s Step #1: 30350K .......... .......... .......... .......... .......... 1% 178M 19s Step #1: 30400K .......... .......... .......... .......... .......... 1% 190M 19s Step #1: 30450K .......... .......... .......... .......... .......... 1% 183M 19s Step #1: 30500K .......... .......... .......... .......... .......... 1% 177M 19s Step #1: 30550K .......... .......... .......... .......... .......... 1% 186M 19s Step #1: 30600K .......... .......... .......... .......... .......... 1% 202M 19s Step #1: 30650K .......... .......... .......... .......... .......... 1% 189M 19s Step #1: 30700K .......... .......... .......... .......... .......... 1% 204M 18s Step #1: 30750K .......... .......... .......... .......... .......... 1% 168M 18s Step #1: 30800K .......... .......... .......... .......... .......... 1% 208M 18s Step #1: 30850K .......... .......... .......... .......... .......... 1% 202M 18s Step #1: 30900K .......... .......... .......... .......... .......... 1% 194M 18s Step #1: 30950K .......... .......... .......... .......... .......... 1% 182M 18s Step #1: 31000K .......... .......... .......... .......... .......... 1% 209M 18s Step #1: 31050K .......... .......... .......... .......... .......... 1% 195M 18s Step #1: 31100K .......... .......... .......... .......... .......... 1% 118M 18s Step #1: 31150K .......... .......... .......... .......... .......... 1% 91.5M 18s Step #1: 31200K .......... .......... .......... .......... .......... 1% 123M 18s Step #1: 31250K .......... .......... .......... .......... .......... 1% 118M 18s Step #1: 31300K .......... .......... .......... .......... .......... 1% 126M 18s Step #1: 31350K .......... .......... .......... .......... .......... 1% 133M 18s Step #1: 31400K .......... .......... .......... .......... .......... 1% 142M 18s Step #1: 31450K .......... .......... .......... .......... .......... 1% 142M 18s Step #1: 31500K .......... .......... .......... .......... .......... 1% 150M 18s Step #1: 31550K .......... .......... .......... .......... .......... 1% 120M 18s Step #1: 31600K .......... .......... .......... .......... .......... 1% 136M 18s Step #1: 31650K .......... .......... .......... .......... .......... 1% 136M 18s Step #1: 31700K .......... .......... .......... .......... .......... 1% 115M 18s Step #1: 31750K .......... .......... .......... .......... .......... 1% 110M 18s Step #1: 31800K .......... .......... .......... .......... .......... 1% 139M 18s Step #1: 31850K .......... .......... .......... .......... .......... 1% 133M 18s Step #1: 31900K .......... .......... .......... .......... .......... 1% 136M 18s Step #1: 31950K .......... .......... .......... .......... .......... 1% 127M 18s Step #1: 32000K .......... .......... .......... .......... .......... 1% 146M 18s Step #1: 32050K .......... .......... .......... .......... .......... 1% 141M 18s Step #1: 32100K .......... .......... .......... .......... .......... 1% 146M 18s Step #1: 32150K .......... .......... .......... .......... .......... 1% 138M 18s Step #1: 32200K .......... .......... .......... .......... .......... 1% 135M 18s Step #1: 32250K .......... .......... .......... .......... .......... 1% 140M 18s Step #1: 32300K .......... .......... .......... .......... .......... 1% 148M 18s Step #1: 32350K .......... .......... .......... .......... .......... 1% 114M 18s Step #1: 32400K .......... .......... .......... .......... .......... 1% 132M 18s Step #1: 32450K .......... .......... .......... .......... .......... 1% 124M 18s Step #1: 32500K .......... .......... .......... .......... .......... 1% 117M 18s Step #1: 32550K .......... .......... .......... .......... .......... 1% 107M 18s Step #1: 32600K .......... .......... .......... .......... .......... 1% 118M 18s Step #1: 32650K .......... .......... .......... .......... .......... 1% 92.7M 18s Step #1: 32700K .......... .......... .......... .......... .......... 1% 99.9M 18s Step #1: 32750K .......... .......... .......... .......... .......... 1% 107M 18s Step #1: 32800K .......... .......... .......... .......... .......... 1% 138M 18s Step #1: 32850K .......... .......... .......... .......... .......... 1% 135M 18s Step #1: 32900K .......... .......... .......... .......... .......... 1% 139M 18s Step #1: 32950K .......... .......... .......... .......... .......... 1% 121M 18s Step #1: 33000K .......... .......... .......... .......... .......... 1% 132M 18s Step #1: 33050K .......... .......... .......... .......... .......... 1% 149M 18s Step #1: 33100K .......... .......... .......... .......... .......... 1% 138M 18s Step #1: 33150K .......... .......... .......... .......... .......... 1% 120M 18s Step #1: 33200K .......... .......... .......... .......... .......... 1% 130M 18s Step #1: 33250K .......... .......... .......... .......... .......... 1% 136M 18s Step #1: 33300K .......... .......... .......... .......... .......... 1% 127M 18s Step #1: 33350K .......... .......... .......... .......... .......... 1% 122M 18s Step #1: 33400K .......... .......... .......... .......... .......... 1% 138M 18s Step #1: 33450K .......... .......... .......... .......... .......... 1% 140M 18s Step #1: 33500K .......... .......... .......... .......... .......... 1% 130M 18s Step #1: 33550K .......... .......... .......... .......... .......... 1% 120M 18s Step #1: 33600K .......... .......... .......... .......... .......... 1% 143M 18s Step #1: 33650K .......... .......... .......... .......... .......... 1% 147M 18s Step #1: 33700K .......... .......... .......... .......... .......... 1% 135M 18s Step #1: 33750K .......... .......... .......... .......... .......... 1% 105M 18s Step #1: 33800K .......... .......... .......... .......... .......... 1% 103M 18s Step #1: 33850K .......... .......... .......... .......... .......... 1% 112M 18s Step #1: 33900K .......... .......... .......... .......... .......... 1% 113M 18s Step #1: 33950K .......... .......... .......... .......... .......... 1% 100M 18s Step #1: 34000K .......... .......... .......... .......... .......... 1% 131M 18s Step #1: 34050K .......... .......... .......... .......... .......... 1% 140M 18s Step #1: 34100K .......... .......... .......... .......... .......... 1% 141M 18s Step #1: 34150K .......... .......... .......... .......... .......... 1% 128M 18s Step #1: 34200K .......... .......... .......... .......... .......... 1% 136M 18s Step #1: 34250K .......... .......... .......... .......... .......... 1% 148M 18s Step #1: 34300K .......... .......... .......... .......... .......... 1% 128M 18s Step #1: 34350K .......... .......... .......... .......... .......... 1% 116M 18s Step #1: 34400K .......... .......... .......... .......... .......... 1% 147M 18s Step #1: 34450K .......... .......... .......... .......... .......... 1% 138M 18s Step #1: 34500K .......... .......... .......... .......... .......... 1% 155M 18s Step #1: 34550K .......... .......... .......... .......... .......... 1% 122M 18s Step #1: 34600K .......... .......... .......... .......... .......... 1% 152M 18s Step #1: 34650K .......... .......... .......... .......... .......... 1% 148M 18s Step #1: 34700K .......... .......... .......... .......... .......... 1% 138M 18s Step #1: 34750K .......... .......... .......... .......... .......... 1% 118M 18s Step #1: 34800K .......... .......... .......... .......... .......... 1% 140M 18s Step #1: 34850K .......... .......... .......... .......... .......... 1% 140M 18s Step #1: 34900K .......... .......... .......... .......... .......... 1% 144M 18s Step #1: 34950K .......... .......... .......... .......... .......... 1% 132M 18s Step #1: 35000K .......... .......... .......... .......... .......... 1% 132M 18s Step #1: 35050K .......... .......... .......... .......... .......... 1% 141M 18s Step #1: 35100K .......... .......... .......... .......... .......... 1% 152M 18s Step #1: 35150K .......... .......... .......... .......... .......... 1% 94.4M 18s Step #1: 35200K .......... .......... .......... .......... .......... 1% 81.6M 18s Step #1: 35250K .......... .......... .......... .......... .......... 1% 109M 18s Step #1: 35300K .......... .......... .......... .......... .......... 1% 129M 18s Step #1: 35350K .......... .......... .......... .......... .......... 1% 114M 18s Step #1: 35400K .......... .......... .......... .......... .......... 1% 139M 18s Step #1: 35450K .......... .......... .......... .......... .......... 1% 139M 18s Step #1: 35500K .......... .......... .......... .......... .......... 1% 128M 18s Step #1: 35550K .......... .......... .......... .......... .......... 1% 121M 18s Step #1: 35600K .......... .......... .......... .......... .......... 1% 136M 18s Step #1: 35650K .......... .......... .......... .......... .......... 1% 137M 18s Step #1: 35700K .......... .......... .......... .......... .......... 1% 146M 18s Step #1: 35750K .......... .......... .......... .......... .......... 1% 115M 18s Step #1: 35800K .......... .......... .......... .......... .......... 1% 143M 18s Step #1: 35850K .......... .......... .......... .......... .......... 1% 149M 18s Step #1: 35900K .......... .......... .......... .......... .......... 1% 136M 18s Step #1: 35950K .......... .......... .......... .......... .......... 1% 124M 18s Step #1: 36000K .......... .......... .......... .......... .......... 1% 137M 18s Step #1: 36050K .......... .......... .......... .......... .......... 1% 144M 18s Step #1: 36100K .......... .......... .......... .......... .......... 1% 146M 18s Step #1: 36150K .......... .......... .......... .......... .......... 1% 135M 18s Step #1: 36200K .......... .......... .......... .......... .......... 1% 198M 18s Step #1: 36250K .......... .......... .......... .......... .......... 1% 186M 18s Step #1: 36300K .......... .......... .......... .......... .......... 1% 212M 18s Step #1: 36350K .......... .......... .......... .......... .......... 1% 150M 18s Step #1: 36400K .......... .......... .......... .......... .......... 1% 147M 18s Step #1: 36450K .......... .......... .......... .......... .......... 1% 142M 18s Step #1: 36500K .......... .......... .......... .......... .......... 1% 133M 18s Step #1: 36550K .......... .......... .......... .......... .......... 1% 112M 18s Step #1: 36600K .......... .......... .......... .......... .......... 1% 119M 18s Step #1: 36650K .......... .......... .......... .......... .......... 1% 122M 18s Step #1: 36700K .......... .......... .......... .......... .......... 1% 128M 18s Step #1: 36750K .......... .......... .......... .......... .......... 1% 117M 18s Step #1: 36800K .......... .......... .......... .......... .......... 1% 116M 18s Step #1: 36850K .......... .......... .......... .......... .......... 1% 139M 18s Step #1: 36900K .......... .......... .......... .......... .......... 1% 142M 18s Step #1: 36950K .......... .......... .......... .......... .......... 1% 125M 18s Step #1: 37000K .......... .......... .......... .......... .......... 1% 138M 18s Step #1: 37050K .......... .......... .......... .......... .......... 1% 131M 18s Step #1: 37100K .......... .......... .......... .......... .......... 1% 152M 18s Step #1: 37150K .......... .......... .......... .......... .......... 1% 128M 18s Step #1: 37200K .......... .......... .......... .......... .......... 1% 146M 18s Step #1: 37250K .......... .......... .......... .......... .......... 1% 142M 18s Step #1: 37300K .......... .......... .......... .......... .......... 1% 136M 18s Step #1: 37350K .......... .......... .......... .......... .......... 1% 127M 18s Step #1: 37400K .......... .......... .......... .......... .......... 1% 147M 18s Step #1: 37450K .......... .......... .......... .......... .......... 1% 146M 18s Step #1: 37500K .......... .......... .......... .......... .......... 1% 141M 18s Step #1: 37550K .......... .......... .......... .......... .......... 1% 118M 18s Step #1: 37600K .......... .......... .......... .......... .......... 1% 149M 18s Step #1: 37650K .......... .......... .......... .......... .......... 1% 146M 18s Step #1: 37700K .......... .......... .......... .......... .......... 1% 142M 18s Step #1: 37750K .......... .......... .......... .......... .......... 1% 123M 18s Step #1: 37800K .......... .......... .......... .......... .......... 1% 135M 18s Step #1: 37850K .......... .......... .......... .......... .......... 1% 145M 18s Step #1: 37900K .......... .......... .......... .......... .......... 1% 151M 18s Step #1: 37950K .......... .......... .......... .......... .......... 1% 101M 18s Step #1: 38000K .......... .......... .......... .......... .......... 1% 113M 18s Step #1: 38050K .......... .......... .......... .......... .......... 1% 111M 18s Step #1: 38100K .......... .......... .......... .......... .......... 1% 107M 18s Step #1: 38150K .......... .......... .......... .......... .......... 1% 128M 18s Step #1: 38200K .......... .......... .......... .......... .......... 1% 135M 18s Step #1: 38250K .......... .......... .......... .......... .......... 1% 144M 18s Step #1: 38300K .......... .......... .......... .......... .......... 1% 131M 18s Step #1: 38350K .......... .......... .......... .......... .......... 1% 120M 18s Step #1: 38400K .......... .......... .......... .......... .......... 1% 147M 18s Step #1: 38450K .......... .......... .......... .......... .......... 1% 141M 18s Step #1: 38500K .......... .......... .......... .......... .......... 1% 123M 18s Step #1: 38550K .......... .......... .......... .......... .......... 1% 141M 18s Step #1: 38600K .......... .......... .......... .......... .......... 1% 128M 18s Step #1: 38650K .......... .......... .......... .......... .......... 1% 135M 18s Step #1: 38700K .......... .......... .......... .......... .......... 1% 143M 18s Step #1: 38750K .......... .......... .......... .......... .......... 1% 116M 18s Step #1: 38800K .......... .......... .......... .......... .......... 1% 135M 18s Step #1: 38850K .......... .......... .......... .......... .......... 1% 145M 18s Step #1: 38900K .......... .......... .......... .......... .......... 1% 146M 18s Step #1: 38950K .......... .......... .......... .......... .......... 1% 129M 18s Step #1: 39000K .......... .......... .......... .......... .......... 1% 150M 18s Step #1: 39050K .......... .......... .......... .......... .......... 1% 192M 18s Step #1: 39100K .......... .......... .......... .......... .......... 1% 191M 18s Step #1: 39150K .......... .......... .......... .......... .......... 1% 157M 18s Step #1: 39200K .......... .......... .......... .......... .......... 1% 201M 18s Step #1: 39250K .......... .......... .......... .......... .......... 1% 210M 18s Step #1: 39300K .......... .......... .......... .......... .......... 1% 189M 18s Step #1: 39350K .......... .......... .......... .......... .......... 1% 137M 18s Step #1: 39400K .......... .......... .......... .......... .......... 1% 121M 18s Step #1: 39450K .......... .......... .......... .......... .......... 1% 201M 18s Step #1: 39500K .......... .......... .......... .......... .......... 1% 211M 18s Step #1: 39550K .......... .......... .......... .......... .......... 1% 143M 18s Step #1: 39600K .......... .......... .......... .......... .......... 1% 108M 18s Step #1: 39650K .......... .......... .......... .......... .......... 1% 125M 18s Step #1: 39700K .......... .......... .......... .......... .......... 1% 143M 18s Step #1: 39750K .......... .......... .......... .......... .......... 1% 129M 18s Step #1: 39800K .......... .......... .......... .......... .......... 1% 151M 18s Step #1: 39850K .......... .......... .......... .......... .......... 1% 131M 18s Step #1: 39900K .......... .......... .......... .......... .......... 1% 137M 18s Step #1: 39950K .......... .......... .......... .......... .......... 1% 129M 18s Step #1: 40000K .......... .......... .......... .......... .......... 1% 191M 18s Step #1: 40050K .......... .......... .......... .......... .......... 1% 203M 18s Step #1: 40100K .......... .......... .......... .......... .......... 1% 196M 18s Step #1: 40150K .......... .......... .......... .......... .......... 1% 178M 18s Step #1: 40200K .......... .......... .......... .......... .......... 1% 198M 18s Step #1: 40250K .......... .......... .......... .......... .......... 1% 206M 18s Step #1: 40300K .......... .......... .......... .......... .......... 1% 204M 18s Step #1: 40350K .......... .......... .......... .......... .......... 1% 160M 18s Step #1: 40400K .......... .......... .......... .......... .......... 1% 202M 18s Step #1: 40450K .......... .......... .......... .......... .......... 1% 207M 18s Step #1: 40500K .......... .......... .......... .......... .......... 1% 204M 18s Step #1: 40550K .......... .......... .......... .......... .......... 1% 182M 18s Step #1: 40600K .......... .......... .......... .......... .......... 1% 170M 18s Step #1: 40650K .......... .......... .......... .......... .......... 1% 206M 18s Step #1: 40700K .......... .......... .......... .......... .......... 1% 200M 18s Step #1: 40750K .......... .......... .......... .......... .......... 1% 172M 18s Step #1: 40800K .......... .......... .......... .......... .......... 1% 204M 18s Step #1: 40850K .......... .......... .......... .......... .......... 1% 195M 18s Step #1: 40900K .......... .......... .......... .......... .......... 1% 215M 18s Step #1: 40950K .......... .......... .......... .......... .......... 1% 180M 18s Step #1: 41000K .......... .......... .......... .......... .......... 1% 202M 18s Step #1: 41050K .......... .......... .......... .......... .......... 1% 212M 18s Step #1: 41100K .......... .......... .......... .......... .......... 1% 201M 18s Step #1: 41150K .......... .......... .......... .......... .......... 1% 166M 18s Step #1: 41200K .......... .......... .......... .......... .......... 1% 209M 18s Step #1: 41250K .......... .......... .......... .......... .......... 1% 223M 18s Step #1: 41300K .......... .......... .......... .......... .......... 1% 202M 18s Step #1: 41350K .......... .......... .......... .......... .......... 1% 155M 18s Step #1: 41400K .......... .......... .......... .......... .......... 1% 109M 18s Step #1: 41450K .......... .......... .......... .......... .......... 1% 119M 18s Step #1: 41500K .......... .......... .......... .......... .......... 1% 108M 18s Step #1: 41550K .......... .......... .......... .......... .......... 1% 107M 18s Step #1: 41600K .......... .......... .......... .......... .......... 1% 150M 18s Step #1: 41650K .......... .......... .......... .......... .......... 1% 149M 18s Step #1: 41700K .......... .......... .......... .......... .......... 1% 149M 18s Step #1: 41750K .......... .......... .......... .......... .......... 1% 119M 18s Step #1: 41800K .......... .......... .......... .......... .......... 1% 144M 18s Step #1: 41850K .......... .......... .......... .......... .......... 1% 134M 18s Step #1: 41900K .......... .......... .......... .......... .......... 1% 125M 18s Step #1: 41950K .......... .......... .......... .......... .......... 1% 121M 18s Step #1: 42000K .......... .......... .......... .......... .......... 1% 148M 18s Step #1: 42050K .......... .......... .......... .......... .......... 1% 166M 18s Step #1: 42100K .......... .......... .......... .......... .......... 1% 153M 18s Step #1: 42150K .......... .......... .......... .......... .......... 1% 129M 18s Step #1: 42200K .......... .......... .......... .......... .......... 1% 138M 18s Step #1: 42250K .......... .......... .......... .......... .......... 1% 147M 18s Step #1: 42300K .......... .......... .......... .......... .......... 1% 145M 18s Step #1: 42350K .......... .......... .......... .......... .......... 1% 118M 18s Step #1: 42400K .......... .......... .......... .......... .......... 1% 140M 18s Step #1: 42450K .......... .......... .......... .......... .......... 1% 142M 18s Step #1: 42500K .......... .......... .......... .......... .......... 1% 135M 18s Step #1: 42550K .......... .......... .......... .......... .......... 1% 127M 18s Step #1: 42600K .......... .......... .......... .......... .......... 1% 150M 18s Step #1: 42650K .......... .......... .......... .......... .......... 1% 140M 18s Step #1: 42700K .......... .......... .......... .......... .......... 1% 176M 18s Step #1: 42750K .......... .......... .......... .......... .......... 1% 127M 18s Step #1: 42800K .......... .......... .......... .......... .......... 1% 123M 18s Step #1: 42850K .......... .......... .......... .......... .......... 1% 113M 18s Step #1: 42900K .......... .......... .......... .......... .......... 1% 105M 18s Step #1: 42950K .......... .......... .......... .......... .......... 1% 110M 18s Step #1: 43000K .......... .......... .......... .......... .......... 1% 110M 18s Step #1: 43050K .......... .......... .......... .......... .......... 1% 147M 18s Step #1: 43100K .......... .......... .......... .......... .......... 1% 139M 18s Step #1: 43150K .......... .......... .......... .......... .......... 1% 129M 18s Step #1: 43200K .......... .......... .......... .......... .......... 1% 129M 18s Step #1: 43250K .......... .......... .......... .......... .......... 1% 184M 18s Step #1: 43300K .......... .......... .......... .......... .......... 1% 199M 18s Step #1: 43350K .......... .......... .......... .......... .......... 1% 176M 18s Step #1: 43400K .......... .......... .......... .......... .......... 1% 201M 18s Step #1: 43450K .......... .......... .......... .......... .......... 1% 153M 18s Step #1: 43500K .......... .......... .......... .......... .......... 1% 205M 18s Step #1: 43550K .......... .......... .......... .......... .......... 1% 178M 18s Step #1: 43600K .......... .......... .......... .......... .......... 1% 221M 18s Step #1: 43650K .......... .......... .......... .......... .......... 1% 199M 18s Step #1: 43700K .......... .......... .......... .......... .......... 1% 170M 18s Step #1: 43750K .......... .......... .......... .......... .......... 1% 182M 18s Step #1: 43800K .......... .......... .......... .......... .......... 1% 202M 18s Step #1: 43850K .......... .......... .......... .......... .......... 1% 209M 17s Step #1: 43900K .......... .......... .......... .......... .......... 1% 211M 17s Step #1: 43950K .......... .......... .......... .......... .......... 1% 168M 17s Step #1: 44000K .......... .......... .......... .......... .......... 1% 205M 17s Step #1: 44050K .......... .......... .......... .......... .......... 1% 211M 17s Step #1: 44100K .......... .......... .......... .......... .......... 1% 214M 17s Step #1: 44150K .......... .......... .......... .......... .......... 1% 178M 17s Step #1: 44200K .......... .......... .......... .......... .......... 1% 190M 17s Step #1: 44250K .......... .......... .......... .......... .......... 1% 207M 17s Step #1: 44300K .......... .......... .......... .......... .......... 1% 212M 17s Step #1: 44350K .......... .......... .......... .......... .......... 1% 164M 17s Step #1: 44400K .......... .......... .......... .......... .......... 1% 210M 17s Step #1: 44450K .......... .......... .......... .......... .......... 1% 176M 17s Step #1: 44500K .......... .......... .......... .......... .......... 1% 190M 17s Step #1: 44550K .......... .......... .......... .......... .......... 1% 111M 17s Step #1: 44600K .......... .......... .......... .......... .......... 1% 124M 17s Step #1: 44650K .......... .......... .......... .......... .......... 1% 129M 17s Step #1: 44700K .......... .......... .......... .......... .......... 1% 113M 17s Step #1: 44750K .......... .......... .......... .......... .......... 1% 110M 17s Step #1: 44800K .......... .......... .......... .......... .......... 1% 153M 17s Step #1: 44850K .......... .......... .......... .......... .......... 1% 167M 17s Step #1: 44900K .......... .......... .......... .......... .......... 1% 194M 17s Step #1: 44950K .......... .......... .......... .......... .......... 1% 178M 17s Step #1: 45000K .......... .......... .......... .......... .......... 1% 154M 17s Step #1: 45050K .......... .......... .......... .......... .......... 2% 175M 17s Step #1: 45100K .......... .......... .......... .......... .......... 2% 192M 17s Step #1: 45150K .......... .......... .......... .......... .......... 2% 177M 17s Step #1: 45200K .......... .......... .......... .......... .......... 2% 194M 17s Step #1: 45250K .......... .......... .......... .......... .......... 2% 214M 17s Step #1: 45300K .......... .......... .......... .......... .......... 2% 202M 17s Step #1: 45350K .......... .......... .......... .......... .......... 2% 184M 17s Step #1: 45400K .......... .......... .......... .......... .......... 2% 205M 17s Step #1: 45450K .......... .......... .......... .......... .......... 2% 207M 17s Step #1: 45500K .......... .......... .......... .......... .......... 2% 196M 17s Step #1: 45550K .......... .......... .......... .......... .......... 2% 173M 17s Step #1: 45600K .......... .......... .......... .......... .......... 2% 205M 17s Step #1: 45650K .......... .......... .......... .......... .......... 2% 208M 17s Step #1: 45700K .......... .......... .......... .......... .......... 2% 206M 17s Step #1: 45750K .......... .......... .......... .......... .......... 2% 173M 17s Step #1: 45800K .......... .......... .......... .......... .......... 2% 196M 17s Step #1: 45850K .......... .......... .......... .......... .......... 2% 179M 17s Step #1: 45900K .......... .......... .......... .......... .......... 2% 204M 17s Step #1: 45950K .......... .......... .......... .......... .......... 2% 184M 17s Step #1: 46000K .......... .......... .......... .......... .......... 2% 188M 17s Step #1: 46050K .......... .......... .......... .......... .......... 2% 197M 17s Step #1: 46100K .......... .......... .......... .......... .......... 2% 224M 17s Step #1: 46150K .......... .......... .......... .......... .......... 2% 187M 17s Step #1: 46200K .......... .......... .......... .......... .......... 2% 199M 17s Step #1: 46250K .......... .......... .......... .......... .......... 2% 198M 17s Step #1: 46300K .......... .......... .......... .......... .......... 2% 201M 17s Step #1: 46350K .......... .......... .......... .......... .......... 2% 175M 17s Step #1: 46400K .......... .......... .......... .......... .......... 2% 129M 17s Step #1: 46450K .......... .......... .......... .......... .......... 2% 146M 17s Step #1: 46500K .......... .......... .......... .......... .......... 2% 126M 17s Step #1: 46550K .......... .......... .......... .......... .......... 2% 97.1M 17s Step #1: 46600K .......... .......... .......... .......... .......... 2% 117M 17s Step #1: 46650K .......... .......... .......... .......... .......... 2% 129M 17s Step #1: 46700K .......... .......... .......... .......... .......... 2% 147M 17s Step #1: 46750K .......... .......... .......... .......... .......... 2% 116M 17s Step #1: 46800K .......... .......... .......... .......... .......... 2% 147M 17s Step #1: 46850K .......... .......... .......... .......... .......... 2% 145M 17s Step #1: 46900K .......... .......... .......... .......... .......... 2% 148M 17s Step #1: 46950K .......... .......... .......... .......... .......... 2% 131M 17s Step #1: 47000K .......... .......... .......... .......... .......... 2% 142M 17s Step #1: 47050K .......... .......... .......... .......... .......... 2% 151M 17s Step #1: 47100K .......... .......... .......... .......... .......... 2% 143M 17s Step #1: 47150K .......... .......... .......... .......... .......... 2% 125M 17s Step #1: 47200K .......... .......... .......... .......... .......... 2% 191M 17s Step #1: 47250K .......... .......... .......... .......... .......... 2% 192M 17s Step #1: 47300K .......... .......... .......... .......... .......... 2% 212M 17s Step #1: 47350K .......... .......... .......... .......... .......... 2% 169M 17s Step #1: 47400K .......... .......... .......... .......... .......... 2% 206M 17s Step #1: 47450K .......... .......... .......... .......... .......... 2% 214M 17s Step #1: 47500K .......... .......... .......... .......... .......... 2% 208M 17s Step #1: 47550K .......... .......... .......... .......... .......... 2% 166M 17s Step #1: 47600K .......... .......... .......... .......... .......... 2% 205M 17s Step #1: 47650K .......... .......... .......... .......... .......... 2% 157M 17s Step #1: 47700K .......... .......... .......... .......... .......... 2% 143M 17s Step #1: 47750K .......... .......... .......... .......... .......... 2% 123M 17s Step #1: 47800K .......... .......... .......... .......... .......... 2% 140M 17s Step #1: 47850K .......... .......... .......... .......... .......... 2% 140M 17s Step #1: 47900K .......... .......... .......... .......... .......... 2% 145M 17s Step #1: 47950K .......... .......... .......... .......... .......... 2% 119M 17s Step #1: 48000K .......... .......... .......... .......... .......... 2% 129M 17s Step #1: 48050K .......... .......... .......... .......... .......... 2% 113M 17s Step #1: 48100K .......... .......... .......... .......... .......... 2% 117M 17s Step #1: 48150K .......... .......... .......... .......... .......... 2% 95.2M 17s Step #1: 48200K .......... .......... .......... .......... .......... 2% 135M 17s Step #1: 48250K .......... .......... .......... .......... .......... 2% 164M 17s Step #1: 48300K .......... .......... .......... .......... .......... 2% 170M 17s Step #1: 48350K .......... .......... .......... .......... .......... 2% 151M 17s Step #1: 48400K .......... .......... .......... .......... .......... 2% 203M 17s Step #1: 48450K .......... .......... .......... .......... .......... 2% 193M 17s Step #1: 48500K .......... .......... .......... .......... .......... 2% 215M 17s Step #1: 48550K .......... .......... .......... .......... .......... 2% 171M 17s Step #1: 48600K .......... .......... .......... .......... .......... 2% 209M 17s Step #1: 48650K .......... .......... .......... .......... .......... 2% 212M 17s Step #1: 48700K .......... .......... .......... .......... .......... 2% 199M 17s Step #1: 48750K .......... .......... .......... .......... .......... 2% 176M 17s Step #1: 48800K .......... .......... .......... .......... .......... 2% 195M 17s Step #1: 48850K .......... .......... .......... .......... .......... 2% 207M 17s Step #1: 48900K .......... .......... .......... .......... .......... 2% 202M 17s Step #1: 48950K .......... .......... .......... .......... .......... 2% 192M 17s Step #1: 49000K .......... .......... .......... .......... .......... 2% 206M 17s Step #1: 49050K .......... .......... .......... .......... .......... 2% 198M 17s Step #1: 49100K .......... .......... .......... .......... .......... 2% 179M 17s Step #1: 49150K .......... .......... .......... .......... .......... 2% 172M 17s Step #1: 49200K .......... .......... .......... .......... .......... 2% 200M 17s Step #1: 49250K .......... .......... .......... .......... .......... 2% 203M 17s Step #1: 49300K .......... .......... .......... .......... .......... 2% 193M 17s Step #1: 49350K .......... .......... .......... .......... .......... 2% 186M 17s Step #1: 49400K .......... .......... .......... .......... .......... 2% 208M 17s Step #1: 49450K .......... .......... .......... .......... .......... 2% 219M 17s Step #1: 49500K .......... .......... .......... .......... .......... 2% 200M 17s Step #1: 49550K .......... .......... .......... .......... .......... 2% 191M 17s Step #1: 49600K .......... .......... .......... .......... .......... 2% 205M 17s Step #1: 49650K .......... .......... .......... .......... .......... 2% 203M 17s Step #1: 49700K .......... .......... .......... .......... .......... 2% 198M 17s Step #1: 49750K .......... .......... .......... .......... .......... 2% 169M 17s Step #1: 49800K .......... .......... .......... .......... .......... 2% 137M 17s Step #1: 49850K .......... .......... .......... .......... .......... 2% 103M 17s Step #1: 49900K .......... .......... .......... .......... .......... 2% 115M 17s Step #1: 49950K .......... .......... .......... .......... .......... 2% 101M 17s Step #1: 50000K .......... .......... .......... .......... .......... 2% 84.1M 17s Step #1: 50050K .......... .......... .......... .......... .......... 2% 136M 17s Step #1: 50100K .......... .......... .......... .......... .......... 2% 130M 17s Step #1: 50150K .......... .......... .......... .......... .......... 2% 132M 17s Step #1: 50200K .......... .......... .......... .......... .......... 2% 127M 17s Step #1: 50250K .......... .......... .......... .......... .......... 2% 147M 17s Step #1: 50300K .......... .......... .......... .......... .......... 2% 144M 17s Step #1: 50350K .......... .......... .......... .......... .......... 2% 116M 17s Step #1: 50400K .......... .......... .......... .......... .......... 2% 146M 17s Step #1: 50450K .......... .......... .......... .......... .......... 2% 128M 17s Step #1: 50500K .......... .......... .......... .......... .......... 2% 145M 17s Step #1: 50550K .......... .......... .......... .......... .......... 2% 140M 17s Step #1: 50600K .......... .......... .......... .......... .......... 2% 140M 17s Step #1: 50650K .......... .......... .......... .......... .......... 2% 141M 17s Step #1: 50700K .......... .......... .......... .......... .......... 2% 163M 17s Step #1: 50750K .......... .......... .......... .......... .......... 2% 133M 17s Step #1: 50800K .......... .......... .......... .......... .......... 2% 145M 17s Step #1: 50850K .......... .......... .......... .......... .......... 2% 135M 17s Step #1: 50900K .......... .......... .......... .......... .......... 2% 133M 17s Step #1: 50950K .......... .......... .......... .......... .......... 2% 125M 17s Step #1: 51000K .......... .......... .......... .......... .......... 2% 144M 17s Step #1: 51050K .......... .......... .......... .......... .......... 2% 141M 17s Step #1: 51100K .......... .......... .......... .......... .......... 2% 139M 17s Step #1: 51150K .......... .......... .......... .......... .......... 2% 110M 17s Step #1: 51200K .......... .......... .......... .......... .......... 2% 123M 17s Step #1: 51250K .......... .......... .......... .......... .......... 2% 116M 17s Step #1: 51300K .......... .......... .......... .......... .......... 2% 109M 17s Step #1: 51350K .......... .......... .......... .......... .......... 2% 107M 17s Step #1: 51400K .......... .......... .......... .......... .......... 2% 106M 17s Step #1: 51450K .......... .......... .......... .......... .......... 2% 109M 17s Step #1: 51500K .......... .......... .......... .......... .......... 2% 139M 17s Step #1: 51550K .......... .......... .......... .......... .......... 2% 117M 17s Step #1: 51600K .......... .......... .......... .......... .......... 2% 128M 17s Step #1: 51650K .......... .......... .......... .......... .......... 2% 126M 17s Step #1: 51700K .......... .......... .......... .......... .......... 2% 138M 17s Step #1: 51750K .......... .......... .......... .......... .......... 2% 132M 17s Step #1: 51800K .......... .......... .......... .......... .......... 2% 143M 17s Step #1: 51850K .......... .......... .......... .......... .......... 2% 143M 17s Step #1: 51900K .......... .......... .......... .......... .......... 2% 135M 17s Step #1: 51950K .......... .......... .......... .......... .......... 2% 119M 17s Step #1: 52000K .......... .......... .......... .......... .......... 2% 154M 17s Step #1: 52050K .......... .......... .......... .......... .......... 2% 145M 17s Step #1: 52100K .......... .......... .......... .......... .......... 2% 147M 17s Step #1: 52150K .......... .......... .......... .......... .......... 2% 134M 17s Step #1: 52200K .......... .......... .......... .......... .......... 2% 136M 17s Step #1: 52250K .......... .......... .......... .......... .......... 2% 152M 17s Step #1: 52300K .......... .......... .......... .......... .......... 2% 147M 17s Step #1: 52350K .......... .......... .......... .......... .......... 2% 82.3M 17s Step #1: 52400K .......... .......... .......... .......... .......... 2% 142M 17s Step #1: 52450K .......... .......... .......... .......... .......... 2% 135M 17s Step #1: 52500K .......... .......... .......... .......... .......... 2% 117M 17s Step #1: 52550K .......... .......... .......... .......... .......... 2% 98.5M 17s Step #1: 52600K .......... .......... .......... .......... .......... 2% 125M 17s Step #1: 52650K .......... .......... .......... .......... .......... 2% 112M 17s Step #1: 52700K .......... .......... .......... .......... .......... 2% 136M 17s Step #1: 52750K .......... .......... .......... .......... .......... 2% 110M 17s Step #1: 52800K .......... .......... .......... .......... .......... 2% 139M 17s Step #1: 52850K .......... .......... .......... .......... .......... 2% 142M 17s Step #1: 52900K .......... .......... .......... .......... .......... 2% 133M 17s Step #1: 52950K .......... .......... .......... .......... .......... 2% 126M 17s Step #1: 53000K .......... .......... .......... .......... .......... 2% 139M 17s Step #1: 53050K .......... .......... .......... .......... .......... 2% 152M 17s Step #1: 53100K .......... .......... .......... .......... .......... 2% 144M 17s Step #1: 53150K .......... .......... .......... .......... .......... 2% 118M 17s Step #1: 53200K .......... .......... .......... .......... .......... 2% 141M 17s Step #1: 53250K .......... .......... .......... .......... .......... 2% 151M 17s Step #1: 53300K .......... .......... .......... .......... .......... 2% 144M 17s Step #1: 53350K .......... .......... .......... .......... .......... 2% 123M 17s Step #1: 53400K .......... .......... .......... .......... .......... 2% 131M 17s Step #1: 53450K .......... .......... .......... .......... .......... 2% 144M 17s Step #1: 53500K .......... .......... .......... .......... .......... 2% 144M 17s Step #1: 53550K .......... .......... .......... .......... .......... 2% 124M 17s Step #1: 53600K .......... .......... .......... .......... .......... 2% 142M 17s Step #1: 53650K .......... .......... .......... .......... .......... 2% 140M 17s Step #1: 53700K .......... .......... .......... .......... .......... 2% 143M 17s Step #1: 53750K .......... .......... .......... .......... .......... 2% 132M 17s Step #1: 53800K .......... .......... .......... .......... .......... 2% 147M 17s Step #1: 53850K .......... .......... .......... .......... .......... 2% 150M 17s Step #1: 53900K .......... .......... .......... .......... .......... 2% 157M 17s Step #1: 53950K .......... .......... .......... .......... .......... 2% 96.6M 17s Step #1: 54000K .......... .......... .......... .......... .......... 2% 121M 17s Step #1: 54050K .......... .......... .......... .......... .......... 2% 124M 17s Step #1: 54100K .......... .......... .......... .......... .......... 2% 118M 17s Step #1: 54150K .......... .......... .......... .......... .......... 2% 110M 17s Step #1: 54200K .......... .......... .......... .......... .......... 2% 140M 17s Step #1: 54250K .......... .......... .......... .......... .......... 2% 205M 17s Step #1: 54300K .......... .......... .......... .......... .......... 2% 209M 17s Step #1: 54350K .......... .......... .......... .......... .......... 2% 175M 17s Step #1: 54400K .......... .......... .......... .......... .......... 2% 205M 17s Step #1: 54450K .......... .......... .......... .......... .......... 2% 204M 17s Step #1: 54500K .......... .......... .......... .......... .......... 2% 221M 17s Step #1: 54550K .......... .......... .......... .......... .......... 2% 188M 17s Step #1: 54600K .......... .......... .......... .......... .......... 2% 203M 17s Step #1: 54650K .......... .......... .......... .......... .......... 2% 209M 17s Step #1: 54700K .......... .......... .......... .......... .......... 2% 204M 17s Step #1: 54750K .......... .......... .......... .......... .......... 2% 169M 17s Step #1: 54800K .......... .......... .......... .......... .......... 2% 173M 17s Step #1: 54850K .......... .......... .......... .......... .......... 2% 192M 17s Step #1: 54900K .......... .......... .......... .......... .......... 2% 205M 17s Step #1: 54950K .......... .......... .......... .......... .......... 2% 180M 17s Step #1: 55000K .......... .......... .......... .......... .......... 2% 200M 17s Step #1: 55050K .......... .......... .......... .......... .......... 2% 201M 17s Step #1: 55100K .......... .......... .......... .......... .......... 2% 205M 17s Step #1: 55150K .......... .......... .......... .......... .......... 2% 174M 17s Step #1: 55200K .......... .......... .......... .......... .......... 2% 195M 17s Step #1: 55250K .......... .......... .......... .......... .......... 2% 211M 17s Step #1: 55300K .......... .......... .......... .......... .......... 2% 208M 17s Step #1: 55350K .......... .......... .......... .......... .......... 2% 185M 17s Step #1: 55400K .......... .......... .......... .......... .......... 2% 202M 17s Step #1: 55450K .......... .......... .......... .......... .......... 2% 192M 17s Step #1: 55500K .......... .......... .......... .......... .......... 2% 209M 17s Step #1: 55550K .......... .......... .......... .......... .......... 2% 176M 17s Step #1: 55600K .......... .......... .......... .......... .......... 2% 180M 17s Step #1: 55650K .......... .......... .......... .......... .......... 2% 204M 17s Step #1: 55700K .......... .......... .......... .......... .......... 2% 183M 17s Step #1: 55750K .......... .......... .......... .......... .......... 2% 120M 17s Step #1: 55800K .......... .......... .......... .......... .......... 2% 132M 17s Step #1: 55850K .......... .......... .......... .......... .......... 2% 133M 17s Step #1: 55900K .......... .......... .......... .......... .......... 2% 128M 17s Step #1: 55950K .......... .......... .......... .......... .......... 2% 125M 17s Step #1: 56000K .......... .......... .......... .......... .......... 2% 116M 17s Step #1: 56050K .......... .......... .......... .......... .......... 2% 145M 17s Step #1: 56100K .......... .......... .......... .......... .......... 2% 152M 17s Step #1: 56150K .......... .......... .......... .......... .......... 2% 130M 17s Step #1: 56200K .......... .......... .......... .......... .......... 2% 143M 17s Step #1: 56250K .......... .......... .......... .......... .......... 2% 136M 17s Step #1: 56300K .......... .......... .......... .......... .......... 2% 143M 17s Step #1: 56350K .......... .......... .......... .......... .......... 2% 127M 17s Step #1: 56400K .......... .......... .......... .......... .......... 2% 144M 17s Step #1: 56450K .......... .......... .......... .......... .......... 2% 149M 17s Step #1: 56500K .......... .......... .......... .......... .......... 2% 144M 17s Step #1: 56550K .......... .......... .......... .......... .......... 2% 118M 17s Step #1: 56600K .......... .......... .......... .......... .......... 2% 139M 17s Step #1: 56650K .......... .......... .......... .......... .......... 2% 148M 17s Step #1: 56700K .......... .......... .......... .......... .......... 2% 145M 17s Step #1: 56750K .......... .......... .......... .......... .......... 2% 108M 17s Step #1: 56800K .......... .......... .......... .......... .......... 2% 149M 17s Step #1: 56850K .......... .......... .......... .......... .......... 2% 201M 17s Step #1: 56900K .......... .......... .......... .......... .......... 2% 202M 17s Step #1: 56950K .......... .......... .......... .......... .......... 2% 182M 17s Step #1: 57000K .......... .......... .......... .......... .......... 2% 187M 17s Step #1: 57050K .......... .......... .......... .......... .......... 2% 203M 17s Step #1: 57100K .......... .......... .......... .......... .......... 2% 201M 17s Step #1: 57150K .......... .......... .......... .......... .......... 2% 170M 17s Step #1: 57200K .......... .......... .......... .......... .......... 2% 201M 17s Step #1: 57250K .......... .......... .......... .......... .......... 2% 160M 17s Step #1: 57300K .......... .......... .......... .......... .......... 2% 136M 17s Step #1: 57350K .......... .......... .......... .......... .......... 2% 117M 17s Step #1: 57400K .......... .......... .......... .......... .......... 2% 118M 17s Step #1: 57450K .......... .......... .......... .......... .......... 2% 130M 17s Step #1: 57500K .......... .......... .......... .......... .......... 2% 127M 17s Step #1: 57550K .......... .......... .......... .......... .......... 2% 124M 17s Step #1: 57600K .......... .......... .......... .......... .......... 2% 154M 17s Step #1: 57650K .......... .......... .......... .......... .......... 2% 153M 17s Step #1: 57700K .......... .......... .......... .......... .......... 2% 154M 17s Step #1: 57750K .......... .......... .......... .......... .......... 2% 139M 17s Step #1: 57800K .......... .......... .......... .......... .......... 2% 137M 17s Step #1: 57850K .......... .......... .......... .......... .......... 2% 156M 17s Step #1: 57900K .......... .......... .......... .......... .......... 2% 153M 17s Step #1: 57950K .......... .......... .......... .......... .......... 2% 117M 17s Step #1: 58000K .......... .......... .......... .......... .......... 2% 139M 17s Step #1: 58050K .......... .......... .......... .......... .......... 2% 145M 17s Step #1: 58100K .......... .......... .......... .......... .......... 2% 144M 17s Step #1: 58150K .......... .......... .......... .......... .......... 2% 131M 17s Step #1: 58200K .......... .......... .......... .......... .......... 2% 146M 17s Step #1: 58250K .......... .......... .......... .......... .......... 2% 142M 17s Step #1: 58300K .......... .......... .......... .......... .......... 2% 143M 17s Step #1: 58350K .......... .......... .......... .......... .......... 2% 122M 17s Step #1: 58400K .......... .......... .......... .......... .......... 2% 145M 17s Step #1: 58450K .......... .......... .......... .......... .......... 2% 166M 17s Step #1: 58500K .......... .......... .......... .......... .......... 2% 145M 17s Step #1: 58550K .......... .......... .......... .......... .......... 2% 117M 17s Step #1: 58600K .......... .......... .......... .......... .......... 2% 150M 17s Step #1: 58650K .......... .......... .......... .......... .......... 2% 152M 17s Step #1: 58700K .......... .......... .......... .......... .......... 2% 143M 17s Step #1: 58750K .......... .......... .......... .......... .......... 2% 106M 17s Step #1: 58800K .......... .......... .......... .......... .......... 2% 113M 17s Step #1: 58850K .......... .......... .......... .......... .......... 2% 122M 17s Step #1: 58900K .......... .......... .......... .......... .......... 2% 116M 17s Step #1: 58950K .......... .......... .......... .......... .......... 2% 107M 17s Step #1: 59000K .......... .......... .......... .......... .......... 2% 131M 17s Step #1: 59050K .......... .......... .......... .......... .......... 2% 121M 17s Step #1: 59100K .......... .......... .......... .......... .......... 2% 149M 17s Step #1: 59150K .......... .......... .......... .......... .......... 2% 129M 17s Step #1: 59200K .......... .......... .......... .......... .......... 2% 149M 17s Step #1: 59250K .......... .......... .......... .......... .......... 2% 142M 17s Step #1: 59300K .......... .......... .......... .......... .......... 2% 143M 17s Step #1: 59350K .......... .......... .......... .......... .......... 2% 131M 17s Step #1: 59400K .......... .......... .......... .......... .......... 2% 153M 17s Step #1: 59450K .......... .......... .......... .......... .......... 2% 152M 17s Step #1: 59500K .......... .......... .......... .......... .......... 2% 148M 17s Step #1: 59550K .......... .......... .......... .......... .......... 2% 117M 17s Step #1: 59600K .......... .......... .......... .......... .......... 2% 146M 17s Step #1: 59650K .......... .......... .......... .......... .......... 2% 142M 17s Step #1: 59700K .......... .......... .......... .......... .......... 2% 149M 17s Step #1: 59750K .......... .......... .......... .......... .......... 2% 127M 17s Step #1: 59800K .......... .......... .......... .......... .......... 2% 139M 17s Step #1: 59850K .......... .......... .......... .......... .......... 2% 154M 17s Step #1: 59900K .......... .......... .......... .......... .......... 2% 151M 17s Step #1: 59950K .......... .......... .......... .......... .......... 2% 131M 17s Step #1: 60000K .......... .......... .......... .......... .......... 2% 146M 17s Step #1: 60050K .......... .......... .......... .......... .......... 2% 123M 17s Step #1: 60100K .......... .......... .......... .......... .......... 2% 154M 17s Step #1: 60150K .......... .......... .......... .......... .......... 2% 127M 17s Step #1: 60200K .......... .......... .......... .......... .......... 2% 108M 17s Step #1: 60250K .......... .......... .......... .......... .......... 2% 122M 17s Step #1: 60300K .......... .......... .......... .......... .......... 2% 113M 17s Step #1: 60350K .......... .......... .......... .......... .......... 2% 111M 17s Step #1: 60400K .......... .......... .......... .......... .......... 2% 135M 17s Step #1: 60450K .......... .......... .......... .......... .......... 2% 127M 17s Step #1: 60500K .......... .......... .......... .......... .......... 2% 144M 17s Step #1: 60550K .......... .......... .......... .......... .......... 2% 112M 17s Step #1: 60600K .......... .......... .......... .......... .......... 2% 138M 17s Step #1: 60650K .......... .......... .......... .......... .......... 2% 156M 17s Step #1: 60700K .......... .......... .......... .......... .......... 2% 136M 17s Step #1: 60750K .......... .......... .......... .......... .......... 2% 125M 17s Step #1: 60800K .......... .......... .......... .......... .......... 2% 157M 17s Step #1: 60850K .......... .......... .......... .......... .......... 2% 140M 17s Step #1: 60900K .......... .......... .......... .......... .......... 2% 152M 17s Step #1: 60950K .......... .......... .......... .......... .......... 2% 137M 17s Step #1: 61000K .......... .......... .......... .......... .......... 2% 142M 17s Step #1: 61050K .......... .......... .......... .......... .......... 2% 151M 17s Step #1: 61100K .......... .......... .......... .......... .......... 2% 137M 17s Step #1: 61150K .......... .......... .......... .......... .......... 2% 117M 17s Step #1: 61200K .......... .......... .......... .......... .......... 2% 145M 17s Step #1: 61250K .......... .......... .......... .......... .......... 2% 140M 17s Step #1: 61300K .......... .......... .......... .......... .......... 2% 140M 17s Step #1: 61350K .......... .......... .......... .......... .......... 2% 123M 17s Step #1: 61400K .......... .......... .......... .......... .......... 2% 147M 17s Step #1: 61450K .......... .......... .......... .......... .......... 2% 153M 17s Step #1: 61500K .......... .......... .......... .......... .......... 2% 151M 17s Step #1: 61550K .......... .......... .......... .......... .......... 2% 116M 17s Step #1: 61600K .......... .......... .......... .......... .......... 2% 113M 17s Step #1: 61650K .......... .......... .......... .......... .......... 2% 122M 17s Step #1: 61700K .......... .......... .......... .......... .......... 2% 120M 17s Step #1: 61750K .......... .......... .......... .......... .......... 2% 109M 17s Step #1: 61800K .......... .......... .......... .......... .......... 2% 143M 17s Step #1: 61850K .......... .......... .......... .......... .......... 2% 132M 17s Step #1: 61900K .......... .......... .......... .......... .......... 2% 141M 17s Step #1: 61950K .......... .......... .......... .......... .......... 2% 124M 17s Step #1: 62000K .......... .......... .......... .......... .......... 2% 149M 17s Step #1: 62050K .......... .......... .......... .......... .......... 2% 149M 17s Step #1: 62100K .......... .......... .......... .......... .......... 2% 145M 17s Step #1: 62150K .......... .......... .......... .......... .......... 2% 144M 17s Step #1: 62200K .......... .......... .......... .......... .......... 2% 156M 17s Step #1: 62250K .......... .......... .......... .......... .......... 2% 151M 17s Step #1: 62300K .......... .......... .......... .......... .......... 2% 148M 17s Step #1: 62350K .......... .......... .......... .......... .......... 2% 130M 17s Step #1: 62400K .......... .......... .......... .......... .......... 2% 134M 17s Step #1: 62450K .......... .......... .......... .......... .......... 2% 149M 17s Step #1: 62500K .......... .......... .......... .......... .......... 2% 147M 17s Step #1: 62550K .......... .......... .......... .......... .......... 2% 127M 17s Step #1: 62600K .......... .......... .......... .......... .......... 2% 148M 17s Step #1: 62650K .......... .......... .......... .......... .......... 2% 128M 17s Step #1: 62700K .......... .......... .......... .......... .......... 2% 143M 17s Step #1: 62750K .......... .......... .......... .......... .......... 2% 126M 17s Step #1: 62800K .......... .......... .......... .......... .......... 2% 137M 17s Step #1: 62850K .......... .......... .......... .......... .......... 2% 152M 17s Step #1: 62900K .......... .......... .......... .......... .......... 2% 143M 17s Step #1: 62950K .......... .......... .......... .......... .......... 2% 130M 17s Step #1: 63000K .......... .......... .......... .......... .......... 2% 124M 17s Step #1: 63050K .......... .......... .......... .......... .......... 2% 130M 17s Step #1: 63100K .......... .......... .......... .......... .......... 2% 109M 17s Step #1: 63150K .......... .......... .......... .......... .......... 2% 94.6M 17s Step #1: 63200K .......... .......... .......... .......... .......... 2% 148M 17s Step #1: 63250K .......... .......... .......... .......... .......... 2% 201M 17s Step #1: 63300K .......... .......... .......... .......... .......... 2% 207M 17s Step #1: 63350K .......... .......... .......... .......... .......... 2% 136M 16s Step #1: 63400K .......... .......... .......... .......... .......... 2% 142M 16s Step #1: 63450K .......... .......... .......... .......... .......... 2% 145M 16s Step #1: 63500K .......... .......... .......... .......... .......... 2% 135M 16s Step #1: 63550K .......... .......... .......... .......... .......... 2% 124M 16s Step #1: 63600K .......... .......... .......... .......... .......... 2% 146M 16s Step #1: 63650K .......... .......... .......... .......... .......... 2% 139M 16s Step #1: 63700K .......... .......... .......... .......... .......... 2% 157M 16s Step #1: 63750K .......... .......... .......... .......... .......... 2% 129M 16s Step #1: 63800K .......... .......... .......... .......... .......... 2% 148M 16s Step #1: 63850K .......... .......... .......... .......... .......... 2% 156M 16s Step #1: 63900K .......... .......... .......... .......... .......... 2% 138M 16s Step #1: 63950K .......... .......... .......... .......... .......... 2% 133M 16s Step #1: 64000K .......... .......... .......... .......... .......... 2% 149M 16s Step #1: 64050K .......... .......... .......... .......... .......... 2% 149M 16s Step #1: 64100K .......... .......... .......... .......... .......... 2% 145M 16s Step #1: 64150K .......... .......... .......... .......... .......... 2% 142M 16s Step #1: 64200K .......... .......... .......... .......... .......... 2% 136M 16s Step #1: 64250K .......... .......... .......... .......... .......... 2% 151M 16s Step #1: 64300K .......... .......... .......... .......... .......... 2% 151M 16s Step #1: 64350K .......... .......... .......... .......... .......... 2% 123M 16s Step #1: 64400K .......... .......... .......... .......... .......... 2% 150M 16s Step #1: 64450K .......... .......... .......... .......... .......... 2% 136M 16s Step #1: 64500K .......... .......... .......... .......... .......... 2% 110M 16s Step #1: 64550K .......... .......... .......... .......... .......... 2% 109M 16s Step #1: 64600K .......... .......... .......... .......... .......... 2% 124M 16s Step #1: 64650K .......... .......... .......... .......... .......... 2% 125M 16s Step #1: 64700K .......... .......... .......... .......... .......... 2% 144M 16s Step #1: 64750K .......... .......... .......... .......... .......... 2% 119M 16s Step #1: 64800K .......... .......... .......... .......... .......... 2% 110M 16s Step #1: 64850K .......... .......... .......... .......... .......... 2% 144M 16s Step #1: 64900K .......... .......... .......... .......... .......... 2% 145M 16s Step #1: 64950K .......... .......... .......... .......... .......... 2% 122M 16s Step #1: 65000K .......... .......... .......... .......... .......... 2% 136M 16s Step #1: 65050K .......... .......... .......... .......... .......... 2% 138M 16s Step #1: 65100K .......... .......... .......... .......... .......... 2% 146M 16s Step #1: 65150K .......... .......... .......... .......... .......... 2% 114M 16s Step #1: 65200K .......... .......... .......... .......... .......... 2% 134M 16s Step #1: 65250K .......... .......... .......... .......... .......... 2% 120M 16s Step #1: 65300K .......... .......... .......... .......... .......... 2% 139M 16s Step #1: 65350K .......... .......... .......... .......... .......... 2% 131M 16s Step #1: 65400K .......... .......... .......... .......... .......... 2% 167M 16s Step #1: 65450K .......... .......... .......... .......... .......... 2% 154M 16s Step #1: 65500K .......... .......... .......... .......... .......... 2% 161M 16s Step #1: 65550K .......... .......... .......... .......... .......... 2% 126M 16s Step #1: 65600K .......... .......... .......... .......... .......... 2% 148M 16s Step #1: 65650K .......... .......... .......... .......... .......... 2% 159M 16s Step #1: 65700K .......... .......... .......... .......... .......... 2% 143M 16s Step #1: 65750K .......... .......... .......... .......... .......... 2% 134M 16s Step #1: 65800K .......... .......... .......... .......... .......... 2% 151M 16s Step #1: 65850K .......... .......... .......... .......... .......... 2% 55.9M 16s Step #1: 65900K .......... .......... .......... .......... .......... 2% 56.7M 16s Step #1: 65950K .......... .......... .......... .......... .......... 2% 91.7M 16s Step #1: 66000K .......... .......... .......... .......... .......... 2% 152M 16s Step #1: 66050K .......... .......... .......... .......... .......... 2% 125M 16s Step #1: 66100K .......... .......... .......... .......... .......... 2% 143M 16s Step #1: 66150K .......... .......... .......... .......... .......... 2% 125M 16s Step #1: 66200K .......... .......... .......... .......... .......... 2% 142M 16s Step #1: 66250K .......... .......... .......... .......... .......... 2% 152M 16s Step #1: 66300K .......... .......... .......... .......... .......... 2% 154M 16s Step #1: 66350K .......... .......... .......... .......... .......... 2% 93.4M 16s Step #1: 66400K .......... .......... .......... .......... .......... 2% 105M 16s Step #1: 66450K .......... .......... .......... .......... .......... 2% 141M 16s Step #1: 66500K .......... .......... .......... .......... .......... 2% 151M 16s Step #1: 66550K .......... .......... .......... .......... .......... 2% 134M 16s Step #1: 66600K .......... .......... .......... .......... .......... 2% 152M 16s Step #1: 66650K .......... .......... .......... .......... .......... 2% 151M 16s Step #1: 66700K .......... .......... .......... .......... .......... 2% 148M 16s Step #1: 66750K .......... .......... .......... .......... .......... 2% 119M 16s Step #1: 66800K .......... .......... .......... .......... .......... 2% 143M 16s Step #1: 66850K .......... .......... .......... .......... .......... 2% 144M 16s Step #1: 66900K .......... .......... .......... .......... .......... 2% 147M 16s Step #1: 66950K .......... .......... .......... .......... .......... 2% 139M 16s Step #1: 67000K .......... .......... .......... .......... .......... 2% 148M 16s Step #1: 67050K .......... .......... .......... .......... .......... 2% 148M 16s Step #1: 67100K .......... .......... .......... .......... .......... 2% 152M 16s Step #1: 67150K .......... .......... .......... .......... .......... 2% 41.1M 16s Step #1: 67200K .......... .......... .......... .......... .......... 2% 79.8M 16s Step #1: 67250K .......... .......... .......... .......... .......... 2% 144M 16s Step #1: 67300K .......... .......... .......... .......... .......... 2% 105M 16s Step #1: 67350K .......... .......... .......... .......... .......... 2% 126M 16s Step #1: 67400K .......... .......... .......... .......... .......... 2% 145M 16s Step #1: 67450K .......... .......... .......... .......... .......... 2% 147M 16s Step #1: 67500K .......... .......... .......... .......... .......... 2% 144M 16s Step #1: 67550K .......... .......... .......... .......... .......... 3% 117M 16s Step #1: 67600K .......... .......... .......... .......... .......... 3% 140M 16s Step #1: 67650K .......... .......... .......... .......... .......... 3% 138M 16s Step #1: 67700K .......... .......... .......... .......... .......... 3% 139M 16s Step #1: 67750K .......... .......... .......... .......... .......... 3% 124M 16s Step #1: 67800K .......... .......... .......... .......... .......... 3% 103M 16s Step #1: 67850K .......... .......... .......... .......... .......... 3% 143M 16s Step #1: 67900K .......... .......... .......... .......... .......... 3% 156M 16s Step #1: 67950K .......... .......... .......... .......... .......... 3% 116M 16s Step #1: 68000K .......... .......... .......... .......... .......... 3% 135M 16s Step #1: 68050K .......... .......... .......... .......... .......... 3% 137M 16s Step #1: 68100K .......... .......... .......... .......... .......... 3% 146M 16s Step #1: 68150K .......... .......... .......... .......... .......... 3% 124M 16s Step #1: 68200K .......... .......... .......... .......... .......... 3% 134M 16s Step #1: 68250K .......... .......... .......... .......... .......... 3% 131M 16s Step #1: 68300K .......... .......... .......... .......... .......... 3% 93.6M 16s Step #1: 68350K .......... .......... .......... .......... .......... 3% 97.1M 16s Step #1: 68400K .......... .......... .......... .......... .......... 3% 79.6M 16s Step #1: 68450K .......... .......... .......... .......... .......... 3% 140M 16s Step #1: 68500K .......... .......... .......... .......... .......... 3% 130M 16s Step #1: 68550K .......... .......... .......... .......... .......... 3% 197M 16s Step #1: 68600K .......... .......... .......... .......... .......... 3% 210M 16s Step #1: 68650K .......... .......... .......... .......... .......... 3% 217M 16s Step #1: 68700K .......... .......... .......... .......... .......... 3% 173M 16s Step #1: 68750K .......... .......... .......... .......... .......... 3% 172M 16s Step #1: 68800K .......... .......... .......... .......... .......... 3% 188M 16s Step #1: 68850K .......... .......... .......... .......... .......... 3% 210M 16s Step #1: 68900K .......... .......... .......... .......... .......... 3% 199M 16s Step #1: 68950K .......... .......... .......... .......... .......... 3% 176M 16s Step #1: 69000K .......... .......... .......... .......... .......... 3% 204M 16s Step #1: 69050K .......... .......... .......... .......... .......... 3% 195M 16s Step #1: 69100K .......... .......... .......... .......... .......... 3% 210M 16s Step #1: 69150K .......... .......... .......... .......... .......... 3% 183M 16s Step #1: 69200K .......... .......... .......... .......... .......... 3% 204M 16s Step #1: 69250K .......... .......... .......... .......... .......... 3% 206M 16s Step #1: 69300K .......... .......... .......... .......... .......... 3% 194M 16s Step #1: 69350K .......... .......... .......... .......... .......... 3% 179M 16s Step #1: 69400K .......... .......... .......... .......... .......... 3% 214M 16s Step #1: 69450K .......... .......... .......... .......... .......... 3% 212M 16s Step #1: 69500K .......... .......... .......... .......... .......... 3% 218M 16s Step #1: 69550K .......... .......... .......... .......... .......... 3% 166M 16s Step #1: 69600K .......... .......... .......... .......... .......... 3% 206M 16s Step #1: 69650K .......... .......... .......... .......... .......... 3% 208M 16s Step #1: 69700K .......... .......... .......... .......... .......... 3% 201M 16s Step #1: 69750K .......... .......... .......... .......... .......... 3% 191M 16s Step #1: 69800K .......... .......... .......... .......... .......... 3% 203M 16s Step #1: 69850K .......... .......... .......... .......... .......... 3% 202M 16s Step #1: 69900K .......... .......... .......... .......... .......... 3% 196M 16s Step #1: 69950K .......... .......... .......... .......... .......... 3% 177M 16s Step #1: 70000K .......... .......... .......... .......... .......... 3% 202M 16s Step #1: 70050K .......... .......... .......... .......... .......... 3% 197M 16s Step #1: 70100K .......... .......... .......... .......... .......... 3% 208M 16s Step #1: 70150K .......... .......... .......... .......... .......... 3% 189M 16s Step #1: 70200K .......... .......... .......... .......... .......... 3% 209M 16s Step #1: 70250K .......... .......... .......... .......... .......... 3% 139M 16s Step #1: 70300K .......... .......... .......... .......... .......... 3% 92.5M 16s Step #1: 70350K .......... .......... .......... .......... .......... 3% 106M 16s Step #1: 70400K .......... .......... .......... .......... .......... 3% 135M 16s Step #1: 70450K .......... .......... .......... .......... .......... 3% 215M 16s Step #1: 70500K .......... .......... .......... .......... .......... 3% 214M 16s Step #1: 70550K .......... .......... .......... .......... .......... 3% 189M 16s Step #1: 70600K .......... .......... .......... .......... .......... 3% 166M 16s Step #1: 70650K .......... .......... .......... .......... .......... 3% 222M 16s Step #1: 70700K .......... .......... .......... .......... .......... 3% 215M 16s Step #1: 70750K .......... .......... .......... .......... .......... 3% 183M 16s Step #1: 70800K .......... .......... .......... .......... .......... 3% 193M 16s Step #1: 70850K .......... .......... .......... .......... .......... 3% 213M 16s Step #1: 70900K .......... .......... .......... .......... .......... 3% 210M 16s Step #1: 70950K .......... .......... .......... .......... .......... 3% 180M 16s Step #1: 71000K .......... .......... .......... .......... .......... 3% 121M 16s Step #1: 71050K .......... .......... .......... .......... .......... 3% 182M 16s Step #1: 71100K .......... .......... .......... .......... .......... 3% 185M 16s Step #1: 71150K .......... .......... .......... .......... .......... 3% 157M 16s Step #1: 71200K .......... .......... .......... .......... .......... 3% 208M 16s Step #1: 71250K .......... .......... .......... .......... .......... 3% 219M 16s Step #1: 71300K .......... .......... .......... .......... .......... 3% 206M 16s Step #1: 71350K .......... .......... .......... .......... .......... 3% 176M 16s Step #1: 71400K .......... .......... .......... .......... .......... 3% 214M 16s Step #1: 71450K .......... .......... .......... .......... .......... 3% 219M 16s Step #1: 71500K .......... .......... .......... .......... .......... 3% 224M 16s Step #1: 71550K .......... .......... .......... .......... .......... 3% 177M 16s Step #1: 71600K .......... .......... .......... .......... .......... 3% 213M 16s Step #1: 71650K .......... .......... .......... .......... .......... 3% 210M 16s Step #1: 71700K .......... .......... .......... .......... .......... 3% 202M 16s Step #1: 71750K .......... .......... .......... .......... .......... 3% 181M 16s Step #1: 71800K .......... .......... .......... .......... .......... 3% 200M 16s Step #1: 71850K .......... .......... .......... .......... .......... 3% 185M 16s Step #1: 71900K .......... .......... .......... .......... .......... 3% 212M 16s Step #1: 71950K .......... .......... .......... .......... .......... 3% 174M 16s Step #1: 72000K .......... .......... .......... .......... .......... 3% 212M 16s Step #1: 72050K .......... .......... .......... .......... .......... 3% 210M 16s Step #1: 72100K .......... .......... .......... .......... .......... 3% 201M 16s Step #1: 72150K .......... .......... .......... .......... .......... 3% 119M 16s Step #1: 72200K .......... .......... .......... .......... .......... 3% 112M 16s Step #1: 72250K .......... .......... .......... .......... .......... 3% 132M 16s Step #1: 72300K .......... .......... .......... .......... .......... 3% 107M 16s Step #1: 72350K .......... .......... .......... .......... .......... 3% 83.8M 16s Step #1: 72400K .......... .......... .......... .......... .......... 3% 210M 16s Step #1: 72450K .......... .......... .......... .......... .......... 3% 170M 16s Step #1: 72500K .......... .......... .......... .......... .......... 3% 146M 16s Step #1: 72550K .......... .......... .......... .......... .......... 3% 126M 16s Step #1: 72600K .......... .......... .......... .......... .......... 3% 190M 16s Step #1: 72650K .......... .......... .......... .......... .......... 3% 194M 16s Step #1: 72700K .......... .......... .......... .......... .......... 3% 207M 16s Step #1: 72750K .......... .......... .......... .......... .......... 3% 177M 16s Step #1: 72800K .......... .......... .......... .......... .......... 3% 205M 16s Step #1: 72850K .......... .......... .......... .......... .......... 3% 176M 16s Step #1: 72900K .......... .......... .......... .......... .......... 3% 209M 16s Step #1: 72950K .......... .......... .......... .......... .......... 3% 164M 16s Step #1: 73000K .......... .......... .......... .......... .......... 3% 203M 16s Step #1: 73050K .......... .......... .......... .......... .......... 3% 193M 16s Step #1: 73100K .......... .......... .......... .......... .......... 3% 203M 16s Step #1: 73150K .......... .......... .......... .......... .......... 3% 159M 16s Step #1: 73200K .......... .......... .......... .......... .......... 3% 203M 16s Step #1: 73250K .......... .......... .......... .......... .......... 3% 206M 16s Step #1: 73300K .......... .......... .......... .......... .......... 3% 206M 16s Step #1: 73350K .......... .......... .......... .......... .......... 3% 191M 16s Step #1: 73400K .......... .......... .......... .......... .......... 3% 196M 16s Step #1: 73450K .......... .......... .......... .......... .......... 3% 193M 16s Step #1: 73500K .......... .......... .......... .......... .......... 3% 210M 16s Step #1: 73550K .......... .......... .......... .......... .......... 3% 179M 16s Step #1: 73600K .......... .......... .......... .......... .......... 3% 209M 16s Step #1: 73650K .......... .......... .......... .......... .......... 3% 197M 16s Step #1: 73700K .......... .......... .......... .......... .......... 3% 199M 16s Step #1: 73750K .......... .......... .......... .......... .......... 3% 184M 16s Step #1: 73800K .......... .......... .......... .......... .......... 3% 198M 16s Step #1: 73850K .......... .......... .......... .......... .......... 3% 197M 16s Step #1: 73900K .......... .......... .......... .......... .......... 3% 204M 16s Step #1: 73950K .......... .......... .......... .......... .......... 3% 106M 16s Step #1: 74000K .......... .......... .......... .......... .......... 3% 136M 16s Step #1: 74050K .......... .......... .......... .......... .......... 3% 125M 16s Step #1: 74100K .......... .......... .......... .......... .......... 3% 97.1M 16s Step #1: 74150K .......... .......... .......... .......... .......... 3% 105M 16s Step #1: 74200K .......... .......... .......... .......... .......... 3% 200M 16s Step #1: 74250K .......... .......... .......... .......... .......... 3% 134M 16s Step #1: 74300K .......... .......... .......... .......... .......... 3% 178M 16s Step #1: 74350K .......... .......... .......... .......... .......... 3% 171M 16s Step #1: 74400K .......... .......... .......... .......... .......... 3% 195M 16s Step #1: 74450K .......... .......... .......... .......... .......... 3% 204M 16s Step #1: 74500K .......... .......... .......... .......... .......... 3% 198M 16s Step #1: 74550K .......... .......... .......... .......... .......... 3% 187M 16s Step #1: 74600K .......... .......... .......... .......... .......... 3% 204M 16s Step #1: 74650K .......... .......... .......... .......... .......... 3% 193M 16s Step #1: 74700K .......... .......... .......... .......... .......... 3% 222M 16s Step #1: 74750K .......... .......... .......... .......... .......... 3% 188M 16s Step #1: 74800K .......... .......... .......... .......... .......... 3% 207M 16s Step #1: 74850K .......... .......... .......... .......... .......... 3% 217M 16s Step #1: 74900K .......... .......... .......... .......... .......... 3% 196M 16s Step #1: 74950K .......... .......... .......... .......... .......... 3% 184M 16s Step #1: 75000K .......... .......... .......... .......... .......... 3% 218M 16s Step #1: 75050K .......... .......... .......... .......... .......... 3% 202M 16s Step #1: 75100K .......... .......... .......... .......... .......... 3% 205M 16s Step #1: 75150K .......... .......... .......... .......... .......... 3% 180M 16s Step #1: 75200K .......... .......... .......... .......... .......... 3% 195M 16s Step #1: 75250K .......... .......... .......... .......... .......... 3% 202M 16s Step #1: 75300K .......... .......... .......... .......... .......... 3% 218M 16s Step #1: 75350K .......... .......... .......... .......... .......... 3% 190M 16s Step #1: 75400K .......... .......... .......... .......... .......... 3% 227M 16s Step #1: 75450K .......... .......... .......... .......... .......... 3% 193M 16s Step #1: 75500K .......... .......... .......... .......... .......... 3% 215M 16s Step #1: 75550K .......... .......... .......... .......... .......... 3% 181M 16s Step #1: 75600K .......... .......... .......... .......... .......... 3% 217M 16s Step #1: 75650K .......... .......... .......... .......... .......... 3% 202M 16s Step #1: 75700K .......... .......... .......... .......... .......... 3% 198M 16s Step #1: 75750K .......... .......... .......... .......... .......... 3% 191M 16s Step #1: 75800K .......... .......... .......... .......... .......... 3% 208M 16s Step #1: 75850K .......... .......... .......... .......... .......... 3% 142M 16s Step #1: 75900K .......... .......... .......... .......... .......... 3% 106M 16s Step #1: 75950K .......... .......... .......... .......... .......... 3% 88.6M 16s Step #1: 76000K .......... .......... .......... .......... .......... 3% 115M 16s Step #1: 76050K .......... .......... .......... .......... .......... 3% 177M 16s Step #1: 76100K .......... .......... .......... .......... .......... 3% 154M 16s Step #1: 76150K .......... .......... .......... .......... .......... 3% 159M 16s Step #1: 76200K .......... .......... .......... .......... .......... 3% 177M 16s Step #1: 76250K .......... .......... .......... .......... .......... 3% 200M 16s Step #1: 76300K .......... .......... .......... .......... .......... 3% 213M 16s Step #1: 76350K .......... .......... .......... .......... .......... 3% 177M 16s Step #1: 76400K .......... .......... .......... .......... .......... 3% 216M 16s Step #1: 76450K .......... .......... .......... .......... .......... 3% 206M 16s Step #1: 76500K .......... .......... .......... .......... .......... 3% 209M 16s Step #1: 76550K .......... .......... .......... .......... .......... 3% 189M 16s Step #1: 76600K .......... .......... .......... .......... .......... 3% 211M 16s Step #1: 76650K .......... .......... .......... .......... .......... 3% 217M 16s Step #1: 76700K .......... .......... .......... .......... .......... 3% 198M 16s Step #1: 76750K .......... .......... .......... .......... .......... 3% 180M 16s Step #1: 76800K .......... .......... .......... .......... .......... 3% 201M 16s Step #1: 76850K .......... .......... .......... .......... .......... 3% 201M 16s Step #1: 76900K .......... .......... .......... .......... .......... 3% 208M 16s Step #1: 76950K .......... .......... .......... .......... .......... 3% 199M 16s Step #1: 77000K .......... .......... .......... .......... .......... 3% 191M 16s Step #1: 77050K .......... .......... .......... .......... .......... 3% 210M 16s Step #1: 77100K .......... .......... .......... .......... .......... 3% 222M 16s Step #1: 77150K .......... .......... .......... .......... .......... 3% 183M 16s Step #1: 77200K .......... .......... .......... .......... .......... 3% 199M 16s Step #1: 77250K .......... .......... .......... .......... .......... 3% 209M 16s Step #1: 77300K .......... .......... .......... .......... .......... 3% 206M 16s Step #1: 77350K .......... .......... .......... .......... .......... 3% 191M 16s Step #1: 77400K .......... .......... .......... .......... .......... 3% 223M 16s Step #1: 77450K .......... .......... .......... .......... .......... 3% 223M 16s Step #1: 77500K .......... .......... .......... .......... .......... 3% 212M 16s Step #1: 77550K .......... .......... .......... .......... .......... 3% 181M 16s Step #1: 77600K .......... .......... .......... .......... .......... 3% 201M 16s Step #1: 77650K .......... .......... .......... .......... .......... 3% 210M 16s Step #1: 77700K .......... .......... .......... .......... .......... 3% 202M 16s Step #1: 77750K .......... .......... .......... .......... .......... 3% 181M 16s Step #1: 77800K .......... .......... .......... .......... .......... 3% 120M 16s Step #1: 77850K .......... .......... .......... .......... .......... 3% 95.9M 16s Step #1: 77900K .......... .......... .......... .......... .......... 3% 128M 16s Step #1: 77950K .......... .......... .......... .......... .......... 3% 131M 16s Step #1: 78000K .......... .......... .......... .......... .......... 3% 123M 16s Step #1: 78050K .......... .......... .......... .......... .......... 3% 140M 16s Step #1: 78100K .......... .......... .......... .......... .......... 3% 187M 16s Step #1: 78150K .......... .......... .......... .......... .......... 3% 197M 16s Step #1: 78200K .......... .......... .......... .......... .......... 3% 220M 16s Step #1: 78250K .......... .......... .......... .......... .......... 3% 170M 16s Step #1: 78300K .......... .......... .......... .......... .......... 3% 216M 16s Step #1: 78350K .......... .......... .......... .......... .......... 3% 175M 16s Step #1: 78400K .......... .......... .......... .......... .......... 3% 210M 16s Step #1: 78450K .......... .......... .......... .......... .......... 3% 215M 16s Step #1: 78500K .......... .......... .......... .......... .......... 3% 197M 16s Step #1: 78550K .......... .......... .......... .......... .......... 3% 182M 16s Step #1: 78600K .......... .......... .......... .......... .......... 3% 207M 16s Step #1: 78650K .......... .......... .......... .......... .......... 3% 216M 16s Step #1: 78700K .......... .......... .......... .......... .......... 3% 219M 16s Step #1: 78750K .......... .......... .......... .......... .......... 3% 175M 16s Step #1: 78800K .......... .......... .......... .......... .......... 3% 207M 16s Step #1: 78850K .......... .......... .......... .......... .......... 3% 206M 16s Step #1: 78900K .......... .......... .......... .......... .......... 3% 205M 16s Step #1: 78950K .......... .......... .......... .......... .......... 3% 191M 16s Step #1: 79000K .......... .......... .......... .......... .......... 3% 209M 16s Step #1: 79050K .......... .......... .......... .......... .......... 3% 200M 16s Step #1: 79100K .......... .......... .......... .......... .......... 3% 207M 16s Step #1: 79150K .......... .......... .......... .......... .......... 3% 181M 16s Step #1: 79200K .......... .......... .......... .......... .......... 3% 217M 16s Step #1: 79250K .......... .......... .......... .......... .......... 3% 191M 16s Step #1: 79300K .......... .......... .......... .......... .......... 3% 226M 16s Step #1: 79350K .......... .......... .......... .......... .......... 3% 184M 16s Step #1: 79400K .......... .......... .......... .......... .......... 3% 217M 16s Step #1: 79450K .......... .......... .......... .......... .......... 3% 211M 16s Step #1: 79500K .......... .......... .......... .......... .......... 3% 211M 16s Step #1: 79550K .......... .......... .......... .......... .......... 3% 157M 16s Step #1: 79600K .......... .......... .......... .......... .......... 3% 208M 16s Step #1: 79650K .......... .......... .......... .......... .......... 3% 206M 16s Step #1: 79700K .......... .......... .......... .......... .......... 3% 113M 16s Step #1: 79750K .......... .......... .......... .......... .......... 3% 83.5M 16s Step #1: 79800K .......... .......... .......... .......... .......... 3% 104M 16s Step #1: 79850K .......... .......... .......... .......... .......... 3% 113M 16s Step #1: 79900K .......... .......... .......... .......... .......... 3% 158M 16s Step #1: 79950K .......... .......... .......... .......... .......... 3% 154M 16s Step #1: 80000K .......... .......... .......... .......... .......... 3% 164M 16s Step #1: 80050K .......... .......... .......... .......... .......... 3% 215M 16s Step #1: 80100K .......... .......... .......... .......... .......... 3% 217M 16s Step #1: 80150K .......... .......... .......... .......... .......... 3% 176M 16s Step #1: 80200K .......... .......... .......... .......... .......... 3% 210M 16s Step #1: 80250K .......... .......... .......... .......... .......... 3% 225M 16s Step #1: 80300K .......... .......... .......... .......... .......... 3% 199M 16s Step #1: 80350K .......... .......... .......... .......... .......... 3% 183M 16s Step #1: 80400K .......... .......... .......... .......... .......... 3% 209M 16s Step #1: 80450K .......... .......... .......... .......... .......... 3% 202M 16s Step #1: 80500K .......... .......... .......... .......... .......... 3% 212M 16s Step #1: 80550K .......... .......... .......... .......... .......... 3% 178M 16s Step #1: 80600K .......... .......... .......... .......... .......... 3% 207M 16s Step #1: 80650K .......... .......... .......... .......... .......... 3% 218M 16s Step #1: 80700K .......... .......... .......... .......... .......... 3% 228M 16s Step #1: 80750K .......... .......... .......... .......... .......... 3% 178M 16s Step #1: 80800K .......... .......... .......... .......... .......... 3% 214M 16s Step #1: 80850K .......... .......... .......... .......... .......... 3% 212M 16s Step #1: 80900K .......... .......... .......... .......... .......... 3% 216M 16s Step #1: 80950K .......... .......... .......... .......... .......... 3% 189M 16s Step #1: 81000K .......... .......... .......... .......... .......... 3% 221M 16s Step #1: 81050K .......... .......... .......... .......... .......... 3% 201M 16s Step #1: 81100K .......... .......... .......... .......... .......... 3% 220M 16s Step #1: 81150K .......... .......... .......... .......... .......... 3% 191M 16s Step #1: 81200K .......... .......... .......... .......... .......... 3% 204M 16s Step #1: 81250K .......... .......... .......... .......... .......... 3% 226M 16s Step #1: 81300K .......... .......... .......... .......... .......... 3% 187M 16s Step #1: 81350K .......... .......... .......... .......... .......... 3% 205M 16s Step #1: 81400K .......... .......... .......... .......... .......... 3% 216M 16s Step #1: 81450K .......... .......... .......... .......... .......... 3% 215M 16s Step #1: 81500K .......... .......... .......... .......... .......... 3% 223M 16s Step #1: 81550K .......... .......... .......... .......... .......... 3% 199M 16s Step #1: 81600K .......... .......... .......... .......... .......... 3% 135M 16s Step #1: 81650K .......... .......... .......... .......... .......... 3% 174M 16s Step #1: 81700K .......... .......... .......... .......... .......... 3% 112M 16s Step #1: 81750K .......... .......... .......... .......... .......... 3% 110M 16s Step #1: 81800K .......... .......... .......... .......... .......... 3% 109M 16s Step #1: 81850K .......... .......... .......... .......... .......... 3% 138M 16s Step #1: 81900K .......... .......... .......... .......... .......... 3% 131M 16s Step #1: 81950K .......... .......... .......... .......... .......... 3% 178M 16s Step #1: 82000K .......... .......... .......... .......... .......... 3% 210M 16s Step #1: 82050K .......... .......... .......... .......... .......... 3% 207M 16s Step #1: 82100K .......... .......... .......... .......... .......... 3% 206M 16s Step #1: 82150K .......... .......... .......... .......... .......... 3% 184M 16s Step #1: 82200K .......... .......... .......... .......... .......... 3% 222M 16s Step #1: 82250K .......... .......... .......... .......... .......... 3% 219M 16s Step #1: 82300K .......... .......... .......... .......... .......... 3% 220M 16s Step #1: 82350K .......... .......... .......... .......... .......... 3% 183M 16s Step #1: 82400K .......... .......... .......... .......... .......... 3% 218M 16s Step #1: 82450K .......... .......... .......... .......... .......... 3% 207M 16s Step #1: 82500K .......... .......... .......... .......... .......... 3% 193M 16s Step #1: 82550K .......... .......... .......... .......... .......... 3% 182M 16s Step #1: 82600K .......... .......... .......... .......... .......... 3% 205M 16s Step #1: 82650K .......... .......... .......... .......... .......... 3% 217M 16s Step #1: 82700K .......... .......... .......... .......... .......... 3% 213M 16s Step #1: 82750K .......... .......... .......... .......... .......... 3% 171M 16s Step #1: 82800K .......... .......... .......... .......... .......... 3% 205M 16s Step #1: 82850K .......... .......... .......... .......... .......... 3% 199M 16s Step #1: 82900K .......... .......... .......... .......... .......... 3% 218M 16s Step #1: 82950K .......... .......... .......... .......... .......... 3% 188M 16s Step #1: 83000K .......... .......... .......... .......... .......... 3% 227M 16s Step #1: 83050K .......... .......... .......... .......... .......... 3% 213M 16s Step #1: 83100K .......... .......... .......... .......... .......... 3% 199M 16s Step #1: 83150K .......... .......... .......... .......... .......... 3% 189M 16s Step #1: 83200K .......... .......... .......... .......... .......... 3% 206M 16s Step #1: 83250K .......... .......... .......... .......... .......... 3% 202M 16s Step #1: 83300K .......... .......... .......... .......... .......... 3% 209M 16s Step #1: 83350K .......... .......... .......... .......... .......... 3% 204M 16s Step #1: 83400K .......... .......... .......... .......... .......... 3% 189M 16s Step #1: 83450K .......... .......... .......... .......... .......... 3% 202M 16s Step #1: 83500K .......... .......... .......... .......... .......... 3% 209M 16s Step #1: 83550K .......... .......... .......... .......... .......... 3% 77.6M 16s Step #1: 83600K .......... .......... .......... .......... .......... 3% 104M 16s Step #1: 83650K .......... .......... .......... .......... .......... 3% 141M 16s Step #1: 83700K .......... .......... .......... .......... .......... 3% 115M 16s Step #1: 83750K .......... .......... .......... .......... .......... 3% 119M 16s Step #1: 83800K .......... .......... .......... .......... .......... 3% 154M 16s Step #1: 83850K .......... .......... .......... .......... .......... 3% 206M 16s Step #1: 83900K .......... .......... .......... .......... .......... 3% 201M 16s Step #1: 83950K .......... .......... .......... .......... .......... 3% 175M 16s Step #1: 84000K .......... .......... .......... .......... .......... 3% 209M 16s Step #1: 84050K .......... .......... .......... .......... .......... 3% 187M 16s Step #1: 84100K .......... .......... .......... .......... .......... 3% 219M 16s Step #1: 84150K .......... .......... .......... .......... .......... 3% 167M 16s Step #1: 84200K .......... .......... .......... .......... .......... 3% 211M 16s Step #1: 84250K .......... .......... .......... .......... .......... 3% 200M 16s Step #1: 84300K .......... .......... .......... .......... .......... 3% 201M 16s Step #1: 84350K .......... .......... .......... .......... .......... 3% 183M 16s Step #1: 84400K .......... .......... .......... .......... .......... 3% 211M 16s Step #1: 84450K .......... .......... .......... .......... .......... 3% 216M 16s Step #1: 84500K .......... .......... .......... .......... .......... 3% 220M 16s Step #1: 84550K .......... .......... .......... .......... .......... 3% 191M 15s Step #1: 84600K .......... .......... .......... .......... .......... 3% 218M 15s Step #1: 84650K .......... .......... .......... .......... .......... 3% 205M 15s Step #1: 84700K .......... .......... .......... .......... .......... 3% 213M 15s Step #1: 84750K .......... .......... .......... .......... .......... 3% 187M 15s Step #1: 84800K .......... .......... .......... .......... .......... 3% 204M 15s Step #1: 84850K .......... .......... .......... .......... .......... 3% 212M 15s Step #1: 84900K .......... .......... .......... .......... .......... 3% 216M 15s Step #1: 84950K .......... .......... .......... .......... .......... 3% 194M 15s Step #1: 85000K .......... .......... .......... .......... .......... 3% 210M 15s Step #1: 85050K .......... .......... .......... .......... .......... 3% 218M 15s Step #1: 85100K .......... .......... .......... .......... .......... 3% 219M 15s Step #1: 85150K .......... .......... .......... .......... .......... 3% 178M 15s Step #1: 85200K .......... .......... .......... .......... .......... 3% 222M 15s Step #1: 85250K .......... .......... .......... .......... .......... 3% 228M 15s Step #1: 85300K .......... .......... .......... .......... .......... 3% 200M 15s Step #1: 85350K .......... .......... .......... .......... .......... 3% 189M 15s Step #1: 85400K .......... .......... .......... .......... .......... 3% 126M 15s Step #1: 85450K .......... .......... .......... .......... .......... 3% 138M 15s Step #1: 85500K .......... .......... .......... .......... .......... 3% 119M 15s Step #1: 85550K .......... .......... .......... .......... .......... 3% 96.3M 15s Step #1: 85600K .......... .......... .......... .......... .......... 3% 131M 15s Step #1: 85650K .......... .......... .......... .......... .......... 3% 112M 15s Step #1: 85700K .......... .......... .......... .......... .......... 3% 191M 15s Step #1: 85750K .......... .......... .......... .......... .......... 3% 179M 15s Step #1: 85800K .......... .......... .......... .......... .......... 3% 201M 15s Step #1: 85850K .......... .......... .......... .......... .......... 3% 210M 15s Step #1: 85900K .......... .......... .......... .......... .......... 3% 209M 15s Step #1: 85950K .......... .......... .......... .......... .......... 3% 175M 15s Step #1: 86000K .......... .......... .......... .......... .......... 3% 213M 15s Step #1: 86050K .......... .......... .......... .......... .......... 3% 210M 15s Step #1: 86100K .......... .......... .......... .......... .......... 3% 203M 15s Step #1: 86150K .......... .......... .......... .......... .......... 3% 182M 15s Step #1: 86200K .......... .......... .......... .......... .......... 3% 184M 15s Step #1: 86250K .......... .......... .......... .......... .......... 3% 219M 15s Step #1: 86300K .......... .......... .......... .......... .......... 3% 209M 15s Step #1: 86350K .......... .......... .......... .......... .......... 3% 177M 15s Step #1: 86400K .......... .......... .......... .......... .......... 3% 211M 15s Step #1: 86450K .......... .......... .......... .......... .......... 3% 190M 15s Step #1: 86500K .......... .......... .......... .......... .......... 3% 231M 15s Step #1: 86550K .......... .......... .......... .......... .......... 3% 203M 15s Step #1: 86600K .......... .......... .......... .......... .......... 3% 224M 15s Step #1: 86650K .......... .......... .......... .......... .......... 3% 229M 15s Step #1: 86700K .......... .......... .......... .......... .......... 3% 218M 15s Step #1: 86750K .......... .......... .......... .......... .......... 3% 196M 15s Step #1: 86800K .......... .......... .......... .......... .......... 3% 222M 15s Step #1: 86850K .......... .......... .......... .......... .......... 3% 232M 15s Step #1: 86900K .......... .......... .......... .......... .......... 3% 234M 15s Step #1: 86950K .......... .......... .......... .......... .......... 3% 181M 15s Step #1: 87000K .......... .......... .......... .......... .......... 3% 220M 15s Step #1: 87050K .......... .......... .......... .......... .......... 3% 224M 15s Step #1: 87100K .......... .......... .......... .......... .......... 3% 225M 15s Step #1: 87150K .......... .......... .......... .......... .......... 3% 199M 15s Step #1: 87200K .......... .......... .......... .......... .......... 3% 219M 15s Step #1: 87250K .......... .......... .......... .......... .......... 3% 225M 15s Step #1: 87300K .......... .......... .......... .......... .......... 3% 209M 15s Step #1: 87350K .......... .......... .......... .......... .......... 3% 121M 15s Step #1: 87400K .......... .......... .......... .......... .......... 3% 115M 15s Step #1: 87450K .......... .......... .......... .......... .......... 3% 110M 15s Step #1: 87500K .......... .......... .......... .......... .......... 3% 104M 15s Step #1: 87550K .......... .......... .......... .......... .......... 3% 112M 15s Step #1: 87600K .......... .......... .......... .......... .......... 3% 123M 15s Step #1: 87650K .......... .......... .......... .......... .......... 3% 215M 15s Step #1: 87700K .......... .......... .......... .......... .......... 3% 196M 15s Step #1: 87750K .......... .......... .......... .......... .......... 3% 192M 15s Step #1: 87800K .......... .......... .......... .......... .......... 3% 208M 15s Step #1: 87850K .......... .......... .......... .......... .......... 3% 214M 15s Step #1: 87900K .......... .......... .......... .......... .......... 3% 218M 15s Step #1: 87950K .......... .......... .......... .......... .......... 3% 196M 15s Step #1: 88000K .......... .......... .......... .......... .......... 3% 207M 15s Step #1: 88050K .......... .......... .......... .......... .......... 3% 215M 15s Step #1: 88100K .......... .......... .......... .......... .......... 3% 212M 15s Step #1: 88150K .......... .......... .......... .......... .......... 3% 194M 15s Step #1: 88200K .......... .......... .......... .......... .......... 3% 200M 15s Step #1: 88250K .......... .......... .......... .......... .......... 3% 205M 15s Step #1: 88300K .......... .......... .......... .......... .......... 3% 205M 15s Step #1: 88350K .......... .......... .......... .......... .......... 3% 182M 15s Step #1: 88400K .......... .......... .......... .......... .......... 3% 211M 15s Step #1: 88450K .......... .......... .......... .......... .......... 3% 224M 15s Step #1: 88500K .......... .......... .......... .......... .......... 3% 212M 15s Step #1: 88550K .......... .......... .......... .......... .......... 3% 198M 15s Step #1: 88600K .......... .......... .......... .......... .......... 3% 208M 15s Step #1: 88650K .......... .......... .......... .......... .......... 3% 201M 15s Step #1: 88700K .......... .......... .......... .......... .......... 3% 222M 15s Step #1: 88750K .......... .......... .......... .......... .......... 3% 163M 15s Step #1: 88800K .......... .......... .......... .......... .......... 3% 219M 15s Step #1: 88850K .......... .......... .......... .......... .......... 3% 206M 15s Step #1: 88900K .......... .......... .......... .......... .......... 3% 216M 15s Step #1: 88950K .......... .......... .......... .......... .......... 3% 190M 15s Step #1: 89000K .......... .......... .......... .......... .......... 3% 195M 15s Step #1: 89050K .......... .......... .......... .......... .......... 3% 206M 15s Step #1: 89100K .......... .......... .......... .......... .......... 3% 208M 15s Step #1: 89150K .......... .......... .......... .......... .......... 3% 183M 15s Step #1: 89200K .......... .......... .......... .......... .......... 3% 210M 15s Step #1: 89250K .......... .......... .......... .......... .......... 3% 136M 15s Step #1: 89300K .......... .......... .......... .......... .......... 3% 115M 15s Step #1: 89350K .......... .......... .......... .......... .......... 3% 118M 15s Step #1: 89400K .......... .......... .......... .......... .......... 3% 138M 15s Step #1: 89450K .......... .......... .......... .......... .......... 3% 106M 15s Step #1: 89500K .......... .......... .......... .......... .......... 3% 129M 15s Step #1: 89550K .......... .......... .......... .......... .......... 3% 107M 15s Step #1: 89600K .......... .......... .......... .......... .......... 3% 205M 15s Step #1: 89650K .......... .......... .......... .......... .......... 3% 202M 15s Step #1: 89700K .......... .......... .......... .......... .......... 3% 201M 15s Step #1: 89750K .......... .......... .......... .......... .......... 3% 189M 15s Step #1: 89800K .......... .......... .......... .......... .......... 3% 197M 15s Step #1: 89850K .......... .......... .......... .......... .......... 3% 208M 15s Step #1: 89900K .......... .......... .......... .......... .......... 3% 198M 15s Step #1: 89950K .......... .......... .......... .......... .......... 3% 182M 15s Step #1: 90000K .......... .......... .......... .......... .......... 3% 194M 15s Step #1: 90050K .......... .......... .......... .......... .......... 3% 228M 15s Step #1: 90100K .......... .......... .......... .......... .......... 4% 219M 15s Step #1: 90150K .......... .......... .......... .......... .......... 4% 198M 15s Step #1: 90200K .......... .......... .......... .......... .......... 4% 211M 15s Step #1: 90250K .......... .......... .......... .......... .......... 4% 211M 15s Step #1: 90300K .......... .......... .......... .......... .......... 4% 201M 15s Step #1: 90350K .......... .......... .......... .......... .......... 4% 176M 15s Step #1: 90400K .......... .......... .......... .......... .......... 4% 209M 15s Step #1: 90450K .......... .......... .......... .......... .......... 4% 205M 15s Step #1: 90500K .......... .......... .......... .......... .......... 4% 219M 15s Step #1: 90550K .......... .......... .......... .......... .......... 4% 194M 15s Step #1: 90600K .......... .......... .......... .......... .......... 4% 213M 15s Step #1: 90650K .......... .......... .......... .......... .......... 4% 210M 15s Step #1: 90700K .......... .......... .......... .......... .......... 4% 210M 15s Step #1: 90750K .......... .......... .......... .......... .......... 4% 176M 15s Step #1: 90800K .......... .......... .......... .......... .......... 4% 195M 15s Step #1: 90850K .......... .......... .......... .......... .......... 4% 201M 15s Step #1: 90900K .......... .......... .......... .......... .......... 4% 202M 15s Step #1: 90950K .......... .......... .......... .......... .......... 4% 177M 15s Step #1: 91000K .......... .......... .......... .......... .......... 4% 207M 15s Step #1: 91050K .......... .......... .......... .......... .......... 4% 190M 15s Step #1: 91100K .......... .......... .......... .......... .......... 4% 141M 15s Step #1: 91150K .......... .......... .......... .......... .......... 4% 100M 15s Step #1: 91200K .......... .......... .......... .......... .......... 4% 118M 15s Step #1: 91250K .......... .......... .......... .......... .......... 4% 115M 15s Step #1: 91300K .......... .......... .......... .......... .......... 4% 118M 15s Step #1: 91350K .......... .......... .......... .......... .......... 4% 115M 15s Step #1: 91400K .......... .......... .......... .......... .......... 4% 150M 15s Step #1: 91450K .......... .......... .......... .......... .......... 4% 170M 15s Step #1: 91500K .......... .......... .......... .......... .......... 4% 203M 15s Step #1: 91550K .......... .......... .......... .......... .......... 4% 161M 15s Step #1: 91600K .......... .......... .......... .......... .......... 4% 203M 15s Step #1: 91650K .......... .......... .......... .......... .......... 4% 199M 15s Step #1: 91700K .......... .......... .......... .......... .......... 4% 210M 15s Step #1: 91750K .......... .......... .......... .......... .......... 4% 184M 15s Step #1: 91800K .......... .......... .......... .......... .......... 4% 190M 15s Step #1: 91850K .......... .......... .......... .......... .......... 4% 203M 15s Step #1: 91900K .......... .......... .......... .......... .......... 4% 201M 15s Step #1: 91950K .......... .......... .......... .......... .......... 4% 176M 15s Step #1: 92000K .......... .......... .......... .......... .......... 4% 207M 15s Step #1: 92050K .......... .......... .......... .......... .......... 4% 188M 15s Step #1: 92100K .......... .......... .......... .......... .......... 4% 207M 15s Step #1: 92150K .......... .......... .......... .......... .......... 4% 181M 15s Step #1: 92200K .......... .......... .......... .......... .......... 4% 207M 15s Step #1: 92250K .......... .......... .......... .......... .......... 4% 204M 15s Step #1: 92300K .......... .......... .......... .......... .......... 4% 208M 15s Step #1: 92350K .......... .......... .......... .......... .......... 4% 168M 15s Step #1: 92400K .......... .......... .......... .......... .......... 4% 221M 15s Step #1: 92450K .......... .......... .......... .......... .......... 4% 200M 15s Step #1: 92500K .......... .......... .......... .......... .......... 4% 209M 15s Step #1: 92550K .......... .......... .......... .......... .......... 4% 184M 15s Step #1: 92600K .......... .......... .......... .......... .......... 4% 193M 15s Step #1: 92650K .......... .......... .......... .......... .......... 4% 203M 15s Step #1: 92700K .......... .......... .......... .......... .......... 4% 206M 15s Step #1: 92750K .......... .......... .......... .......... .......... 4% 174M 15s Step #1: 92800K .......... .......... .......... .......... .......... 4% 208M 15s Step #1: 92850K .......... .......... .......... .......... .......... 4% 187M 15s Step #1: 92900K .......... .......... .......... .......... .......... 4% 205M 15s Step #1: 92950K .......... .......... .......... .......... .......... 4% 108M 15s Step #1: 93000K .......... .......... .......... .......... .......... 4% 96.3M 15s Step #1: 93050K .......... .......... .......... .......... .......... 4% 98.3M 15s Step #1: 93100K .......... .......... .......... .......... .......... 4% 112M 15s Step #1: 93150K .......... .......... .......... .......... .......... 4% 142M 15s Step #1: 93200K .......... .......... .......... .......... .......... 4% 159M 15s Step #1: 93250K .......... .......... .......... .......... .......... 4% 143M 15s Step #1: 93300K .......... .......... .......... .......... .......... 4% 206M 15s Step #1: 93350K .......... .......... .......... .......... .......... 4% 166M 15s Step #1: 93400K .......... .......... .......... .......... .......... 4% 204M 15s Step #1: 93450K .......... .......... .......... .......... .......... 4% 186M 15s Step #1: 93500K .......... .......... .......... .......... .......... 4% 199M 15s Step #1: 93550K .......... .......... .......... .......... .......... 4% 171M 15s Step #1: 93600K .......... .......... .......... .......... .......... 4% 189M 15s Step #1: 93650K .......... .......... .......... .......... .......... 4% 211M 15s Step #1: 93700K .......... .......... .......... .......... .......... 4% 202M 15s Step #1: 93750K .......... .......... .......... .......... .......... 4% 188M 15s Step #1: 93800K .......... .......... .......... .......... .......... 4% 210M 15s Step #1: 93850K .......... .......... .......... .......... .......... 4% 195M 15s Step #1: 93900K .......... .......... .......... .......... .......... 4% 212M 15s Step #1: 93950K .......... .......... .......... .......... .......... 4% 181M 15s Step #1: 94000K .......... .......... .......... .......... .......... 4% 203M 15s Step #1: 94050K .......... .......... .......... .......... .......... 4% 222M 15s Step #1: 94100K .......... .......... .......... .......... .......... 4% 201M 15s Step #1: 94150K .......... .......... .......... .......... .......... 4% 188M 15s Step #1: 94200K .......... .......... .......... .......... .......... 4% 206M 15s Step #1: 94250K .......... .......... .......... .......... .......... 4% 223M 15s Step #1: 94300K .......... .......... .......... .......... .......... 4% 208M 15s Step #1: 94350K .......... .......... .......... .......... .......... 4% 180M 15s Step #1: 94400K .......... .......... .......... .......... .......... 4% 190M 15s Step #1: 94450K .......... .......... .......... .......... .......... 4% 210M 15s Step #1: 94500K .......... .......... .......... .......... .......... 4% 227M 15s Step #1: 94550K .......... .......... .......... .......... .......... 4% 208M 15s Step #1: 94600K .......... .......... .......... .......... .......... 4% 249M 15s Step #1: 94650K .......... .......... .......... .......... .......... 4% 231M 15s Step #1: 94700K .......... .......... .......... .......... .......... 4% 228M 15s Step #1: 94750K .......... .......... .......... .......... .......... 4% 175M 15s Step #1: 94800K .......... .......... .......... .......... .......... 4% 119M 15s Step #1: 94850K .......... .......... .......... .......... .......... 4% 104M 15s Step #1: 94900K .......... .......... .......... .......... .......... 4% 106M 15s Step #1: 94950K .......... .......... .......... .......... .......... 4% 105M 15s Step #1: 95000K .......... .......... .......... .......... .......... 4% 165M 15s Step #1: 95050K .......... .......... .......... .......... .......... 4% 209M 15s Step #1: 95100K .......... .......... .......... .......... .......... 4% 143M 15s Step #1: 95150K .......... .......... .......... .......... .......... 4% 131M 15s Step #1: 95200K .......... .......... .......... .......... .......... 4% 209M 15s Step #1: 95250K .......... .......... .......... .......... .......... 4% 210M 15s Step #1: 95300K .......... .......... .......... .......... .......... 4% 208M 15s Step #1: 95350K .......... .......... .......... .......... .......... 4% 178M 15s Step #1: 95400K .......... .......... .......... .......... .......... 4% 188M 15s Step #1: 95450K .......... .......... .......... .......... .......... 4% 209M 15s Step #1: 95500K .......... .......... .......... .......... .......... 4% 221M 15s Step #1: 95550K .......... .......... .......... .......... .......... 4% 175M 15s Step #1: 95600K .......... .......... .......... .......... .......... 4% 216M 15s Step #1: 95650K .......... .......... .......... .......... .......... 4% 199M 15s Step #1: 95700K .......... .......... .......... .......... .......... 4% 202M 15s Step #1: 95750K .......... .......... .......... .......... .......... 4% 175M 15s Step #1: 95800K .......... .......... .......... .......... .......... 4% 205M 15s Step #1: 95850K .......... .......... .......... .......... .......... 4% 191M 15s Step #1: 95900K .......... .......... .......... .......... .......... 4% 205M 15s Step #1: 95950K .......... .......... .......... .......... .......... 4% 173M 15s Step #1: 96000K .......... .......... .......... .......... .......... 4% 201M 15s Step #1: 96050K .......... .......... .......... .......... .......... 4% 200M 15s Step #1: 96100K .......... .......... .......... .......... .......... 4% 209M 15s Step #1: 96150K .......... .......... .......... .......... .......... 4% 191M 15s Step #1: 96200K .......... .......... .......... .......... .......... 4% 186M 15s Step #1: 96250K .......... .......... .......... .......... .......... 4% 202M 15s Step #1: 96300K .......... .......... .......... .......... .......... 4% 206M 15s Step #1: 96350K .......... .......... .......... .......... .......... 4% 175M 15s Step #1: 96400K .......... .......... .......... .......... .......... 4% 193M 15s Step #1: 96450K .......... .......... .......... .......... .......... 4% 214M 15s Step #1: 96500K .......... .......... .......... .......... .......... 4% 202M 15s Step #1: 96550K .......... .......... .......... .......... .......... 4% 196M 15s Step #1: 96600K .......... .......... .......... .......... .......... 4% 212M 15s Step #1: 96650K .......... .......... .......... .......... .......... 4% 132M 15s Step #1: 96700K .......... .......... .......... .......... .......... 4% 112M 15s Step #1: 96750K .......... .......... .......... .......... .......... 4% 93.2M 15s Step #1: 96800K .......... .......... .......... .......... .......... 4% 126M 15s Step #1: 96850K .......... .......... .......... .......... .......... 4% 123M 15s Step #1: 96900K .......... .......... .......... .......... .......... 4% 196M 15s Step #1: 96950K .......... .......... .......... .......... .......... 4% 173M 15s Step #1: 97000K .......... .......... .......... .......... .......... 4% 163M 15s Step #1: 97050K .......... .......... .......... .......... .......... 4% 191M 15s Step #1: 97100K .......... .......... .......... .......... .......... 4% 214M 15s Step #1: 97150K .......... .......... .......... .......... .......... 4% 177M 15s Step #1: 97200K .......... .......... .......... .......... .......... 4% 201M 15s Step #1: 97250K .......... .......... .......... .......... .......... 4% 208M 15s Step #1: 97300K .......... .......... .......... .......... .......... 4% 219M 15s Step #1: 97350K .......... .......... .......... .......... .......... 4% 193M 15s Step #1: 97400K .......... .......... .......... .......... .......... 4% 197M 15s Step #1: 97450K .......... .......... .......... .......... .......... 4% 208M 15s Step #1: 97500K .......... .......... .......... .......... .......... 4% 205M 15s Step #1: 97550K .......... .......... .......... .......... .......... 4% 181M 15s Step #1: 97600K .......... .......... .......... .......... .......... 4% 216M 15s Step #1: 97650K .......... .......... .......... .......... .......... 4% 211M 15s Step #1: 97700K .......... .......... .......... .......... .......... 4% 197M 15s Step #1: 97750K .......... .......... .......... .......... .......... 4% 201M 15s Step #1: 97800K .......... .......... .......... .......... .......... 4% 222M 15s Step #1: 97850K .......... .......... .......... .......... .......... 4% 213M 15s Step #1: 97900K .......... .......... .......... .......... .......... 4% 200M 15s Step #1: 97950K .......... .......... .......... .......... .......... 4% 170M 15s Step #1: 98000K .......... .......... .......... .......... .......... 4% 219M 15s Step #1: 98050K .......... .......... .......... .......... .......... 4% 227M 15s Step #1: 98100K .......... .......... .......... .......... .......... 4% 213M 15s Step #1: 98150K .......... .......... .......... .......... .......... 4% 189M 15s Step #1: 98200K .......... .......... .......... .......... .......... 4% 188M 15s Step #1: 98250K .......... .......... .......... .......... .......... 4% 213M 15s Step #1: 98300K .......... .......... .......... .......... .......... 4% 204M 15s Step #1: 98350K .......... .......... .......... .......... .......... 4% 177M 15s Step #1: 98400K .......... .......... .......... .......... .......... 4% 221M 15s Step #1: 98450K .......... .......... .......... .......... .......... 4% 195M 15s Step #1: 98500K .......... .......... .......... .......... .......... 4% 216M 15s Step #1: 98550K .......... .......... .......... .......... .......... 4% 122M 15s Step #1: 98600K .......... .......... .......... .......... .......... 4% 169M 15s Step #1: 98650K .......... .......... .......... .......... .......... 4% 94.2M 15s Step #1: 98700K .......... .......... .......... .......... .......... 4% 127M 15s Step #1: 98750K .......... .......... .......... .......... .......... 4% 98.4M 15s Step #1: 98800K .......... .......... .......... .......... .......... 4% 134M 15s Step #1: 98850K .......... .......... .......... .......... .......... 4% 169M 15s Step #1: 98900K .......... .......... .......... .......... .......... 4% 212M 15s Step #1: 98950K .......... .......... .......... .......... .......... 4% 190M 15s Step #1: 99000K .......... .......... .......... .......... .......... 4% 214M 15s Step #1: 99050K .......... .......... .......... .......... .......... 4% 225M 15s Step #1: 99100K .......... .......... .......... .......... .......... 4% 220M 15s Step #1: 99150K .......... .......... .......... .......... .......... 4% 183M 15s Step #1: 99200K .......... .......... .......... .......... .......... 4% 214M 15s Step #1: 99250K .......... .......... .......... .......... .......... 4% 212M 15s Step #1: 99300K .......... .......... .......... .......... .......... 4% 201M 15s Step #1: 99350K .......... .......... .......... .......... .......... 4% 190M 15s Step #1: 99400K .......... .......... .......... .......... .......... 4% 207M 15s Step #1: 99450K .......... .......... .......... .......... .......... 4% 216M 15s Step #1: 99500K .......... .......... .......... .......... .......... 4% 200M 15s Step #1: 99550K .......... .......... .......... .......... .......... 4% 180M 15s Step #1: 99600K .......... .......... .......... .......... .......... 4% 224M 15s Step #1: 99650K .......... .......... .......... .......... .......... 4% 195M 15s Step #1: 99700K .......... .......... .......... .......... .......... 4% 208M 15s Step #1: 99750K .......... .......... .......... .......... .......... 4% 168M 15s Step #1: 99800K .......... .......... .......... .......... .......... 4% 222M 15s Step #1: 99850K .......... .......... .......... .......... .......... 4% 215M 15s Step #1: 99900K .......... .......... .......... .......... .......... 4% 206M 15s Step #1: 99950K .......... .......... .......... .......... .......... 4% 173M 15s Step #1: 100000K .......... .......... .......... .......... .......... 4% 197M 15s Step #1: 100050K .......... .......... .......... .......... .......... 4% 204M 15s Step #1: 100100K .......... .......... .......... .......... .......... 4% 216M 15s Step #1: 100150K .......... .......... .......... .......... .......... 4% 188M 15s Step #1: 100200K .......... .......... .......... .......... .......... 4% 212M 15s Step #1: 100250K .......... .......... .......... .......... .......... 4% 207M 15s Step #1: 100300K .......... .......... .......... .......... .......... 4% 218M 15s Step #1: 100350K .......... .......... .......... .......... .......... 4% 181M 15s Step #1: 100400K .......... .......... .......... .......... .......... 4% 213M 15s Step #1: 100450K .......... .......... .......... .......... .......... 4% 144M 15s Step #1: 100500K .......... .......... .......... .......... .......... 4% 98.1M 15s Step #1: 100550K .......... .......... .......... .......... .......... 4% 121M 15s Step #1: 100600K .......... .......... .......... .......... .......... 4% 112M 15s Step #1: 100650K .......... .......... .......... .......... .......... 4% 118M 15s Step #1: 100700K .......... .......... .......... .......... .......... 4% 145M 15s Step #1: 100750K .......... .......... .......... .......... .......... 4% 139M 15s Step #1: 100800K .......... .......... .......... .......... .......... 4% 178M 15s Step #1: 100850K .......... .......... .......... .......... .......... 4% 219M 15s Step #1: 100900K .......... .......... .......... .......... .......... 4% 227M 15s Step #1: 100950K .......... .......... .......... .......... .......... 4% 190M 15s Step #1: 101000K .......... .......... .......... .......... .......... 4% 219M 15s Step #1: 101050K .......... .......... .......... .......... .......... 4% 220M 15s Step #1: 101100K .......... .......... .......... .......... .......... 4% 202M 15s Step #1: 101150K .......... .......... .......... .......... .......... 4% 181M 15s Step #1: 101200K .......... .......... .......... .......... .......... 4% 202M 15s Step #1: 101250K .......... .......... .......... .......... .......... 4% 224M 15s Step #1: 101300K .......... .......... .......... .......... .......... 4% 196M 15s Step #1: 101350K .......... .......... .......... .......... .......... 4% 189M 15s Step #1: 101400K .......... .......... .......... .......... .......... 4% 203M 15s Step #1: 101450K .......... .......... .......... .......... .......... 4% 213M 15s Step #1: 101500K .......... .......... .......... .......... .......... 4% 205M 15s Step #1: 101550K .......... .......... .......... .......... .......... 4% 157M 15s Step #1: 101600K .......... .......... .......... .......... .......... 4% 199M 15s Step #1: 101650K .......... .......... .......... .......... .......... 4% 210M 15s Step #1: 101700K .......... .......... .......... .......... .......... 4% 206M 15s Step #1: 101750K .......... .......... .......... .......... .......... 4% 198M 15s Step #1: 101800K .......... .......... .......... .......... .......... 4% 191M 15s Step #1: 101850K .......... .......... .......... .......... .......... 4% 203M 15s Step #1: 101900K .......... .......... .......... .......... .......... 4% 200M 15s Step #1: 101950K .......... .......... .......... .......... .......... 4% 180M 15s Step #1: 102000K .......... .......... .......... .......... .......... 4% 211M 15s Step #1: 102050K .......... .......... .......... .......... .......... 4% 202M 15s Step #1: 102100K .......... .......... .......... .......... .......... 4% 205M 15s Step #1: 102150K .......... .......... .......... .......... .......... 4% 186M 15s Step #1: 102200K .......... .......... .......... .......... .......... 4% 202M 15s Step #1: 102250K .......... .......... .......... .......... .......... 4% 212M 15s Step #1: 102300K .......... .......... .......... .......... .......... 4% 199M 15s Step #1: 102350K .......... .......... .......... .......... .......... 4% 123M 15s Step #1: 102400K .......... .......... .......... .......... .......... 4% 102M 15s Step #1: 102450K .......... .......... .......... .......... .......... 4% 137M 15s Step #1: 102500K .......... .......... .......... .......... .......... 4% 126M 15s Step #1: 102550K .......... .......... .......... .......... .......... 4% 92.4M 15s Step #1: 102600K .......... .......... .......... .......... .......... 4% 140M 15s Step #1: 102650K .......... .......... .......... .......... .......... 4% 153M 15s Step #1: 102700K .......... .......... .......... .......... .......... 4% 222M 15s Step #1: 102750K .......... .......... .......... .......... .......... 4% 175M 15s Step #1: 102800K .......... .......... .......... .......... .......... 4% 199M 15s Step #1: 102850K .......... .......... .......... .......... .......... 4% 203M 15s Step #1: 102900K .......... .......... .......... .......... .......... 4% 228M 15s Step #1: 102950K .......... .......... .......... .......... .......... 4% 196M 15s Step #1: 103000K .......... .......... .......... .......... .......... 4% 118M 15s Step #1: 103050K .......... .......... .......... .......... .......... 4% 177M 15s Step #1: 103100K .......... .......... .......... .......... .......... 4% 202M 15s Step #1: 103150K .......... .......... .......... .......... .......... 4% 196M 15s Step #1: 103200K .......... .......... .......... .......... .......... 4% 220M 15s Step #1: 103250K .......... .......... .......... .......... .......... 4% 198M 15s Step #1: 103300K .......... .......... .......... .......... .......... 4% 189M 15s Step #1: 103350K .......... .......... .......... .......... .......... 4% 176M 15s Step #1: 103400K .......... .......... .......... .......... .......... 4% 224M 15s Step #1: 103450K .......... .......... .......... .......... .......... 4% 204M 15s Step #1: 103500K .......... .......... .......... .......... .......... 4% 213M 15s Step #1: 103550K .......... .......... .......... .......... .......... 4% 188M 15s Step #1: 103600K .......... .......... .......... .......... .......... 4% 208M 15s Step #1: 103650K .......... .......... .......... .......... .......... 4% 198M 15s Step #1: 103700K .......... .......... .......... .......... .......... 4% 208M 15s Step #1: 103750K .......... .......... .......... .......... .......... 4% 180M 15s Step #1: 103800K .......... .......... .......... .......... .......... 4% 211M 15s Step #1: 103850K .......... .......... .......... .......... .......... 4% 189M 15s Step #1: 103900K .......... .......... .......... .......... .......... 4% 201M 15s Step #1: 103950K .......... .......... .......... .......... .......... 4% 169M 15s Step #1: 104000K .......... .......... .......... .......... .......... 4% 221M 15s Step #1: 104050K .......... .......... .......... .......... .......... 4% 226M 15s Step #1: 104100K .......... .......... .......... .......... .......... 4% 200M 15s Step #1: 104150K .......... .......... .......... .......... .......... 4% 143M 15s Step #1: 104200K .......... .......... .......... .......... .......... 4% 110M 15s Step #1: 104250K .......... .......... .......... .......... .......... 4% 116M 15s Step #1: 104300K .......... .......... .......... .......... .......... 4% 119M 15s Step #1: 104350K .......... .......... .......... .......... .......... 4% 98.0M 15s Step #1: 104400K .......... .......... .......... .......... .......... 4% 112M 15s Step #1: 104450K .......... .......... .......... .......... .......... 4% 137M 15s Step #1: 104500K .......... .......... .......... .......... .......... 4% 223M 15s Step #1: 104550K .......... .......... .......... .......... .......... 4% 179M 15s Step #1: 104600K .......... .......... .......... .......... .......... 4% 186M 15s Step #1: 104650K .......... .......... .......... .......... .......... 4% 206M 15s Step #1: 104700K .......... .......... .......... .......... .......... 4% 208M 15s Step #1: 104750K .......... .......... .......... .......... .......... 4% 172M 15s Step #1: 104800K .......... .......... .......... .......... .......... 4% 196M 15s Step #1: 104850K .......... .......... .......... .......... .......... 4% 207M 15s Step #1: 104900K .......... .......... .......... .......... .......... 4% 218M 15s Step #1: 104950K .......... .......... .......... .......... .......... 4% 183M 15s Step #1: 105000K .......... .......... .......... .......... .......... 4% 242M 15s Step #1: 105050K .......... .......... .......... .......... .......... 4% 220M 15s Step #1: 105100K .......... .......... .......... .......... .......... 4% 223M 15s Step #1: 105150K .......... .......... .......... .......... .......... 4% 162M 15s Step #1: 105200K .......... .......... .......... .......... .......... 4% 218M 15s Step #1: 105250K .......... .......... .......... .......... .......... 4% 217M 15s Step #1: 105300K .......... .......... .......... .......... .......... 4% 229M 15s Step #1: 105350K .......... .......... .......... .......... .......... 4% 198M 15s Step #1: 105400K .......... .......... .......... .......... .......... 4% 210M 15s Step #1: 105450K .......... .......... .......... .......... .......... 4% 207M 15s Step #1: 105500K .......... .......... .......... .......... .......... 4% 202M 15s Step #1: 105550K .......... .......... .......... .......... .......... 4% 185M 15s Step #1: 105600K .......... .......... .......... .......... .......... 4% 225M 15s Step #1: 105650K .......... .......... .......... .......... .......... 4% 205M 15s Step #1: 105700K .......... .......... .......... .......... .......... 4% 211M 15s Step #1: 105750K .......... .......... .......... .......... .......... 4% 185M 15s Step #1: 105800K .......... .......... .......... .......... .......... 4% 218M 15s Step #1: 105850K .......... .......... .......... .......... .......... 4% 220M 15s Step #1: 105900K .......... .......... .......... .......... .......... 4% 202M 15s Step #1: 105950K .......... .......... .......... .......... .......... 4% 190M 15s Step #1: 106000K .......... .......... .......... .......... .......... 4% 210M 15s Step #1: 106050K .......... .......... .......... .......... .......... 4% 141M 15s Step #1: 106100K .......... .......... .......... .......... .......... 4% 115M 15s Step #1: 106150K .......... .......... .......... .......... .......... 4% 96.2M 15s Step #1: 106200K .......... .......... .......... .......... .......... 4% 109M 15s Step #1: 106250K .......... .......... .......... .......... .......... 4% 141M 15s Step #1: 106300K .......... .......... .......... .......... .......... 4% 171M 15s Step #1: 106350K .......... .......... .......... .......... .......... 4% 128M 15s Step #1: 106400K .......... .......... .......... .......... .......... 4% 181M 15s Step #1: 106450K .......... .......... .......... .......... .......... 4% 211M 15s Step #1: 106500K .......... .......... .......... .......... .......... 4% 203M 15s Step #1: 106550K .......... .......... .......... .......... .......... 4% 198M 15s Step #1: 106600K .......... .......... .......... .......... .......... 4% 221M 15s Step #1: 106650K .......... .......... .......... .......... .......... 4% 210M 15s Step #1: 106700K .......... .......... .......... .......... .......... 4% 240M 15s Step #1: 106750K .......... .......... .......... .......... .......... 4% 188M 15s Step #1: 106800K .......... .......... .......... .......... .......... 4% 227M 15s Step #1: 106850K .......... .......... .......... .......... .......... 4% 236M 15s Step #1: 106900K .......... .......... .......... .......... .......... 4% 211M 15s Step #1: 106950K .......... .......... .......... .......... .......... 4% 187M 15s Step #1: 107000K .......... .......... .......... .......... .......... 4% 202M 15s Step #1: 107050K .......... .......... .......... .......... .......... 4% 212M 15s Step #1: 107100K .......... .......... .......... .......... .......... 4% 209M 15s Step #1: 107150K .......... .......... .......... .......... .......... 4% 187M 15s Step #1: 107200K .......... .......... .......... .......... .......... 4% 196M 15s Step #1: 107250K .......... .......... .......... .......... .......... 4% 210M 15s Step #1: 107300K .......... .......... .......... .......... .......... 4% 226M 15s Step #1: 107350K .......... .......... .......... .......... .......... 4% 204M 15s Step #1: 107400K .......... .......... .......... .......... .......... 4% 214M 15s Step #1: 107450K .......... .......... .......... .......... .......... 4% 215M 15s Step #1: 107500K .......... .......... .......... .......... .......... 4% 217M 15s Step #1: 107550K .......... .......... .......... .......... .......... 4% 184M 15s Step #1: 107600K .......... .......... .......... .......... .......... 4% 225M 15s Step #1: 107650K .......... .......... .......... .......... .......... 4% 220M 15s Step #1: 107700K .......... .......... .......... .......... .......... 4% 206M 15s Step #1: 107750K .......... .......... .......... .......... .......... 4% 191M 15s Step #1: 107800K .......... .......... .......... .......... .......... 4% 219M 15s Step #1: 107850K .......... .......... .......... .......... .......... 4% 219M 15s Step #1: 107900K .......... .......... .......... .......... .......... 4% 212M 15s Step #1: 107950K .......... .......... .......... .......... .......... 4% 180M 15s Step #1: 108000K .......... .......... .......... .......... .......... 4% 132M 15s Step #1: 108050K .......... .......... .......... .......... .......... 4% 103M 15s Step #1: 108100K .......... .......... .......... .......... .......... 4% 117M 15s Step #1: 108150K .......... .......... .......... .......... .......... 4% 101M 15s Step #1: 108200K .......... .......... .......... .......... .......... 4% 157M 15s Step #1: 108250K .......... .......... .......... .......... .......... 4% 142M 15s Step #1: 108300K .......... .......... .......... .......... .......... 4% 149M 15s Step #1: 108350K .......... .......... .......... .......... .......... 4% 175M 15s Step #1: 108400K .......... .......... .......... .......... .......... 4% 207M 15s Step #1: 108450K .......... .......... .......... .......... .......... 4% 201M 15s Step #1: 108500K .......... .......... .......... .......... .......... 4% 209M 15s Step #1: 108550K .......... .......... .......... .......... .......... 4% 185M 15s Step #1: 108600K .......... .......... .......... .......... .......... 4% 200M 15s Step #1: 108650K .......... .......... .......... .......... .......... 4% 209M 15s Step #1: 108700K .......... .......... .......... .......... .......... 4% 195M 15s Step #1: 108750K .......... .......... .......... .......... .......... 4% 184M 15s Step #1: 108800K .......... .......... .......... .......... .......... 4% 213M 15s Step #1: 108850K .......... .......... .......... .......... .......... 4% 224M 15s Step #1: 108900K .......... .......... .......... .......... .......... 4% 216M 15s Step #1: 108950K .......... .......... .......... .......... .......... 4% 199M 15s Step #1: 109000K .......... .......... .......... .......... .......... 4% 188M 15s Step #1: 109050K .......... .......... .......... .......... .......... 4% 213M 14s Step #1: 109100K .......... .......... .......... .......... .......... 4% 212M 14s Step #1: 109150K .......... .......... .......... .......... .......... 4% 189M 14s Step #1: 109200K .......... .......... .......... .......... .......... 4% 198M 14s Step #1: 109250K .......... .......... .......... .......... .......... 4% 219M 14s Step #1: 109300K .......... .......... .......... .......... .......... 4% 217M 14s Step #1: 109350K .......... .......... .......... .......... .......... 4% 205M 14s Step #1: 109400K .......... .......... .......... .......... .......... 4% 222M 14s Step #1: 109450K .......... .......... .......... .......... .......... 4% 216M 14s Step #1: 109500K .......... .......... .......... .......... .......... 4% 202M 14s Step #1: 109550K .......... .......... .......... .......... .......... 4% 189M 14s Step #1: 109600K .......... .......... .......... .......... .......... 4% 215M 14s Step #1: 109650K .......... .......... .......... .......... .......... 4% 207M 14s Step #1: 109700K .......... .......... .......... .......... .......... 4% 222M 14s Step #1: 109750K .......... .......... .......... .......... .......... 4% 174M 14s Step #1: 109800K .......... .......... .......... .......... .......... 4% 202M 14s Step #1: 109850K .......... .......... .......... .......... .......... 4% 216M 14s Step #1: 109900K .......... .......... .......... .......... .......... 4% 170M 14s Step #1: 109950K .......... .......... .......... .......... .......... 4% 90.7M 14s Step #1: 110000K .......... .......... .......... .......... .......... 4% 107M 14s Step #1: 110050K .......... .......... .......... .......... .......... 4% 136M 14s Step #1: 110100K .......... .......... .......... .......... .......... 4% 126M 14s Step #1: 110150K .......... .......... .......... .......... .......... 4% 139M 14s Step #1: 110200K .......... .......... .......... .......... .......... 4% 130M 14s Step #1: 110250K .......... .......... .......... .......... .......... 4% 195M 14s Step #1: 110300K .......... .......... .......... .......... .......... 4% 207M 14s Step #1: 110350K .......... .......... .......... .......... .......... 4% 177M 14s Step #1: 110400K .......... .......... .......... .......... .......... 4% 211M 14s Step #1: 110450K .......... .......... .......... .......... .......... 4% 217M 14s Step #1: 110500K .......... .......... .......... .......... .......... 4% 202M 14s Step #1: 110550K .......... .......... .......... .......... .......... 4% 185M 14s Step #1: 110600K .......... .......... .......... .......... .......... 4% 210M 14s Step #1: 110650K .......... .......... .......... .......... .......... 4% 207M 14s Step #1: 110700K .......... .......... .......... .......... .......... 4% 198M 14s Step #1: 110750K .......... .......... .......... .......... .......... 4% 172M 14s Step #1: 110800K .......... .......... .......... .......... .......... 4% 217M 14s Step #1: 110850K .......... .......... .......... .......... .......... 4% 218M 14s Step #1: 110900K .......... .......... .......... .......... .......... 4% 223M 14s Step #1: 110950K .......... .......... .......... .......... .......... 4% 195M 14s Step #1: 111000K .......... .......... .......... .......... .......... 4% 195M 14s Step #1: 111050K .......... .......... .......... .......... .......... 4% 213M 14s Step #1: 111100K .......... .......... .......... .......... .......... 4% 178M 14s Step #1: 111150K .......... .......... .......... .......... .......... 4% 138M 14s Step #1: 111200K .......... .......... .......... .......... .......... 4% 187M 14s Step #1: 111250K .......... .......... .......... .......... .......... 4% 145M 14s Step #1: 111300K .......... .......... .......... .......... .......... 4% 162M 14s Step #1: 111350K .......... .......... .......... .......... .......... 4% 131M 14s Step #1: 111400K .......... .......... .......... .......... .......... 4% 167M 14s Step #1: 111450K .......... .......... .......... .......... .......... 4% 213M 14s Step #1: 111500K .......... .......... .......... .......... .......... 4% 209M 14s Step #1: 111550K .......... .......... .......... .......... .......... 4% 180M 14s Step #1: 111600K .......... .......... .......... .......... .......... 4% 206M 14s Step #1: 111650K .......... .......... .......... .......... .......... 4% 210M 14s Step #1: 111700K .......... .......... .......... .......... .......... 4% 127M 14s Step #1: 111750K .......... .......... .......... .......... .......... 4% 90.0M 14s Step #1: 111800K .......... .......... .......... .......... .......... 4% 97.4M 14s Step #1: 111850K .......... .......... .......... .......... .......... 4% 103M 14s Step #1: 111900K .......... .......... .......... .......... .......... 4% 199M 14s Step #1: 111950K .......... .......... .......... .......... .......... 4% 118M 14s Step #1: 112000K .......... .......... .......... .......... .......... 4% 156M 14s Step #1: 112050K .......... .......... .......... .......... .......... 4% 192M 14s Step #1: 112100K .......... .......... .......... .......... .......... 4% 204M 14s Step #1: 112150K .......... .......... .......... .......... .......... 4% 178M 14s Step #1: 112200K .......... .......... .......... .......... .......... 4% 211M 14s Step #1: 112250K .......... .......... .......... .......... .......... 4% 196M 14s Step #1: 112300K .......... .......... .......... .......... .......... 4% 193M 14s Step #1: 112350K .......... .......... .......... .......... .......... 4% 172M 14s Step #1: 112400K .......... .......... .......... .......... .......... 4% 210M 14s Step #1: 112450K .......... .......... .......... .......... .......... 4% 216M 14s Step #1: 112500K .......... .......... .......... .......... .......... 4% 214M 14s Step #1: 112550K .......... .......... .......... .......... .......... 4% 165M 14s Step #1: 112600K .......... .......... .......... .......... .......... 5% 210M 14s Step #1: 112650K .......... .......... .......... .......... .......... 5% 229M 14s Step #1: 112700K .......... .......... .......... .......... .......... 5% 230M 14s Step #1: 112750K .......... .......... .......... .......... .......... 5% 193M 14s Step #1: 112800K .......... .......... .......... .......... .......... 5% 194M 14s Step #1: 112850K .......... .......... .......... .......... .......... 5% 211M 14s Step #1: 112900K .......... .......... .......... .......... .......... 5% 213M 14s Step #1: 112950K .......... .......... .......... .......... .......... 5% 191M 14s Step #1: 113000K .......... .......... .......... .......... .......... 5% 206M 14s Step #1: 113050K .......... .......... .......... .......... .......... 5% 199M 14s Step #1: 113100K .......... .......... .......... .......... .......... 5% 212M 14s Step #1: 113150K .......... .......... .......... .......... .......... 5% 185M 14s Step #1: 113200K .......... .......... .......... .......... .......... 5% 215M 14s Step #1: 113250K .......... .......... .......... .......... .......... 5% 214M 14s Step #1: 113300K .......... .......... .......... .......... .......... 5% 203M 14s Step #1: 113350K .......... .......... .......... .......... .......... 5% 189M 14s Step #1: 113400K .......... .......... .......... .......... .......... 5% 219M 14s Step #1: 113450K .......... .......... .......... .......... .......... 5% 218M 14s Step #1: 113500K .......... .......... .......... .......... .......... 5% 198M 14s Step #1: 113550K .......... .......... .......... .......... .......... 5% 192M 14s Step #1: 113600K .......... .......... .......... .......... .......... 5% 113M 14s Step #1: 113650K .......... .......... .......... .......... .......... 5% 117M 14s Step #1: 113700K .......... .......... .......... .......... .......... 5% 130M 14s Step #1: 113750K .......... .......... .......... .......... .......... 5% 108M 14s Step #1: 113800K .......... .......... .......... .......... .......... 5% 105M 14s Step #1: 113850K .......... .......... .......... .......... .......... 5% 169M 14s Step #1: 113900K .......... .......... .......... .......... .......... 5% 156M 14s Step #1: 113950K .......... .......... .......... .......... .......... 5% 194M 14s Step #1: 114000K .......... .......... .......... .......... .......... 5% 223M 14s Step #1: 114050K .......... .......... .......... .......... .......... 5% 220M 14s Step #1: 114100K .......... .......... .......... .......... .......... 5% 212M 14s Step #1: 114150K .......... .......... .......... .......... .......... 5% 192M 14s Step #1: 114200K .......... .......... .......... .......... .......... 5% 221M 14s Step #1: 114250K .......... .......... .......... .......... .......... 5% 156M 14s Step #1: 114300K .......... .......... .......... .......... .......... 5% 214M 14s Step #1: 114350K .......... .......... .......... .......... .......... 5% 172M 14s Step #1: 114400K .......... .......... .......... .......... .......... 5% 208M 14s Step #1: 114450K .......... .......... .......... .......... .......... 5% 214M 14s Step #1: 114500K .......... .......... .......... .......... .......... 5% 225M 14s Step #1: 114550K .......... .......... .......... .......... .......... 5% 189M 14s Step #1: 114600K .......... .......... .......... .......... .......... 5% 191M 14s Step #1: 114650K .......... .......... .......... .......... .......... 5% 207M 14s Step #1: 114700K .......... .......... .......... .......... .......... 5% 209M 14s Step #1: 114750K .......... .......... .......... .......... .......... 5% 181M 14s Step #1: 114800K .......... .......... .......... .......... .......... 5% 211M 14s Step #1: 114850K .......... .......... .......... .......... .......... 5% 204M 14s Step #1: 114900K .......... .......... .......... .......... .......... 5% 219M 14s Step #1: 114950K .......... .......... .......... .......... .......... 5% 182M 14s Step #1: 115000K .......... .......... .......... .......... .......... 5% 218M 14s Step #1: 115050K .......... .......... .......... .......... .......... 5% 207M 14s Step #1: 115100K .......... .......... .......... .......... .......... 5% 189M 14s Step #1: 115150K .......... .......... .......... .......... .......... 5% 199M 14s Step #1: 115200K .......... .......... .......... .......... .......... 5% 209M 14s Step #1: 115250K .......... .......... .......... .......... .......... 5% 212M 14s Step #1: 115300K .......... .......... .......... .......... .......... 5% 207M 14s Step #1: 115350K .......... .......... .......... .......... .......... 5% 201M 14s Step #1: 115400K .......... .......... .......... .......... .......... 5% 198M 14s Step #1: 115450K .......... .......... .......... .......... .......... 5% 207M 14s Step #1: 115500K .......... .......... .......... .......... .......... 5% 214M 14s Step #1: 115550K .......... .......... .......... .......... .......... 5% 85.9M 14s Step #1: 115600K .......... .......... .......... .......... .......... 5% 99.6M 14s Step #1: 115650K .......... .......... .......... .......... .......... 5% 182M 14s Step #1: 115700K .......... .......... .......... .......... .......... 5% 112M 14s Step #1: 115750K .......... .......... .......... .......... .......... 5% 116M 14s Step #1: 115800K .......... .......... .......... .......... .......... 5% 132M 14s Step #1: 115850K .......... .......... .......... .......... .......... 5% 167M 14s Step #1: 115900K .......... .......... .......... .......... .......... 5% 184M 14s Step #1: 115950K .......... .......... .......... .......... .......... 5% 170M 14s Step #1: 116000K .......... .......... .......... .......... .......... 5% 206M 14s Step #1: 116050K .......... .......... .......... .......... .......... 5% 205M 14s Step #1: 116100K .......... .......... .......... .......... .......... 5% 204M 14s Step #1: 116150K .......... .......... .......... .......... .......... 5% 176M 14s Step #1: 116200K .......... .......... .......... .......... .......... 5% 195M 14s Step #1: 116250K .......... .......... .......... .......... .......... 5% 208M 14s Step #1: 116300K .......... .......... .......... .......... .......... 5% 202M 14s Step #1: 116350K .......... .......... .......... .......... .......... 5% 175M 14s Step #1: 116400K .......... .......... .......... .......... .......... 5% 197M 14s Step #1: 116450K .......... .......... .......... .......... .......... 5% 201M 14s Step #1: 116500K .......... .......... .......... .......... .......... 5% 226M 14s Step #1: 116550K .......... .......... .......... .......... .......... 5% 182M 14s Step #1: 116600K .......... .......... .......... .......... .......... 5% 206M 14s Step #1: 116650K .......... .......... .......... .......... .......... 5% 193M 14s Step #1: 116700K .......... .......... .......... .......... .......... 5% 204M 14s Step #1: 116750K .......... .......... .......... .......... .......... 5% 175M 14s Step #1: 116800K .......... .......... .......... .......... .......... 5% 206M 14s Step #1: 116850K .......... .......... .......... .......... .......... 5% 203M 14s Step #1: 116900K .......... .......... .......... .......... .......... 5% 197M 14s Step #1: 116950K .......... .......... .......... .......... .......... 5% 182M 14s Step #1: 117000K .......... .......... .......... .......... .......... 5% 209M 14s Step #1: 117050K .......... .......... .......... .......... .......... 5% 200M 14s Step #1: 117100K .......... .......... .......... .......... .......... 5% 206M 14s Step #1: 117150K .......... .......... .......... .......... .......... 5% 167M 14s Step #1: 117200K .......... .......... .......... .......... .......... 5% 206M 14s Step #1: 117250K .......... .......... .......... .......... .......... 5% 202M 14s Step #1: 117300K .......... .......... .......... .......... .......... 5% 196M 14s Step #1: 117350K .......... .......... .......... .......... .......... 5% 128M 14s Step #1: 117400K .......... .......... .......... .......... .......... 5% 97.0M 14s Step #1: 117450K .......... .......... .......... .......... .......... 5% 115M 14s Step #1: 117500K .......... .......... .......... .......... .......... 5% 114M 14s Step #1: 117550K .......... .......... .......... .......... .......... 5% 94.1M 14s Step #1: 117600K .......... .......... .......... .......... .......... 5% 166M 14s Step #1: 117650K .......... .......... .......... .......... .......... 5% 165M 14s Step #1: 117700K .......... .......... .......... .......... .......... 5% 184M 14s Step #1: 117750K .......... .......... .......... .......... .......... 5% 188M 14s Step #1: 117800K .......... .......... .......... .......... .......... 5% 207M 14s Step #1: 117850K .......... .......... .......... .......... .......... 5% 204M 14s Step #1: 117900K .......... .......... .......... .......... .......... 5% 209M 14s Step #1: 117950K .......... .......... .......... .......... .......... 5% 168M 14s Step #1: 118000K .......... .......... .......... .......... .......... 5% 197M 14s Step #1: 118050K .......... .......... .......... .......... .......... 5% 202M 14s Step #1: 118100K .......... .......... .......... .......... .......... 5% 203M 14s Step #1: 118150K .......... .......... .......... .......... .......... 5% 184M 14s Step #1: 118200K .......... .......... .......... .......... .......... 5% 196M 14s Step #1: 118250K .......... .......... .......... .......... .......... 5% 203M 14s Step #1: 118300K .......... .......... .......... .......... .......... 5% 206M 14s Step #1: 118350K .......... .......... .......... .......... .......... 5% 173M 14s Step #1: 118400K .......... .......... .......... .......... .......... 5% 199M 14s Step #1: 118450K .......... .......... .......... .......... .......... 5% 195M 14s Step #1: 118500K .......... .......... .......... .......... .......... 5% 204M 14s Step #1: 118550K .......... .......... .......... .......... .......... 5% 183M 14s Step #1: 118600K .......... .......... .......... .......... .......... 5% 207M 14s Step #1: 118650K .......... .......... .......... .......... .......... 5% 186M 14s Step #1: 118700K .......... .......... .......... .......... .......... 5% 194M 14s Step #1: 118750K .......... .......... .......... .......... .......... 5% 172M 14s Step #1: 118800K .......... .......... .......... .......... .......... 5% 198M 14s Step #1: 118850K .......... .......... .......... .......... .......... 5% 206M 14s Step #1: 118900K .......... .......... .......... .......... .......... 5% 207M 14s Step #1: 118950K .......... .......... .......... .......... .......... 5% 173M 14s Step #1: 119000K .......... .......... .......... .......... .......... 5% 197M 14s Step #1: 119050K .......... .......... .......... .......... .......... 5% 204M 14s Step #1: 119100K .......... .......... .......... .......... .......... 5% 203M 14s Step #1: 119150K .......... .......... .......... .......... .......... 5% 149M 14s Step #1: 119200K .......... .......... .......... .......... .......... 5% 92.2M 14s Step #1: 119250K .......... .......... .......... .......... .......... 5% 110M 14s Step #1: 119300K .......... .......... .......... .......... .......... 5% 98.3M 14s Step #1: 119350K .......... .......... .......... .......... .......... 5% 110M 14s Step #1: 119400K .......... .......... .......... .......... .......... 5% 157M 14s Step #1: 119450K .......... .......... .......... .......... .......... 5% 197M 14s Step #1: 119500K .......... .......... .......... .......... .......... 5% 180M 14s Step #1: 119550K .......... .......... .......... .......... .......... 5% 173M 14s Step #1: 119600K .......... .......... .......... .......... .......... 5% 157M 14s Step #1: 119650K .......... .......... .......... .......... .......... 5% 198M 14s Step #1: 119700K .......... .......... .......... .......... .......... 5% 189M 14s Step #1: 119750K .......... .......... .......... .......... .......... 5% 172M 14s Step #1: 119800K .......... .......... .......... .......... .......... 5% 204M 14s Step #1: 119850K .......... .......... .......... .......... .......... 5% 199M 14s Step #1: 119900K .......... .......... .......... .......... .......... 5% 202M 14s Step #1: 119950K .......... .......... .......... .......... .......... 5% 174M 14s Step #1: 120000K .......... .......... .......... .......... .......... 5% 173M 14s Step #1: 120050K .......... .......... .......... .......... .......... 5% 211M 14s Step #1: 120100K .......... .......... .......... .......... .......... 5% 217M 14s Step #1: 120150K .......... .......... .......... .......... .......... 5% 185M 14s Step #1: 120200K .......... .......... .......... .......... .......... 5% 202M 14s Step #1: 120250K .......... .......... .......... .......... .......... 5% 193M 14s Step #1: 120300K .......... .......... .......... .......... .......... 5% 200M 14s Step #1: 120350K .......... .......... .......... .......... .......... 5% 167M 14s Step #1: 120400K .......... .......... .......... .......... .......... 5% 189M 14s Step #1: 120450K .......... .......... .......... .......... .......... 5% 205M 14s Step #1: 120500K .......... .......... .......... .......... .......... 5% 193M 14s Step #1: 120550K .......... .......... .......... .......... .......... 5% 174M 14s Step #1: 120600K .......... .......... .......... .......... .......... 5% 200M 14s Step #1: 120650K .......... .......... .......... .......... .......... 5% 204M 14s Step #1: 120700K .......... .......... .......... .......... .......... 5% 198M 14s Step #1: 120750K .......... .......... .......... .......... .......... 5% 160M 14s Step #1: 120800K .......... .......... .......... .......... .......... 5% 193M 14s Step #1: 120850K .......... .......... .......... .......... .......... 5% 207M 14s Step #1: 120900K .......... .......... .......... .......... .......... 5% 214M 14s Step #1: 120950K .......... .......... .......... .......... .......... 5% 126M 14s Step #1: 121000K .......... .......... .......... .......... .......... 5% 99.1M 14s Step #1: 121050K .......... .......... .......... .......... .......... 5% 120M 14s Step #1: 121100K .......... .......... .......... .......... .......... 5% 115M 14s Step #1: 121150K .......... .......... .......... .......... .......... 5% 98.8M 14s Step #1: 121200K .......... .......... .......... .......... .......... 5% 172M 14s Step #1: 121250K .......... .......... .......... .......... .......... 5% 198M 14s Step #1: 121300K .......... .......... .......... .......... .......... 5% 170M 14s Step #1: 121350K .......... .......... .......... .......... .......... 5% 176M 14s Step #1: 121400K .......... .......... .......... .......... .......... 5% 194M 14s Step #1: 121450K .......... .......... .......... .......... .......... 5% 226M 14s Step #1: 121500K .......... .......... .......... .......... .......... 5% 189M 14s Step #1: 121550K .......... .......... .......... .......... .......... 5% 181M 14s Step #1: 121600K .......... .......... .......... .......... .......... 5% 212M 14s Step #1: 121650K .......... .......... .......... .......... .......... 5% 213M 14s Step #1: 121700K .......... .......... .......... .......... .......... 5% 220M 14s Step #1: 121750K .......... .......... .......... .......... .......... 5% 193M 14s Step #1: 121800K .......... .......... .......... .......... .......... 5% 186M 14s Step #1: 121850K .......... .......... .......... .......... .......... 5% 205M 14s Step #1: 121900K .......... .......... .......... .......... .......... 5% 218M 14s Step #1: 121950K .......... .......... .......... .......... .......... 5% 170M 14s Step #1: 122000K .......... .......... .......... .......... .......... 5% 189M 14s Step #1: 122050K .......... .......... .......... .......... .......... 5% 214M 14s Step #1: 122100K .......... .......... .......... .......... .......... 5% 211M 14s Step #1: 122150K .......... .......... .......... .......... .......... 5% 178M 14s Step #1: 122200K .......... .......... .......... .......... .......... 5% 182M 14s Step #1: 122250K .......... .......... .......... .......... .......... 5% 200M 14s Step #1: 122300K .......... .......... .......... .......... .......... 5% 196M 14s Step #1: 122350K .......... .......... .......... .......... .......... 5% 160M 14s Step #1: 122400K .......... .......... .......... .......... .......... 5% 219M 14s Step #1: 122450K .......... .......... .......... .......... .......... 5% 68.6M 14s Step #1: 122500K .......... .......... .......... .......... .......... 5% 234M 14s Step #1: 122550K .......... .......... .......... .......... .......... 5% 174M 14s Step #1: 122600K .......... .......... .......... .......... .......... 5% 209M 14s Step #1: 122650K .......... .......... .......... .......... .......... 5% 198M 14s Step #1: 122700K .......... .......... .......... .......... .......... 5% 216M 14s Step #1: 122750K .......... .......... .......... .......... .......... 5% 90.5M 14s Step #1: 122800K .......... .......... .......... .......... .......... 5% 135M 14s Step #1: 122850K .......... .......... .......... .......... .......... 5% 126M 14s Step #1: 122900K .......... .......... .......... .......... .......... 5% 115M 14s Step #1: 122950K .......... .......... .......... .......... .......... 5% 113M 14s Step #1: 123000K .......... .......... .......... .......... .......... 5% 209M 14s Step #1: 123050K .......... .......... .......... .......... .......... 5% 162M 14s Step #1: 123100K .......... .......... .......... .......... .......... 5% 150M 14s Step #1: 123150K .......... .......... .......... .......... .......... 5% 174M 14s Step #1: 123200K .......... .......... .......... .......... .......... 5% 210M 14s Step #1: 123250K .......... .......... .......... .......... .......... 5% 214M 14s Step #1: 123300K .......... .......... .......... .......... .......... 5% 210M 14s Step #1: 123350K .......... .......... .......... .......... .......... 5% 184M 14s Step #1: 123400K .......... .......... .......... .......... .......... 5% 221M 14s Step #1: 123450K .......... .......... .......... .......... .......... 5% 219M 14s Step #1: 123500K .......... .......... .......... .......... .......... 5% 193M 14s Step #1: 123550K .......... .......... .......... .......... .......... 5% 163M 14s Step #1: 123600K .......... .......... .......... .......... .......... 5% 225M 14s Step #1: 123650K .......... .......... .......... .......... .......... 5% 207M 14s Step #1: 123700K .......... .......... .......... .......... .......... 5% 197M 14s Step #1: 123750K .......... .......... .......... .......... .......... 5% 191M 14s Step #1: 123800K .......... .......... .......... .......... .......... 5% 202M 14s Step #1: 123850K .......... .......... .......... .......... .......... 5% 203M 14s Step #1: 123900K .......... .......... .......... .......... .......... 5% 195M 14s Step #1: 123950K .......... .......... .......... .......... .......... 5% 175M 14s Step #1: 124000K .......... .......... .......... .......... .......... 5% 203M 14s Step #1: 124050K .......... .......... .......... .......... .......... 5% 198M 14s Step #1: 124100K .......... .......... .......... .......... .......... 5% 211M 14s Step #1: 124150K .......... .......... .......... .......... .......... 5% 183M 14s Step #1: 124200K .......... .......... .......... .......... .......... 5% 208M 14s Step #1: 124250K .......... .......... .......... .......... .......... 5% 208M 14s Step #1: 124300K .......... .......... .......... .......... .......... 5% 212M 14s Step #1: 124350K .......... .......... .......... .......... .......... 5% 159M 14s Step #1: 124400K .......... .......... .......... .......... .......... 5% 212M 14s Step #1: 124450K .......... .......... .......... .......... .......... 5% 212M 14s Step #1: 124500K .......... .......... .......... .......... .......... 5% 62.9M 14s Step #1: 124550K .......... .......... .......... .......... .......... 5% 96.7M 14s Step #1: 124600K .......... .......... .......... .......... .......... 5% 120M 14s Step #1: 124650K .......... .......... .......... .......... .......... 5% 112M 14s Step #1: 124700K .......... .......... .......... .......... .......... 5% 123M 14s Step #1: 124750K .......... .......... .......... .......... .......... 5% 146M 14s Step #1: 124800K .......... .......... .......... .......... .......... 5% 211M 14s Step #1: 124850K .......... .......... .......... .......... .......... 5% 137M 14s Step #1: 124900K .......... .......... .......... .......... .......... 5% 213M 14s Step #1: 124950K .......... .......... .......... .......... .......... 5% 200M 14s Step #1: 125000K .......... .......... .......... .......... .......... 5% 208M 14s Step #1: 125050K .......... .......... .......... .......... .......... 5% 221M 14s Step #1: 125100K .......... .......... .......... .......... .......... 5% 196M 14s Step #1: 125150K .......... .......... .......... .......... .......... 5% 181M 14s Step #1: 125200K .......... .......... .......... .......... .......... 5% 210M 14s Step #1: 125250K .......... .......... .......... .......... .......... 5% 211M 14s Step #1: 125300K .......... .......... .......... .......... .......... 5% 219M 14s Step #1: 125350K .......... .......... .......... .......... .......... 5% 173M 14s Step #1: 125400K .......... .......... .......... .......... .......... 5% 207M 14s Step #1: 125450K .......... .......... .......... .......... .......... 5% 214M 14s Step #1: 125500K .......... .......... .......... .......... .......... 5% 220M 14s Step #1: 125550K .......... .......... .......... .......... .......... 5% 179M 14s Step #1: 125600K .......... .......... .......... .......... .......... 5% 209M 14s Step #1: 125650K .......... .......... .......... .......... .......... 5% 161M 14s Step #1: 125700K .......... .......... .......... .......... .......... 5% 209M 14s Step #1: 125750K .......... .......... .......... .......... .......... 5% 190M 14s Step #1: 125800K .......... .......... .......... .......... .......... 5% 211M 14s Step #1: 125850K .......... .......... .......... .......... .......... 5% 197M 14s Step #1: 125900K .......... .......... .......... .......... .......... 5% 212M 14s Step #1: 125950K .......... .......... .......... .......... .......... 5% 184M 14s Step #1: 126000K .......... .......... .......... .......... .......... 5% 221M 14s Step #1: 126050K .......... .......... .......... .......... .......... 5% 217M 14s Step #1: 126100K .......... .......... .......... .......... .......... 5% 210M 14s Step #1: 126150K .......... .......... .......... .......... .......... 5% 197M 14s Step #1: 126200K .......... .......... .......... .......... .......... 5% 221M 14s Step #1: 126250K .......... .......... .......... .......... .......... 5% 198M 14s Step #1: 126300K .......... .......... .......... .......... .......... 5% 225M 14s Step #1: 126350K .......... .......... .......... .......... .......... 5% 179M 14s Step #1: 126400K .......... .......... .......... .......... .......... 5% 156M 14s Step #1: 126450K .......... .......... .......... .......... .......... 5% 94.4M 14s Step #1: 126500K .......... .......... .......... .......... .......... 5% 108M 14s Step #1: 126550K .......... .......... .......... .......... .......... 5% 45.7M 14s Step #1: 126600K .......... .......... .......... .......... .......... 5% 167M 14s Step #1: 126650K .......... .......... .......... .......... .......... 5% 153M 14s Step #1: 126700K .......... .......... .......... .......... .......... 5% 218M 14s Step #1: 126750K .......... .......... .......... .......... .......... 5% 178M 14s Step #1: 126800K .......... .......... .......... .......... .......... 5% 225M 14s Step #1: 126850K .......... .......... .......... .......... .......... 5% 213M 14s Step #1: 126900K .......... .......... .......... .......... .......... 5% 195M 14s Step #1: 126950K .......... .......... .......... .......... .......... 5% 175M 14s Step #1: 127000K .......... .......... .......... .......... .......... 5% 212M 14s Step #1: 127050K .......... .......... .......... .......... .......... 5% 214M 14s Step #1: 127100K .......... .......... .......... .......... .......... 5% 219M 14s Step #1: 127150K .......... .......... .......... .......... .......... 5% 168M 14s Step #1: 127200K .......... .......... .......... .......... .......... 5% 204M 14s Step #1: 127250K .......... .......... .......... .......... .......... 5% 207M 14s Step #1: 127300K .......... .......... .......... .......... .......... 5% 219M 14s Step #1: 127350K .......... .......... .......... .......... .......... 5% 188M 14s Step #1: 127400K .......... .......... .......... .......... .......... 5% 208M 14s Step #1: 127450K .......... .......... .......... .......... .......... 5% 210M 14s Step #1: 127500K .......... .......... .......... .......... .......... 5% 219M 14s Step #1: 127550K .......... .......... .......... .......... .......... 5% 191M 14s Step #1: 127600K .......... .......... .......... .......... .......... 5% 211M 14s Step #1: 127650K .......... .......... .......... .......... .......... 5% 204M 14s Step #1: 127700K .......... .......... .......... .......... .......... 5% 216M 14s Step #1: 127750K .......... .......... .......... .......... .......... 5% 207M 14s Step #1: 127800K .......... .......... .......... .......... .......... 5% 223M 14s Step #1: 127850K .......... .......... .......... .......... .......... 5% 215M 14s Step #1: 127900K .......... .......... .......... .......... .......... 5% 209M 14s Step #1: 127950K .......... .......... .......... .......... .......... 5% 190M 14s Step #1: 128000K .......... .......... .......... .......... .......... 5% 210M 14s Step #1: 128050K .......... .......... .......... .......... .......... 5% 213M 14s Step #1: 128100K .......... .......... .......... .......... .......... 5% 213M 14s Step #1: 128150K .......... .......... .......... .......... .......... 5% 193M 14s Step #1: 128200K .......... .......... .......... .......... .......... 5% 151M 14s Step #1: 128250K .......... .......... .......... .......... .......... 5% 126M 14s Step #1: 128300K .......... .......... .......... .......... .......... 5% 113M 14s Step #1: 128350K .......... .......... .......... .......... .......... 5% 94.0M 14s Step #1: 128400K .......... .......... .......... .......... .......... 5% 141M 14s Step #1: 128450K .......... .......... .......... .......... .......... 5% 131M 14s Step #1: 128500K .......... .......... .......... .......... .......... 5% 164M 14s Step #1: 128550K .......... .......... .......... .......... .......... 5% 174M 14s Step #1: 128600K .......... .......... .......... .......... .......... 5% 67.2M 14s Step #1: 128650K .......... .......... .......... .......... .......... 5% 228M 14s Step #1: 128700K .......... .......... .......... .......... .......... 5% 211M 14s Step #1: 128750K .......... .......... .......... .......... .......... 5% 177M 14s Step #1: 128800K .......... .......... .......... .......... .......... 5% 220M 14s Step #1: 128850K .......... .......... .......... .......... .......... 5% 222M 14s Step #1: 128900K .......... .......... .......... .......... .......... 5% 211M 14s Step #1: 128950K .......... .......... .......... .......... .......... 5% 178M 14s Step #1: 129000K .......... .......... .......... .......... .......... 5% 215M 14s Step #1: 129050K .......... .......... .......... .......... .......... 5% 222M 14s Step #1: 129100K .......... .......... .......... .......... .......... 5% 221M 14s Step #1: 129150K .......... .......... .......... .......... .......... 5% 173M 14s Step #1: 129200K .......... .......... .......... .......... .......... 5% 196M 14s Step #1: 129250K .......... .......... .......... .......... .......... 5% 216M 14s Step #1: 129300K .......... .......... .......... .......... .......... 5% 232M 14s Step #1: 129350K .......... .......... .......... .......... .......... 5% 198M 14s Step #1: 129400K .......... .......... .......... .......... .......... 5% 201M 14s Step #1: 129450K .......... .......... .......... .......... .......... 5% 195M 14s Step #1: 129500K .......... .......... .......... .......... .......... 5% 214M 14s Step #1: 129550K .......... .......... .......... .......... .......... 5% 190M 14s Step #1: 129600K .......... .......... .......... .......... .......... 5% 222M 14s Step #1: 129650K .......... .......... .......... .......... .......... 5% 229M 14s Step #1: 129700K .......... .......... .......... .......... .......... 5% 204M 14s Step #1: 129750K .......... .......... .......... .......... .......... 5% 180M 14s Step #1: 129800K .......... .......... .......... .......... .......... 5% 206M 14s Step #1: 129850K .......... .......... .......... .......... .......... 5% 223M 14s Step #1: 129900K .......... .......... .......... .......... .......... 5% 224M 14s Step #1: 129950K .......... .......... .......... .......... .......... 5% 180M 14s Step #1: 130000K .......... .......... .......... .......... .......... 5% 206M 14s Step #1: 130050K .......... .......... .......... .......... .......... 5% 134M 14s Step #1: 130100K .......... .......... .......... .......... .......... 5% 119M 14s Step #1: 130150K .......... .......... .......... .......... .......... 5% 118M 14s Step #1: 130200K .......... .......... .......... .......... .......... 5% 93.7M 14s Step #1: 130250K .......... .......... .......... .......... .......... 5% 120M 14s Step #1: 130300K .......... .......... .......... .......... .......... 5% 125M 14s Step #1: 130350K .......... .......... .......... .......... .......... 5% 173M 14s Step #1: 130400K .......... .......... .......... .......... .......... 5% 208M 14s Step #1: 130450K .......... .......... .......... .......... .......... 5% 174M 14s Step #1: 130500K .......... .......... .......... .......... .......... 5% 212M 14s Step #1: 130550K .......... .......... .......... .......... .......... 5% 190M 14s Step #1: 130600K .......... .......... .......... .......... .......... 5% 212M 14s Step #1: 130650K .......... .......... .......... .......... .......... 5% 67.6M 14s Step #1: 130700K .......... .......... .......... .......... .......... 5% 232M 14s Step #1: 130750K .......... .......... .......... .......... .......... 5% 183M 14s Step #1: 130800K .......... .......... .......... .......... .......... 5% 217M 14s Step #1: 130850K .......... .......... .......... .......... .......... 5% 207M 14s Step #1: 130900K .......... .......... .......... .......... .......... 5% 202M 14s Step #1: 130950K .......... .......... .......... .......... .......... 5% 185M 14s Step #1: 131000K .......... .......... .......... .......... .......... 5% 204M 14s Step #1: 131050K .......... .......... .......... .......... .......... 5% 207M 14s Step #1: 131100K .......... .......... .......... .......... .......... 5% 211M 14s Step #1: 131150K .......... .......... .......... .......... .......... 5% 177M 14s Step #1: 131200K .......... .......... .......... .......... .......... 5% 216M 14s Step #1: 131250K .......... .......... .......... .......... .......... 5% 208M 14s Step #1: 131300K .......... .......... .......... .......... .......... 5% 213M 14s Step #1: 131350K .......... .......... .......... .......... .......... 5% 178M 14s Step #1: 131400K .......... .......... .......... .......... .......... 5% 223M 14s Step #1: 131450K .......... .......... .......... .......... .......... 5% 224M 14s Step #1: 131500K .......... .......... .......... .......... .......... 5% 214M 14s Step #1: 131550K .......... .......... .......... .......... .......... 5% 181M 14s Step #1: 131600K .......... .......... .......... .......... .......... 5% 214M 14s Step #1: 131650K .......... .......... .......... .......... .......... 5% 221M 14s Step #1: 131700K .......... .......... .......... .......... .......... 5% 206M 14s Step #1: 131750K .......... .......... .......... .......... .......... 5% 176M 14s Step #1: 131800K .......... .......... .......... .......... .......... 5% 218M 14s Step #1: 131850K .......... .......... .......... .......... .......... 5% 126M 14s Step #1: 131900K .......... .......... .......... .......... .......... 5% 141M 14s Step #1: 131950K .......... .......... .......... .......... .......... 5% 78.0M 14s Step #1: 132000K .......... .......... .......... .......... .......... 5% 131M 14s Step #1: 132050K .......... .......... .......... .......... .......... 5% 143M 14s Step #1: 132100K .......... .......... .......... .......... .......... 5% 134M 14s Step #1: 132150K .......... .......... .......... .......... .......... 5% 149M 14s Step #1: 132200K .......... .......... .......... .......... .......... 5% 219M 14s Step #1: 132250K .......... .......... .......... .......... .......... 5% 168M 14s Step #1: 132300K .......... .......... .......... .......... .......... 5% 226M 14s Step #1: 132350K .......... .......... .......... .......... .......... 5% 184M 14s Step #1: 132400K .......... .......... .......... .......... .......... 5% 210M 14s Step #1: 132450K .......... .......... .......... .......... .......... 5% 220M 14s Step #1: 132500K .......... .......... .......... .......... .......... 5% 209M 14s Step #1: 132550K .......... .......... .......... .......... .......... 5% 187M 14s Step #1: 132600K .......... .......... .......... .......... .......... 5% 213M 14s Step #1: 132650K .......... .......... .......... .......... .......... 5% 218M 14s Step #1: 132700K .......... .......... .......... .......... .......... 5% 69.3M 14s Step #1: 132750K .......... .......... .......... .......... .......... 5% 187M 14s Step #1: 132800K .......... .......... .......... .......... .......... 5% 203M 14s Step #1: 132850K .......... .......... .......... .......... .......... 5% 209M 14s Step #1: 132900K .......... .......... .......... .......... .......... 5% 225M 14s Step #1: 132950K .......... .......... .......... .......... .......... 5% 197M 14s Step #1: 133000K .......... .......... .......... .......... .......... 5% 232M 14s Step #1: 133050K .......... .......... .......... .......... .......... 5% 215M 14s Step #1: 133100K .......... .......... .......... .......... .......... 5% 207M 14s Step #1: 133150K .......... .......... .......... .......... .......... 5% 182M 14s Step #1: 133200K .......... .......... .......... .......... .......... 5% 210M 14s Step #1: 133250K .......... .......... .......... .......... .......... 5% 235M 14s Step #1: 133300K .......... .......... .......... .......... .......... 5% 185M 14s Step #1: 133350K .......... .......... .......... .......... .......... 5% 182M 14s Step #1: 133400K .......... .......... .......... .......... .......... 5% 230M 14s Step #1: 133450K .......... .......... .......... .......... .......... 5% 218M 14s Step #1: 133500K .......... .......... .......... .......... .......... 5% 213M 14s Step #1: 133550K .......... .......... .......... .......... .......... 5% 176M 14s Step #1: 133600K .......... .......... .......... .......... .......... 5% 206M 14s Step #1: 133650K .......... .......... .......... .......... .......... 5% 146M 14s Step #1: 133700K .......... .......... .......... .......... .......... 5% 112M 14s Step #1: 133750K .......... .......... .......... .......... .......... 5% 102M 14s Step #1: 133800K .......... .......... .......... .......... .......... 5% 105M 14s Step #1: 133850K .......... .......... .......... .......... .......... 5% 134M 14s Step #1: 133900K .......... .......... .......... .......... .......... 5% 158M 14s Step #1: 133950K .......... .......... .......... .......... .......... 5% 125M 14s Step #1: 134000K .......... .......... .......... .......... .......... 5% 140M 14s Step #1: 134050K .......... .......... .......... .......... .......... 5% 161M 14s Step #1: 134100K .......... .......... .......... .......... .......... 5% 188M 14s Step #1: 134150K .......... .......... .......... .......... .......... 5% 184M 14s Step #1: 134200K .......... .......... .......... .......... .......... 5% 205M 14s Step #1: 134250K .......... .......... .......... .......... .......... 5% 210M 14s Step #1: 134300K .......... .......... .......... .......... .......... 5% 192M 14s Step #1: 134350K .......... .......... .......... .......... .......... 5% 182M 14s Step #1: 134400K .......... .......... .......... .......... .......... 5% 221M 14s Step #1: 134450K .......... .......... .......... .......... .......... 5% 211M 14s Step #1: 134500K .......... .......... .......... .......... .......... 5% 217M 14s Step #1: 134550K .......... .......... .......... .......... .......... 5% 188M 14s Step #1: 134600K .......... .......... .......... .......... .......... 5% 196M 14s Step #1: 134650K .......... .......... .......... .......... .......... 5% 212M 14s Step #1: 134700K .......... .......... .......... .......... .......... 5% 206M 14s Step #1: 134750K .......... .......... .......... .......... .......... 5% 66.7M 14s Step #1: 134800K .......... .......... .......... .......... .......... 5% 200M 14s Step #1: 134850K .......... .......... .......... .......... .......... 5% 208M 14s Step #1: 134900K .......... .......... .......... .......... .......... 5% 219M 14s Step #1: 134950K .......... .......... .......... .......... .......... 5% 186M 14s Step #1: 135000K .......... .......... .......... .......... .......... 5% 218M 14s Step #1: 135050K .......... .......... .......... .......... .......... 5% 210M 14s Step #1: 135100K .......... .......... .......... .......... .......... 5% 196M 14s Step #1: 135150K .......... .......... .......... .......... .......... 6% 184M 14s Step #1: 135200K .......... .......... .......... .......... .......... 6% 204M 14s Step #1: 135250K .......... .......... .......... .......... .......... 6% 211M 14s Step #1: 135300K .......... .......... .......... .......... .......... 6% 208M 14s Step #1: 135350K .......... .......... .......... .......... .......... 6% 184M 14s Step #1: 135400K .......... .......... .......... .......... .......... 6% 150M 14s Step #1: 135450K .......... .......... .......... .......... .......... 6% 108M 14s Step #1: 135500K .......... .......... .......... .......... .......... 6% 125M 14s Step #1: 135550K .......... .......... .......... .......... .......... 6% 86.5M 14s Step #1: 135600K .......... .......... .......... .......... .......... 6% 107M 14s Step #1: 135650K .......... .......... .......... .......... .......... 6% 163M 14s Step #1: 135700K .......... .......... .......... .......... .......... 6% 193M 14s Step #1: 135750K .......... .......... .......... .......... .......... 6% 176M 14s Step #1: 135800K .......... .......... .......... .......... .......... 6% 202M 14s Step #1: 135850K .......... .......... .......... .......... .......... 6% 173M 14s Step #1: 135900K .......... .......... .......... .......... .......... 6% 205M 14s Step #1: 135950K .......... .......... .......... .......... .......... 6% 177M 14s Step #1: 136000K .......... .......... .......... .......... .......... 6% 209M 14s Step #1: 136050K .......... .......... .......... .......... .......... 6% 212M 14s Step #1: 136100K .......... .......... .......... .......... .......... 6% 202M 14s Step #1: 136150K .......... .......... .......... .......... .......... 6% 181M 14s Step #1: 136200K .......... .......... .......... .......... .......... 6% 189M 14s Step #1: 136250K .......... .......... .......... .......... .......... 6% 127M 14s Step #1: 136300K .......... .......... .......... .......... .......... 6% 187M 14s Step #1: 136350K .......... .......... .......... .......... .......... 6% 175M 14s Step #1: 136400K .......... .......... .......... .......... .......... 6% 192M 14s Step #1: 136450K .......... .......... .......... .......... .......... 6% 207M 14s Step #1: 136500K .......... .......... .......... .......... .......... 6% 224M 14s Step #1: 136550K .......... .......... .......... .......... .......... 6% 184M 14s Step #1: 136600K .......... .......... .......... .......... .......... 6% 169M 14s Step #1: 136650K .......... .......... .......... .......... .......... 6% 214M 14s Step #1: 136700K .......... .......... .......... .......... .......... 6% 212M 14s Step #1: 136750K .......... .......... .......... .......... .......... 6% 63.9M 14s Step #1: 136800K .......... .......... .......... .......... .......... 6% 215M 14s Step #1: 136850K .......... .......... .......... .......... .......... 6% 216M 14s Step #1: 136900K .......... .......... .......... .......... .......... 6% 184M 14s Step #1: 136950K .......... .......... .......... .......... .......... 6% 199M 14s Step #1: 137000K .......... .......... .......... .......... .......... 6% 213M 14s Step #1: 137050K .......... .......... .......... .......... .......... 6% 217M 14s Step #1: 137100K .......... .......... .......... .......... .......... 6% 224M 14s Step #1: 137150K .......... .......... .......... .......... .......... 6% 85.2M 14s Step #1: 137200K .......... .......... .......... .......... .......... 6% 123M 14s Step #1: 137250K .......... .......... .......... .......... .......... 6% 105M 14s Step #1: 137300K .......... .......... .......... .......... .......... 6% 128M 14s Step #1: 137350K .......... .......... .......... .......... .......... 6% 133M 14s Step #1: 137400K .......... .......... .......... .......... .......... 6% 173M 14s Step #1: 137450K .......... .......... .......... .......... .......... 6% 160M 14s Step #1: 137500K .......... .......... .......... .......... .......... 6% 215M 14s Step #1: 137550K .......... .......... .......... .......... .......... 6% 182M 14s Step #1: 137600K .......... .......... .......... .......... .......... 6% 185M 14s Step #1: 137650K .......... .......... .......... .......... .......... 6% 215M 14s Step #1: 137700K .......... .......... .......... .......... .......... 6% 214M 14s Step #1: 137750K .......... .......... .......... .......... .......... 6% 202M 14s Step #1: 137800K .......... .......... .......... .......... .......... 6% 217M 14s Step #1: 137850K .......... .......... .......... .......... .......... 6% 210M 14s Step #1: 137900K .......... .......... .......... .......... .......... 6% 215M 14s Step #1: 137950K .......... .......... .......... .......... .......... 6% 171M 14s Step #1: 138000K .......... .......... .......... .......... .......... 6% 227M 14s Step #1: 138050K .......... .......... .......... .......... .......... 6% 221M 14s Step #1: 138100K .......... .......... .......... .......... .......... 6% 222M 14s Step #1: 138150K .......... .......... .......... .......... .......... 6% 179M 14s Step #1: 138200K .......... .......... .......... .......... .......... 6% 204M 14s Step #1: 138250K .......... .......... .......... .......... .......... 6% 216M 14s Step #1: 138300K .......... .......... .......... .......... .......... 6% 231M 14s Step #1: 138350K .......... .......... .......... .......... .......... 6% 174M 14s Step #1: 138400K .......... .......... .......... .......... .......... 6% 209M 14s Step #1: 138450K .......... .......... .......... .......... .......... 6% 221M 14s Step #1: 138500K .......... .......... .......... .......... .......... 6% 212M 14s Step #1: 138550K .......... .......... .......... .......... .......... 6% 191M 14s Step #1: 138600K .......... .......... .......... .......... .......... 6% 211M 14s Step #1: 138650K .......... .......... .......... .......... .......... 6% 204M 14s Step #1: 138700K .......... .......... .......... .......... .......... 6% 220M 14s Step #1: 138750K .......... .......... .......... .......... .......... 6% 180M 14s Step #1: 138800K .......... .......... .......... .......... .......... 6% 70.7M 14s Step #1: 138850K .......... .......... .......... .......... .......... 6% 224M 14s Step #1: 138900K .......... .......... .......... .......... .......... 6% 205M 14s Step #1: 138950K .......... .......... .......... .......... .......... 6% 154M 14s Step #1: 139000K .......... .......... .......... .......... .......... 6% 113M 14s Step #1: 139050K .......... .......... .......... .......... .......... 6% 103M 14s Step #1: 139100K .......... .......... .......... .......... .......... 6% 136M 14s Step #1: 139150K .......... .......... .......... .......... .......... 6% 108M 14s Step #1: 139200K .......... .......... .......... .......... .......... 6% 169M 14s Step #1: 139250K .......... .......... .......... .......... .......... 6% 189M 14s Step #1: 139300K .......... .......... .......... .......... .......... 6% 128M 14s Step #1: 139350K .......... .......... .......... .......... .......... 6% 189M 14s Step #1: 139400K .......... .......... .......... .......... .......... 6% 203M 14s Step #1: 139450K .......... .......... .......... .......... .......... 6% 181M 14s Step #1: 139500K .......... .......... .......... .......... .......... 6% 204M 14s Step #1: 139550K .......... .......... .......... .......... .......... 6% 181M 14s Step #1: 139600K .......... .......... .......... .......... .......... 6% 229M 14s Step #1: 139650K .......... .......... .......... .......... .......... 6% 209M 14s Step #1: 139700K .......... .......... .......... .......... .......... 6% 177M 14s Step #1: 139750K .......... .......... .......... .......... .......... 6% 198M 14s Step #1: 139800K .......... .......... .......... .......... .......... 6% 230M 14s Step #1: 139850K .......... .......... .......... .......... .......... 6% 191M 14s Step #1: 139900K .......... .......... .......... .......... .......... 6% 203M 14s Step #1: 139950K .......... .......... .......... .......... .......... 6% 174M 14s Step #1: 140000K .......... .......... .......... .......... .......... 6% 214M 14s Step #1: 140050K .......... .......... .......... .......... .......... 6% 195M 14s Step #1: 140100K .......... .......... .......... .......... .......... 6% 203M 14s Step #1: 140150K .......... .......... .......... .......... .......... 6% 184M 14s Step #1: 140200K .......... .......... .......... .......... .......... 6% 198M 14s Step #1: 140250K .......... .......... .......... .......... .......... 6% 208M 14s Step #1: 140300K .......... .......... .......... .......... .......... 6% 182M 14s Step #1: 140350K .......... .......... .......... .......... .......... 6% 175M 14s Step #1: 140400K .......... .......... .......... .......... .......... 6% 229M 14s Step #1: 140450K .......... .......... .......... .......... .......... 6% 196M 14s Step #1: 140500K .......... .......... .......... .......... .......... 6% 201M 14s Step #1: 140550K .......... .......... .......... .......... .......... 6% 178M 14s Step #1: 140600K .......... .......... .......... .......... .......... 6% 216M 14s Step #1: 140650K .......... .......... .......... .......... .......... 6% 211M 14s Step #1: 140700K .......... .......... .......... .......... .......... 6% 195M 14s Step #1: 140750K .......... .......... .......... .......... .......... 6% 175M 14s Step #1: 140800K .......... .......... .......... .......... .......... 6% 212M 14s Step #1: 140850K .......... .......... .......... .......... .......... 6% 47.9M 14s Step #1: 140900K .......... .......... .......... .......... .......... 6% 99.7M 14s Step #1: 140950K .......... .......... .......... .......... .......... 6% 112M 14s Step #1: 141000K .......... .......... .......... .......... .......... 6% 183M 14s Step #1: 141050K .......... .......... .......... .......... .......... 6% 188M 14s Step #1: 141100K .......... .......... .......... .......... .......... 6% 171M 14s Step #1: 141150K .......... .......... .......... .......... .......... 6% 156M 14s Step #1: 141200K .......... .......... .......... .......... .......... 6% 156M 14s Step #1: 141250K .......... .......... .......... .......... .......... 6% 184M 14s Step #1: 141300K .......... .......... .......... .......... .......... 6% 216M 14s Step #1: 141350K .......... .......... .......... .......... .......... 6% 186M 14s Step #1: 141400K .......... .......... .......... .......... .......... 6% 226M 14s Step #1: 141450K .......... .......... .......... .......... .......... 6% 211M 14s Step #1: 141500K .......... .......... .......... .......... .......... 6% 199M 14s Step #1: 141550K .......... .......... .......... .......... .......... 6% 181M 14s Step #1: 141600K .......... .......... .......... .......... .......... 6% 222M 14s Step #1: 141650K .......... .......... .......... .......... .......... 6% 209M 14s Step #1: 141700K .......... .......... .......... .......... .......... 6% 210M 14s Step #1: 141750K .......... .......... .......... .......... .......... 6% 180M 14s Step #1: 141800K .......... .......... .......... .......... .......... 6% 220M 14s Step #1: 141850K .......... .......... .......... .......... .......... 6% 210M 14s Step #1: 141900K .......... .......... .......... .......... .......... 6% 195M 14s Step #1: 141950K .......... .......... .......... .......... .......... 6% 181M 14s Step #1: 142000K .......... .......... .......... .......... .......... 6% 204M 14s Step #1: 142050K .......... .......... .......... .......... .......... 6% 206M 14s Step #1: 142100K .......... .......... .......... .......... .......... 6% 218M 14s Step #1: 142150K .......... .......... .......... .......... .......... 6% 189M 14s Step #1: 142200K .......... .......... .......... .......... .......... 6% 210M 14s Step #1: 142250K .......... .......... .......... .......... .......... 6% 191M 14s Step #1: 142300K .......... .......... .......... .......... .......... 6% 216M 14s Step #1: 142350K .......... .......... .......... .......... .......... 6% 185M 14s Step #1: 142400K .......... .......... .......... .......... .......... 6% 231M 14s Step #1: 142450K .......... .......... .......... .......... .......... 6% 220M 14s Step #1: 142500K .......... .......... .......... .......... .......... 6% 201M 14s Step #1: 142550K .......... .......... .......... .......... .......... 6% 191M 14s Step #1: 142600K .......... .......... .......... .......... .......... 6% 215M 14s Step #1: 142650K .......... .......... .......... .......... .......... 6% 222M 14s Step #1: 142700K .......... .......... .......... .......... .......... 6% 135M 14s Step #1: 142750K .......... .......... .......... .......... .......... 6% 85.6M 14s Step #1: 142800K .......... .......... .......... .......... .......... 6% 129M 14s Step #1: 142850K .......... .......... .......... .......... .......... 6% 118M 14s Step #1: 142900K .......... .......... .......... .......... .......... 6% 62.5M 14s Step #1: 142950K .......... .......... .......... .......... .......... 6% 193M 14s Step #1: 143000K .......... .......... .......... .......... .......... 6% 174M 14s Step #1: 143050K .......... .......... .......... .......... .......... 6% 172M 14s Step #1: 143100K .......... .......... .......... .......... .......... 6% 194M 14s Step #1: 143150K .......... .......... .......... .......... .......... 6% 195M 14s Step #1: 143200K .......... .......... .......... .......... .......... 6% 230M 14s Step #1: 143250K .......... .......... .......... .......... .......... 6% 204M 14s Step #1: 143300K .......... .......... .......... .......... .......... 6% 255M 14s Step #1: 143350K .......... .......... .......... .......... .......... 6% 217M 14s Step #1: 143400K .......... .......... .......... .......... .......... 6% 241M 14s Step #1: 143450K .......... .......... .......... .......... .......... 6% 228M 14s Step #1: 143500K .......... .......... .......... .......... .......... 6% 228M 14s Step #1: 143550K .......... .......... .......... .......... .......... 6% 193M 14s Step #1: 143600K .......... .......... .......... .......... .......... 6% 237M 14s Step #1: 143650K .......... .......... .......... .......... .......... 6% 250M 14s Step #1: 143700K .......... .......... .......... .......... .......... 6% 236M 14s Step #1: 143750K .......... .......... .......... .......... .......... 6% 206M 14s Step #1: 143800K .......... .......... .......... .......... .......... 6% 231M 14s Step #1: 143850K .......... .......... .......... .......... .......... 6% 238M 14s Step #1: 143900K .......... .......... .......... .......... .......... 6% 198M 14s Step #1: 143950K .......... .......... .......... .......... .......... 6% 198M 14s Step #1: 144000K .......... .......... .......... .......... .......... 6% 224M 14s Step #1: 144050K .......... .......... .......... .......... .......... 6% 210M 14s Step #1: 144100K .......... .......... .......... .......... .......... 6% 223M 14s Step #1: 144150K .......... .......... .......... .......... .......... 6% 193M 14s Step #1: 144200K .......... .......... .......... .......... .......... 6% 218M 14s Step #1: 144250K .......... .......... .......... .......... .......... 6% 225M 14s Step #1: 144300K .......... .......... .......... .......... .......... 6% 212M 14s Step #1: 144350K .......... .......... .......... .......... .......... 6% 185M 14s Step #1: 144400K .......... .......... .......... .......... .......... 6% 224M 14s Step #1: 144450K .......... .......... .......... .......... .......... 6% 209M 14s Step #1: 144500K .......... .......... .......... .......... .......... 6% 211M 14s Step #1: 144550K .......... .......... .......... .......... .......... 6% 170M 14s Step #1: 144600K .......... .......... .......... .......... .......... 6% 161M 14s Step #1: 144650K .......... .......... .......... .......... .......... 6% 146M 14s Step #1: 144700K .......... .......... .......... .......... .......... 6% 95.1M 14s Step #1: 144750K .......... .......... .......... .......... .......... 6% 92.2M 14s Step #1: 144800K .......... .......... .......... .......... .......... 6% 115M 14s Step #1: 144850K .......... .......... .......... .......... .......... 6% 204M 14s Step #1: 144900K .......... .......... .......... .......... .......... 6% 235M 14s Step #1: 144950K .......... .......... .......... .......... .......... 6% 60.6M 14s Step #1: 145000K .......... .......... .......... .......... .......... 6% 183M 14s Step #1: 145050K .......... .......... .......... .......... .......... 6% 209M 14s Step #1: 145100K .......... .......... .......... .......... .......... 6% 216M 14s Step #1: 145150K .......... .......... .......... .......... .......... 6% 187M 14s Step #1: 145200K .......... .......... .......... .......... .......... 6% 218M 14s Step #1: 145250K .......... .......... .......... .......... .......... 6% 218M 14s Step #1: 145300K .......... .......... .......... .......... .......... 6% 188M 14s Step #1: 145350K .......... .......... .......... .......... .......... 6% 209M 14s Step #1: 145400K .......... .......... .......... .......... .......... 6% 232M 14s Step #1: 145450K .......... .......... .......... .......... .......... 6% 240M 14s Step #1: 145500K .......... .......... .......... .......... .......... 6% 222M 14s Step #1: 145550K .......... .......... .......... .......... .......... 6% 192M 14s Step #1: 145600K .......... .......... .......... .......... .......... 6% 198M 14s Step #1: 145650K .......... .......... .......... .......... .......... 6% 211M 14s Step #1: 145700K .......... .......... .......... .......... .......... 6% 225M 14s Step #1: 145750K .......... .......... .......... .......... .......... 6% 196M 14s Step #1: 145800K .......... .......... .......... .......... .......... 6% 223M 14s Step #1: 145850K .......... .......... .......... .......... .......... 6% 213M 14s Step #1: 145900K .......... .......... .......... .......... .......... 6% 210M 14s Step #1: 145950K .......... .......... .......... .......... .......... 6% 150M 14s Step #1: 146000K .......... .......... .......... .......... .......... 6% 212M 14s Step #1: 146050K .......... .......... .......... .......... .......... 6% 221M 14s Step #1: 146100K .......... .......... .......... .......... .......... 6% 213M 14s Step #1: 146150K .......... .......... .......... .......... .......... 6% 183M 14s Step #1: 146200K .......... .......... .......... .......... .......... 6% 203M 14s Step #1: 146250K .......... .......... .......... .......... .......... 6% 221M 14s Step #1: 146300K .......... .......... .......... .......... .......... 6% 221M 14s Step #1: 146350K .......... .......... .......... .......... .......... 6% 165M 14s Step #1: 146400K .......... .......... .......... .......... .......... 6% 202M 14s Step #1: 146450K .......... .......... .......... .......... .......... 6% 168M 14s Step #1: 146500K .......... .......... .......... .......... .......... 6% 130M 14s Step #1: 146550K .......... .......... .......... .......... .......... 6% 98.9M 14s Step #1: 146600K .......... .......... .......... .......... .......... 6% 128M 14s Step #1: 146650K .......... .......... .......... .......... .......... 6% 130M 14s Step #1: 146700K .......... .......... .......... .......... .......... 6% 140M 14s Step #1: 146750K .......... .......... .......... .......... .......... 6% 119M 14s Step #1: 146800K .......... .......... .......... .......... .......... 6% 170M 14s Step #1: 146850K .......... .......... .......... .......... .......... 6% 233M 14s Step #1: 146900K .......... .......... .......... .......... .......... 6% 159M 14s Step #1: 146950K .......... .......... .......... .......... .......... 6% 174M 14s Step #1: 147000K .......... .......... .......... .......... .......... 6% 67.4M 14s Step #1: 147050K .......... .......... .......... .......... .......... 6% 209M 14s Step #1: 147100K .......... .......... .......... .......... .......... 6% 213M 14s Step #1: 147150K .......... .......... .......... .......... .......... 6% 199M 14s Step #1: 147200K .......... .......... .......... .......... .......... 6% 221M 14s Step #1: 147250K .......... .......... .......... .......... .......... 6% 214M 14s Step #1: 147300K .......... .......... .......... .......... .......... 6% 227M 14s Step #1: 147350K .......... .......... .......... .......... .......... 6% 211M 14s Step #1: 147400K .......... .......... .......... .......... .......... 6% 200M 14s Step #1: 147450K .......... .......... .......... .......... .......... 6% 203M 14s Step #1: 147500K .......... .......... .......... .......... .......... 6% 214M 14s Step #1: 147550K .......... .......... .......... .......... .......... 6% 193M 14s Step #1: 147600K .......... .......... .......... .......... .......... 6% 206M 14s Step #1: 147650K .......... .......... .......... .......... .......... 6% 212M 14s Step #1: 147700K .......... .......... .......... .......... .......... 6% 163M 14s Step #1: 147750K .......... .......... .......... .......... .......... 6% 186M 14s Step #1: 147800K .......... .......... .......... .......... .......... 6% 203M 14s Step #1: 147850K .......... .......... .......... .......... .......... 6% 222M 14s Step #1: 147900K .......... .......... .......... .......... .......... 6% 214M 14s Step #1: 147950K .......... .......... .......... .......... .......... 6% 179M 14s Step #1: 148000K .......... .......... .......... .......... .......... 6% 221M 14s Step #1: 148050K .......... .......... .......... .......... .......... 6% 216M 14s Step #1: 148100K .......... .......... .......... .......... .......... 6% 209M 14s Step #1: 148150K .......... .......... .......... .......... .......... 6% 177M 14s Step #1: 148200K .......... .......... .......... .......... .......... 6% 221M 14s Step #1: 148250K .......... .......... .......... .......... .......... 6% 161M 14s Step #1: 148300K .......... .......... .......... .......... .......... 6% 112M 14s Step #1: 148350K .......... .......... .......... .......... .......... 6% 109M 14s Step #1: 148400K .......... .......... .......... .......... .......... 6% 106M 14s Step #1: 148450K .......... .......... .......... .......... .......... 6% 153M 14s Step #1: 148500K .......... .......... .......... .......... .......... 6% 135M 14s Step #1: 148550K .......... .......... .......... .......... .......... 6% 139M 14s Step #1: 148600K .......... .......... .......... .......... .......... 6% 172M 14s Step #1: 148650K .......... .......... .......... .......... .......... 6% 208M 14s Step #1: 148700K .......... .......... .......... .......... .......... 6% 175M 14s Step #1: 148750K .......... .......... .......... .......... .......... 6% 183M 14s Step #1: 148800K .......... .......... .......... .......... .......... 6% 207M 14s Step #1: 148850K .......... .......... .......... .......... .......... 6% 221M 14s Step #1: 148900K .......... .......... .......... .......... .......... 6% 217M 14s Step #1: 148950K .......... .......... .......... .......... .......... 6% 199M 14s Step #1: 149000K .......... .......... .......... .......... .......... 6% 212M 14s Step #1: 149050K .......... .......... .......... .......... .......... 6% 66.9M 14s Step #1: 149100K .......... .......... .......... .......... .......... 6% 225M 14s Step #1: 149150K .......... .......... .......... .......... .......... 6% 182M 14s Step #1: 149200K .......... .......... .......... .......... .......... 6% 243M 14s Step #1: 149250K .......... .......... .......... .......... .......... 6% 234M 14s Step #1: 149300K .......... .......... .......... .......... .......... 6% 235M 14s Step #1: 149350K .......... .......... .......... .......... .......... 6% 207M 14s Step #1: 149400K .......... .......... .......... .......... .......... 6% 217M 14s Step #1: 149450K .......... .......... .......... .......... .......... 6% 218M 14s Step #1: 149500K .......... .......... .......... .......... .......... 6% 228M 14s Step #1: 149550K .......... .......... .......... .......... .......... 6% 186M 14s Step #1: 149600K .......... .......... .......... .......... .......... 6% 210M 14s Step #1: 149650K .......... .......... .......... .......... .......... 6% 199M 14s Step #1: 149700K .......... .......... .......... .......... .......... 6% 220M 14s Step #1: 149750K .......... .......... .......... .......... .......... 6% 193M 14s Step #1: 149800K .......... .......... .......... .......... .......... 6% 225M 14s Step #1: 149850K .......... .......... .......... .......... .......... 6% 226M 14s Step #1: 149900K .......... .......... .......... .......... .......... 6% 207M 14s Step #1: 149950K .......... .......... .......... .......... .......... 6% 172M 14s Step #1: 150000K .......... .......... .......... .......... .......... 6% 206M 14s Step #1: 150050K .......... .......... .......... .......... .......... 6% 208M 14s Step #1: 150100K .......... .......... .......... .......... .......... 6% 207M 14s Step #1: 150150K .......... .......... .......... .......... .......... 6% 115M 14s Step #1: 150200K .......... .......... .......... .......... .......... 6% 109M 14s Step #1: 150250K .......... .......... .......... .......... .......... 6% 119M 14s Step #1: 150300K .......... .......... .......... .......... .......... 6% 113M 14s Step #1: 150350K .......... .......... .......... .......... .......... 6% 132M 14s Step #1: 150400K .......... .......... .......... .......... .......... 6% 219M 14s Step #1: 150450K .......... .......... .......... .......... .......... 6% 145M 14s Step #1: 150500K .......... .......... .......... .......... .......... 6% 167M 14s Step #1: 150550K .......... .......... .......... .......... .......... 6% 151M 14s Step #1: 150600K .......... .......... .......... .......... .......... 6% 212M 14s Step #1: 150650K .......... .......... .......... .......... .......... 6% 210M 14s Step #1: 150700K .......... .......... .......... .......... .......... 6% 197M 14s Step #1: 150750K .......... .......... .......... .......... .......... 6% 184M 14s Step #1: 150800K .......... .......... .......... .......... .......... 6% 208M 14s Step #1: 150850K .......... .......... .......... .......... .......... 6% 219M 14s Step #1: 150900K .......... .......... .......... .......... .......... 6% 206M 14s Step #1: 150950K .......... .......... .......... .......... .......... 6% 174M 14s Step #1: 151000K .......... .......... .......... .......... .......... 6% 215M 14s Step #1: 151050K .......... .......... .......... .......... .......... 6% 224M 14s Step #1: 151100K .......... .......... .......... .......... .......... 6% 67.2M 14s Step #1: 151150K .......... .......... .......... .......... .......... 6% 197M 14s Step #1: 151200K .......... .......... .......... .......... .......... 6% 214M 14s Step #1: 151250K .......... .......... .......... .......... .......... 6% 191M 14s Step #1: 151300K .......... .......... .......... .......... .......... 6% 229M 14s Step #1: 151350K .......... .......... .......... .......... .......... 6% 186M 14s Step #1: 151400K .......... .......... .......... .......... .......... 6% 218M 14s Step #1: 151450K .......... .......... .......... .......... .......... 6% 194M 14s Step #1: 151500K .......... .......... .......... .......... .......... 6% 223M 14s Step #1: 151550K .......... .......... .......... .......... .......... 6% 182M 14s Step #1: 151600K .......... .......... .......... .......... .......... 6% 214M 14s Step #1: 151650K .......... .......... .......... .......... .......... 6% 207M 14s Step #1: 151700K .......... .......... .......... .......... .......... 6% 201M 14s Step #1: 151750K .......... .......... .......... .......... .......... 6% 192M 14s Step #1: 151800K .......... .......... .......... .......... .......... 6% 213M 14s Step #1: 151850K .......... .......... .......... .......... .......... 6% 214M 14s Step #1: 151900K .......... .......... .......... .......... .......... 6% 236M 14s Step #1: 151950K .......... .......... .......... .......... .......... 6% 197M 14s Step #1: 152000K .......... .......... .......... .......... .......... 6% 101M 14s Step #1: 152050K .......... .......... .......... .......... .......... 6% 103M 14s Step #1: 152100K .......... .......... .......... .......... .......... 6% 139M 14s Step #1: 152150K .......... .......... .......... .......... .......... 6% 142M 14s Step #1: 152200K .......... .......... .......... .......... .......... 6% 130M 14s Step #1: 152250K .......... .......... .......... .......... .......... 6% 145M 14s Step #1: 152300K .......... .......... .......... .......... .......... 6% 144M 14s Step #1: 152350K .......... .......... .......... .......... .......... 6% 120M 14s Step #1: 152400K .......... .......... .......... .......... .......... 6% 224M 14s Step #1: 152450K .......... .......... .......... .......... .......... 6% 208M 14s Step #1: 152500K .......... .......... .......... .......... .......... 6% 202M 14s Step #1: 152550K .......... .......... .......... .......... .......... 6% 192M 14s Step #1: 152600K .......... .......... .......... .......... .......... 6% 210M 14s Step #1: 152650K .......... .......... .......... .......... .......... 6% 216M 14s Step #1: 152700K .......... .......... .......... .......... .......... 6% 204M 14s Step #1: 152750K .......... .......... .......... .......... .......... 6% 175M 14s Step #1: 152800K .......... .......... .......... .......... .......... 6% 205M 14s Step #1: 152850K .......... .......... .......... .......... .......... 6% 202M 14s Step #1: 152900K .......... .......... .......... .......... .......... 6% 225M 14s Step #1: 152950K .......... .......... .......... .......... .......... 6% 195M 14s Step #1: 153000K .......... .......... .......... .......... .......... 6% 202M 14s Step #1: 153050K .......... .......... .......... .......... .......... 6% 222M 14s Step #1: 153100K .......... .......... .......... .......... .......... 6% 215M 14s Step #1: 153150K .......... .......... .......... .......... .......... 6% 67.2M 14s Step #1: 153200K .......... .......... .......... .......... .......... 6% 208M 14s Step #1: 153250K .......... .......... .......... .......... .......... 6% 209M 14s Step #1: 153300K .......... .......... .......... .......... .......... 6% 219M 14s Step #1: 153350K .......... .......... .......... .......... .......... 6% 200M 14s Step #1: 153400K .......... .......... .......... .......... .......... 6% 206M 14s Step #1: 153450K .......... .......... .......... .......... .......... 6% 229M 13s Step #1: 153500K .......... .......... .......... .......... .......... 6% 209M 13s Step #1: 153550K .......... .......... .......... .......... .......... 6% 201M 13s Step #1: 153600K .......... .......... .......... .......... .......... 6% 219M 13s Step #1: 153650K .......... .......... .......... .......... .......... 6% 222M 13s Step #1: 153700K .......... .......... .......... .......... .......... 6% 220M 13s Step #1: 153750K .......... .......... .......... .......... .......... 6% 196M 13s Step #1: 153800K .......... .......... .......... .......... .......... 6% 131M 13s Step #1: 153850K .......... .......... .......... .......... .......... 6% 126M 13s Step #1: 153900K .......... .......... .......... .......... .......... 6% 123M 13s Step #1: 153950K .......... .......... .......... .......... .......... 6% 125M 13s Step #1: 154000K .......... .......... .......... .......... .......... 6% 113M 13s Step #1: 154050K .......... .......... .......... .......... .......... 6% 108M 13s Step #1: 154100K .......... .......... .......... .......... .......... 6% 177M 13s Step #1: 154150K .......... .......... .......... .......... .......... 6% 127M 13s Step #1: 154200K .......... .......... .......... .......... .......... 6% 192M 13s Step #1: 154250K .......... .......... .......... .......... .......... 6% 214M 13s Step #1: 154300K .......... .......... .......... .......... .......... 6% 192M 13s Step #1: 154350K .......... .......... .......... .......... .......... 6% 192M 13s Step #1: 154400K .......... .......... .......... .......... .......... 6% 210M 13s Step #1: 154450K .......... .......... .......... .......... .......... 6% 220M 13s Step #1: 154500K .......... .......... .......... .......... .......... 6% 222M 13s Step #1: 154550K .......... .......... .......... .......... .......... 6% 192M 13s Step #1: 154600K .......... .......... .......... .......... .......... 6% 190M 13s Step #1: 154650K .......... .......... .......... .......... .......... 6% 198M 13s Step #1: 154700K .......... .......... .......... .......... .......... 6% 213M 13s Step #1: 154750K .......... .......... .......... .......... .......... 6% 180M 13s Step #1: 154800K .......... .......... .......... .......... .......... 6% 223M 13s Step #1: 154850K .......... .......... .......... .......... .......... 6% 201M 13s Step #1: 154900K .......... .......... .......... .......... .......... 6% 219M 13s Step #1: 154950K .......... .......... .......... .......... .......... 6% 205M 13s Step #1: 155000K .......... .......... .......... .......... .......... 6% 207M 13s Step #1: 155050K .......... .......... .......... .......... .......... 6% 203M 13s Step #1: 155100K .......... .......... .......... .......... .......... 6% 198M 13s Step #1: 155150K .......... .......... .......... .......... .......... 6% 181M 13s Step #1: 155200K .......... .......... .......... .......... .......... 6% 71.1M 13s Step #1: 155250K .......... .......... .......... .......... .......... 6% 223M 13s Step #1: 155300K .......... .......... .......... .......... .......... 6% 210M 13s Step #1: 155350K .......... .......... .......... .......... .......... 6% 186M 13s Step #1: 155400K .......... .......... .......... .......... .......... 6% 220M 13s Step #1: 155450K .......... .......... .......... .......... .......... 6% 212M 13s Step #1: 155500K .......... .......... .......... .......... .......... 6% 225M 13s Step #1: 155550K .......... .......... .......... .......... .......... 6% 134M 13s Step #1: 155600K .......... .......... .......... .......... .......... 6% 152M 13s Step #1: 155650K .......... .......... .......... .......... .......... 6% 109M 13s Step #1: 155700K .......... .......... .......... .......... .......... 6% 135M 13s Step #1: 155750K .......... .......... .......... .......... .......... 6% 117M 13s Step #1: 155800K .......... .......... .......... .......... .......... 6% 157M 13s Step #1: 155850K .......... .......... .......... .......... .......... 6% 184M 13s Step #1: 155900K .......... .......... .......... .......... .......... 6% 152M 13s Step #1: 155950K .......... .......... .......... .......... .......... 6% 133M 13s Step #1: 156000K .......... .......... .......... .......... .......... 6% 174M 13s Step #1: 156050K .......... .......... .......... .......... .......... 6% 198M 13s Step #1: 156100K .......... .......... .......... .......... .......... 6% 217M 13s Step #1: 156150K .......... .......... .......... .......... .......... 6% 180M 13s Step #1: 156200K .......... .......... .......... .......... .......... 6% 202M 13s Step #1: 156250K .......... .......... .......... .......... .......... 6% 222M 13s Step #1: 156300K .......... .......... .......... .......... .......... 6% 215M 13s Step #1: 156350K .......... .......... .......... .......... .......... 6% 179M 13s Step #1: 156400K .......... .......... .......... .......... .......... 6% 201M 13s Step #1: 156450K .......... .......... .......... .......... .......... 6% 205M 13s Step #1: 156500K .......... .......... .......... .......... .......... 6% 214M 13s Step #1: 156550K .......... .......... .......... .......... .......... 6% 186M 13s Step #1: 156600K .......... .......... .......... .......... .......... 6% 193M 13s Step #1: 156650K .......... .......... .......... .......... .......... 6% 208M 13s Step #1: 156700K .......... .......... .......... .......... .......... 6% 211M 13s Step #1: 156750K .......... .......... .......... .......... .......... 6% 173M 13s Step #1: 156800K .......... .......... .......... .......... .......... 6% 200M 13s Step #1: 156850K .......... .......... .......... .......... .......... 6% 193M 13s Step #1: 156900K .......... .......... .......... .......... .......... 6% 204M 13s Step #1: 156950K .......... .......... .......... .......... .......... 6% 185M 13s Step #1: 157000K .......... .......... .......... .......... .......... 6% 201M 13s Step #1: 157050K .......... .......... .......... .......... .......... 6% 197M 13s Step #1: 157100K .......... .......... .......... .......... .......... 6% 197M 13s Step #1: 157150K .......... .......... .......... .......... .......... 6% 178M 13s Step #1: 157200K .......... .......... .......... .......... .......... 6% 210M 13s Step #1: 157250K .......... .......... .......... .......... .......... 6% 71.8M 13s Step #1: 157300K .......... .......... .......... .......... .......... 6% 197M 13s Step #1: 157350K .......... .......... .......... .......... .......... 6% 145M 13s Step #1: 157400K .......... .......... .......... .......... .......... 6% 114M 13s Step #1: 157450K .......... .......... .......... .......... .......... 6% 115M 13s Step #1: 157500K .......... .......... .......... .......... .......... 6% 119M 13s Step #1: 157550K .......... .......... .......... .......... .......... 6% 107M 13s Step #1: 157600K .......... .......... .......... .......... .......... 6% 162M 13s Step #1: 157650K .......... .......... .......... .......... .......... 6% 209M 13s Step #1: 157700K .......... .......... .......... .......... .......... 7% 185M 13s Step #1: 157750K .......... .......... .......... .......... .......... 7% 136M 13s Step #1: 157800K .......... .......... .......... .......... .......... 7% 175M 13s Step #1: 157850K .......... .......... .......... .......... .......... 7% 209M 13s Step #1: 157900K .......... .......... .......... .......... .......... 7% 227M 13s Step #1: 157950K .......... .......... .......... .......... .......... 7% 168M 13s Step #1: 158000K .......... .......... .......... .......... .......... 7% 226M 13s Step #1: 158050K .......... .......... .......... .......... .......... 7% 225M 13s Step #1: 158100K .......... .......... .......... .......... .......... 7% 190M 13s Step #1: 158150K .......... .......... .......... .......... .......... 7% 192M 13s Step #1: 158200K .......... .......... .......... .......... .......... 7% 230M 13s Step #1: 158250K .......... .......... .......... .......... .......... 7% 225M 13s Step #1: 158300K .......... .......... .......... .......... .......... 7% 233M 13s Step #1: 158350K .......... .......... .......... .......... .......... 7% 198M 13s Step #1: 158400K .......... .......... .......... .......... .......... 7% 183M 13s Step #1: 158450K .......... .......... .......... .......... .......... 7% 225M 13s Step #1: 158500K .......... .......... .......... .......... .......... 7% 211M 13s Step #1: 158550K .......... .......... .......... .......... .......... 7% 196M 13s Step #1: 158600K .......... .......... .......... .......... .......... 7% 210M 13s Step #1: 158650K .......... .......... .......... .......... .......... 7% 202M 13s Step #1: 158700K .......... .......... .......... .......... .......... 7% 213M 13s Step #1: 158750K .......... .......... .......... .......... .......... 7% 186M 13s Step #1: 158800K .......... .......... .......... .......... .......... 7% 218M 13s Step #1: 158850K .......... .......... .......... .......... .......... 7% 228M 13s Step #1: 158900K .......... .......... .......... .......... .......... 7% 205M 13s Step #1: 158950K .......... .......... .......... .......... .......... 7% 187M 13s Step #1: 159000K .......... .......... .......... .......... .......... 7% 211M 13s Step #1: 159050K .......... .......... .......... .......... .......... 7% 213M 13s Step #1: 159100K .......... .......... .......... .......... .......... 7% 216M 13s Step #1: 159150K .......... .......... .......... .......... .......... 7% 175M 13s Step #1: 159200K .......... .......... .......... .......... .......... 7% 168M 13s Step #1: 159250K .......... .......... .......... .......... .......... 7% 211M 13s Step #1: 159300K .......... .......... .......... .......... .......... 7% 44.8M 13s Step #1: 159350K .......... .......... .......... .......... .......... 7% 112M 13s Step #1: 159400K .......... .......... .......... .......... .......... 7% 129M 13s Step #1: 159450K .......... .......... .......... .......... .......... 7% 139M 13s Step #1: 159500K .......... .......... .......... .......... .......... 7% 195M 13s Step #1: 159550K .......... .......... .......... .......... .......... 7% 152M 13s Step #1: 159600K .......... .......... .......... .......... .......... 7% 182M 13s Step #1: 159650K .......... .......... .......... .......... .......... 7% 203M 13s Step #1: 159700K .......... .......... .......... .......... .......... 7% 219M 13s Step #1: 159750K .......... .......... .......... .......... .......... 7% 182M 13s Step #1: 159800K .......... .......... .......... .......... .......... 7% 251M 13s Step #1: 159850K .......... .......... .......... .......... .......... 7% 248M 13s Step #1: 159900K .......... .......... .......... .......... .......... 7% 231M 13s Step #1: 159950K .......... .......... .......... .......... .......... 7% 207M 13s Step #1: 160000K .......... .......... .......... .......... .......... 7% 240M 13s Step #1: 160050K .......... .......... .......... .......... .......... 7% 248M 13s Step #1: 160100K .......... .......... .......... .......... .......... 7% 249M 13s Step #1: 160150K .......... .......... .......... .......... .......... 7% 231M 13s Step #1: 160200K .......... .......... .......... .......... .......... 7% 218M 13s Step #1: 160250K .......... .......... .......... .......... .......... 7% 246M 13s Step #1: 160300K .......... .......... .......... .......... .......... 7% 244M 13s Step #1: 160350K .......... .......... .......... .......... .......... 7% 211M 13s Step #1: 160400K .......... .......... .......... .......... .......... 7% 228M 13s Step #1: 160450K .......... .......... .......... .......... .......... 7% 246M 13s Step #1: 160500K .......... .......... .......... .......... .......... 7% 249M 13s Step #1: 160550K .......... .......... .......... .......... .......... 7% 218M 13s Step #1: 160600K .......... .......... .......... .......... .......... 7% 240M 13s Step #1: 160650K .......... .......... .......... .......... .......... 7% 195M 13s Step #1: 160700K .......... .......... .......... .......... .......... 7% 144M 13s Step #1: 160750K .......... .......... .......... .......... .......... 7% 182M 13s Step #1: 160800K .......... .......... .......... .......... .......... 7% 176M 13s Step #1: 160850K .......... .......... .......... .......... .......... 7% 198M 13s Step #1: 160900K .......... .......... .......... .......... .......... 7% 197M 13s Step #1: 160950K .......... .......... .......... .......... .......... 7% 132M 13s Step #1: 161000K .......... .......... .......... .......... .......... 7% 192M 13s Step #1: 161050K .......... .......... .......... .......... .......... 7% 206M 13s Step #1: 161100K .......... .......... .......... .......... .......... 7% 47.3M 13s Step #1: 161150K .......... .......... .......... .......... .......... 7% 101M 13s Step #1: 161200K .......... .......... .......... .......... .......... 7% 88.7M 13s Step #1: 161250K .......... .......... .......... .......... .......... 7% 125M 13s Step #1: 161300K .......... .......... .......... .......... .......... 7% 190M 13s Step #1: 161350K .......... .......... .......... .......... .......... 7% 207M 13s Step #1: 161400K .......... .......... .......... .......... .......... 7% 169M 13s Step #1: 161450K .......... .......... .......... .......... .......... 7% 145M 13s Step #1: 161500K .......... .......... .......... .......... .......... 7% 198M 13s Step #1: 161550K .......... .......... .......... .......... .......... 7% 190M 13s Step #1: 161600K .......... .......... .......... .......... .......... 7% 211M 13s Step #1: 161650K .......... .......... .......... .......... .......... 7% 225M 13s Step #1: 161700K .......... .......... .......... .......... .......... 7% 179M 13s Step #1: 161750K .......... .......... .......... .......... .......... 7% 193M 13s Step #1: 161800K .......... .......... .......... .......... .......... 7% 218M 13s Step #1: 161850K .......... .......... .......... .......... .......... 7% 227M 13s Step #1: 161900K .......... .......... .......... .......... .......... 7% 215M 13s Step #1: 161950K .......... .......... .......... .......... .......... 7% 183M 13s Step #1: 162000K .......... .......... .......... .......... .......... 7% 216M 13s Step #1: 162050K .......... .......... .......... .......... .......... 7% 214M 13s Step #1: 162100K .......... .......... .......... .......... .......... 7% 220M 13s Step #1: 162150K .......... .......... .......... .......... .......... 7% 189M 13s Step #1: 162200K .......... .......... .......... .......... .......... 7% 201M 13s Step #1: 162250K .......... .......... .......... .......... .......... 7% 213M 13s Step #1: 162300K .......... .......... .......... .......... .......... 7% 217M 13s Step #1: 162350K .......... .......... .......... .......... .......... 7% 175M 13s Step #1: 162400K .......... .......... .......... .......... .......... 7% 201M 13s Step #1: 162450K .......... .......... .......... .......... .......... 7% 201M 13s Step #1: 162500K .......... .......... .......... .......... .......... 7% 229M 13s Step #1: 162550K .......... .......... .......... .......... .......... 7% 198M 13s Step #1: 162600K .......... .......... .......... .......... .......... 7% 214M 13s Step #1: 162650K .......... .......... .......... .......... .......... 7% 204M 13s Step #1: 162700K .......... .......... .......... .......... .......... 7% 216M 13s Step #1: 162750K .......... .......... .......... .......... .......... 7% 161M 13s Step #1: 162800K .......... .......... .......... .......... .......... 7% 220M 13s Step #1: 162850K .......... .......... .......... .......... .......... 7% 218M 13s Step #1: 162900K .......... .......... .......... .......... .......... 7% 57.6M 13s Step #1: 162950K .......... .......... .......... .......... .......... 7% 105M 13s Step #1: 163000K .......... .......... .......... .......... .......... 7% 113M 13s Step #1: 163050K .......... .......... .......... .......... .......... 7% 114M 13s Step #1: 163100K .......... .......... .......... .......... .......... 7% 135M 13s Step #1: 163150K .......... .......... .......... .......... .......... 7% 187M 13s Step #1: 163200K .......... .......... .......... .......... .......... 7% 154M 13s Step #1: 163250K .......... .......... .......... .......... .......... 7% 209M 13s Step #1: 163300K .......... .......... .......... .......... .......... 7% 172M 13s Step #1: 163350K .......... .......... .......... .......... .......... 7% 187M 13s Step #1: 163400K .......... .......... .......... .......... .......... 7% 205M 13s Step #1: 163450K .......... .......... .......... .......... .......... 7% 210M 13s Step #1: 163500K .......... .......... .......... .......... .......... 7% 210M 13s Step #1: 163550K .......... .......... .......... .......... .......... 7% 180M 13s Step #1: 163600K .......... .......... .......... .......... .......... 7% 206M 13s Step #1: 163650K .......... .......... .......... .......... .......... 7% 204M 13s Step #1: 163700K .......... .......... .......... .......... .......... 7% 205M 13s Step #1: 163750K .......... .......... .......... .......... .......... 7% 178M 13s Step #1: 163800K .......... .......... .......... .......... .......... 7% 223M 13s Step #1: 163850K .......... .......... .......... .......... .......... 7% 227M 13s Step #1: 163900K .......... .......... .......... .......... .......... 7% 174M 13s Step #1: 163950K .......... .......... .......... .......... .......... 7% 176M 13s Step #1: 164000K .......... .......... .......... .......... .......... 7% 217M 13s Step #1: 164050K .......... .......... .......... .......... .......... 7% 202M 13s Step #1: 164100K .......... .......... .......... .......... .......... 7% 203M 13s Step #1: 164150K .......... .......... .......... .......... .......... 7% 183M 13s Step #1: 164200K .......... .......... .......... .......... .......... 7% 204M 13s Step #1: 164250K .......... .......... .......... .......... .......... 7% 193M 13s Step #1: 164300K .......... .......... .......... .......... .......... 7% 220M 13s Step #1: 164350K .......... .......... .......... .......... .......... 7% 186M 13s Step #1: 164400K .......... .......... .......... .......... .......... 7% 221M 13s Step #1: 164450K .......... .......... .......... .......... .......... 7% 76.9M 13s Step #1: 164500K .......... .......... .......... .......... .......... 7% 182M 13s Step #1: 164550K .......... .......... .......... .......... .......... 7% 183M 13s Step #1: 164600K .......... .......... .......... .......... .......... 7% 204M 13s Step #1: 164650K .......... .......... .......... .......... .......... 7% 193M 13s Step #1: 164700K .......... .......... .......... .......... .......... 7% 130M 13s Step #1: 164750K .......... .......... .......... .......... .......... 7% 77.5M 13s Step #1: 164800K .......... .......... .......... .......... .......... 7% 96.6M 13s Step #1: 164850K .......... .......... .......... .......... .......... 7% 106M 13s Step #1: 164900K .......... .......... .......... .......... .......... 7% 216M 13s Step #1: 164950K .......... .......... .......... .......... .......... 7% 54.7M 13s Step #1: 165000K .......... .......... .......... .......... .......... 7% 178M 13s Step #1: 165050K .......... .......... .......... .......... .......... 7% 193M 13s Step #1: 165100K .......... .......... .......... .......... .......... 7% 213M 13s Step #1: 165150K .......... .......... .......... .......... .......... 7% 184M 13s Step #1: 165200K .......... .......... .......... .......... .......... 7% 209M 13s Step #1: 165250K .......... .......... .......... .......... .......... 7% 240M 13s Step #1: 165300K .......... .......... .......... .......... .......... 7% 189M 13s Step #1: 165350K .......... .......... .......... .......... .......... 7% 177M 13s Step #1: 165400K .......... .......... .......... .......... .......... 7% 221M 13s Step #1: 165450K .......... .......... .......... .......... .......... 7% 208M 13s Step #1: 165500K .......... .......... .......... .......... .......... 7% 214M 13s Step #1: 165550K .......... .......... .......... .......... .......... 7% 171M 13s Step #1: 165600K .......... .......... .......... .......... .......... 7% 214M 13s Step #1: 165650K .......... .......... .......... .......... .......... 7% 216M 13s Step #1: 165700K .......... .......... .......... .......... .......... 7% 148M 13s Step #1: 165750K .......... .......... .......... .......... .......... 7% 187M 13s Step #1: 165800K .......... .......... .......... .......... .......... 7% 228M 13s Step #1: 165850K .......... .......... .......... .......... .......... 7% 217M 13s Step #1: 165900K .......... .......... .......... .......... .......... 7% 207M 13s Step #1: 165950K .......... .......... .......... .......... .......... 7% 175M 13s Step #1: 166000K .......... .......... .......... .......... .......... 7% 233M 13s Step #1: 166050K .......... .......... .......... .......... .......... 7% 195M 13s Step #1: 166100K .......... .......... .......... .......... .......... 7% 204M 13s Step #1: 166150K .......... .......... .......... .......... .......... 7% 175M 13s Step #1: 166200K .......... .......... .......... .......... .......... 7% 203M 13s Step #1: 166250K .......... .......... .......... .......... .......... 7% 206M 13s Step #1: 166300K .......... .......... .......... .......... .......... 7% 198M 13s Step #1: 166350K .......... .......... .......... .......... .......... 7% 178M 13s Step #1: 166400K .......... .......... .......... .......... .......... 7% 211M 13s Step #1: 166450K .......... .......... .......... .......... .......... 7% 205M 13s Step #1: 166500K .......... .......... .......... .......... .......... 7% 115M 13s Step #1: 166550K .......... .......... .......... .......... .......... 7% 96.6M 13s Step #1: 166600K .......... .......... .......... .......... .......... 7% 104M 13s Step #1: 166650K .......... .......... .......... .......... .......... 7% 113M 13s Step #1: 166700K .......... .......... .......... .......... .......... 7% 152M 13s Step #1: 166750K .......... .......... .......... .......... .......... 7% 132M 13s Step #1: 166800K .......... .......... .......... .......... .......... 7% 66.3M 13s Step #1: 166850K .......... .......... .......... .......... .......... 7% 252M 13s Step #1: 166900K .......... .......... .......... .......... .......... 7% 234M 13s Step #1: 166950K .......... .......... .......... .......... .......... 7% 181M 13s Step #1: 167000K .......... .......... .......... .......... .......... 7% 202M 13s Step #1: 167050K .......... .......... .......... .......... .......... 7% 210M 13s Step #1: 167100K .......... .......... .......... .......... .......... 7% 207M 13s Step #1: 167150K .......... .......... .......... .......... .......... 7% 196M 13s Step #1: 167200K .......... .......... .......... .......... .......... 7% 232M 13s Step #1: 167250K .......... .......... .......... .......... .......... 7% 227M 13s Step #1: 167300K .......... .......... .......... .......... .......... 7% 222M 13s Step #1: 167350K .......... .......... .......... .......... .......... 7% 194M 13s Step #1: 167400K .......... .......... .......... .......... .......... 7% 232M 13s Step #1: 167450K .......... .......... .......... .......... .......... 7% 229M 13s Step #1: 167500K .......... .......... .......... .......... .......... 7% 181M 13s Step #1: 167550K .......... .......... .......... .......... .......... 7% 193M 13s Step #1: 167600K .......... .......... .......... .......... .......... 7% 208M 13s Step #1: 167650K .......... .......... .......... .......... .......... 7% 215M 13s Step #1: 167700K .......... .......... .......... .......... .......... 7% 209M 13s Step #1: 167750K .......... .......... .......... .......... .......... 7% 210M 13s Step #1: 167800K .......... .......... .......... .......... .......... 7% 221M 13s Step #1: 167850K .......... .......... .......... .......... .......... 7% 201M 13s Step #1: 167900K .......... .......... .......... .......... .......... 7% 220M 13s Step #1: 167950K .......... .......... .......... .......... .......... 7% 181M 13s Step #1: 168000K .......... .......... .......... .......... .......... 7% 219M 13s Step #1: 168050K .......... .......... .......... .......... .......... 7% 210M 13s Step #1: 168100K .......... .......... .......... .......... .......... 7% 196M 13s Step #1: 168150K .......... .......... .......... .......... .......... 7% 191M 13s Step #1: 168200K .......... .......... .......... .......... .......... 7% 217M 13s Step #1: 168250K .......... .......... .......... .......... .......... 7% 216M 13s Step #1: 168300K .......... .......... .......... .......... .......... 7% 205M 13s Step #1: 168350K .......... .......... .......... .......... .......... 7% 92.8M 13s Step #1: 168400K .......... .......... .......... .......... .......... 7% 117M 13s Step #1: 168450K .......... .......... .......... .......... .......... 7% 109M 13s Step #1: 168500K .......... .......... .......... .......... .......... 7% 114M 13s Step #1: 168550K .......... .......... .......... .......... .......... 7% 135M 13s Step #1: 168600K .......... .......... .......... .......... .......... 7% 64.2M 13s Step #1: 168650K .......... .......... .......... .......... .......... 7% 163M 13s Step #1: 168700K .......... .......... .......... .......... .......... 7% 154M 13s Step #1: 168750K .......... .......... .......... .......... .......... 7% 181M 13s Step #1: 168800K .......... .......... .......... .......... .......... 7% 197M 13s Step #1: 168850K .......... .......... .......... .......... .......... 7% 202M 13s Step #1: 168900K .......... .......... .......... .......... .......... 7% 219M 13s Step #1: 168950K .......... .......... .......... .......... .......... 7% 188M 13s Step #1: 169000K .......... .......... .......... .......... .......... 7% 213M 13s Step #1: 169050K .......... .......... .......... .......... .......... 7% 221M 13s Step #1: 169100K .......... .......... .......... .......... .......... 7% 223M 13s Step #1: 169150K .......... .......... .......... .......... .......... 7% 197M 13s Step #1: 169200K .......... .......... .......... .......... .......... 7% 222M 13s Step #1: 169250K .......... .......... .......... .......... .......... 7% 223M 13s Step #1: 169300K .......... .......... .......... .......... .......... 7% 233M 13s Step #1: 169350K .......... .......... .......... .......... .......... 7% 189M 13s Step #1: 169400K .......... .......... .......... .......... .......... 7% 192M 13s Step #1: 169450K .......... .......... .......... .......... .......... 7% 213M 13s Step #1: 169500K .......... .......... .......... .......... .......... 7% 208M 13s Step #1: 169550K .......... .......... .......... .......... .......... 7% 178M 13s Step #1: 169600K .......... .......... .......... .......... .......... 7% 249M 13s Step #1: 169650K .......... .......... .......... .......... .......... 7% 230M 13s Step #1: 169700K .......... .......... .......... .......... .......... 7% 219M 13s Step #1: 169750K .......... .......... .......... .......... .......... 7% 190M 13s Step #1: 169800K .......... .......... .......... .......... .......... 7% 222M 13s Step #1: 169850K .......... .......... .......... .......... .......... 7% 224M 13s Step #1: 169900K .......... .......... .......... .......... .......... 7% 213M 13s Step #1: 169950K .......... .......... .......... .......... .......... 7% 187M 13s Step #1: 170000K .......... .......... .......... .......... .......... 7% 222M 13s Step #1: 170050K .......... .......... .......... .......... .......... 7% 225M 13s Step #1: 170100K .......... .......... .......... .......... .......... 7% 225M 13s Step #1: 170150K .......... .......... .......... .......... .......... 7% 174M 13s Step #1: 170200K .......... .......... .......... .......... .......... 7% 129M 13s Step #1: 170250K .......... .......... .......... .......... .......... 7% 101M 13s Step #1: 170300K .......... .......... .......... .......... .......... 7% 116M 13s Step #1: 170350K .......... .......... .......... .......... .......... 7% 104M 13s Step #1: 170400K .......... .......... .......... .......... .......... 7% 161M 13s Step #1: 170450K .......... .......... .......... .......... .......... 7% 247M 13s Step #1: 170500K .......... .......... .......... .......... .......... 7% 240M 13s Step #1: 170550K .......... .......... .......... .......... .......... 7% 176M 13s Step #1: 170600K .......... .......... .......... .......... .......... 7% 164M 13s Step #1: 170650K .......... .......... .......... .......... .......... 7% 138M 13s Step #1: 170700K .......... .......... .......... .......... .......... 7% 190M 13s Step #1: 170750K .......... .......... .......... .......... .......... 7% 175M 13s Step #1: 170800K .......... .......... .......... .......... .......... 7% 221M 13s Step #1: 170850K .......... .......... .......... .......... .......... 7% 219M 13s Step #1: 170900K .......... .......... .......... .......... .......... 7% 198M 13s Step #1: 170950K .......... .......... .......... .......... .......... 7% 189M 13s Step #1: 171000K .......... .......... .......... .......... .......... 7% 214M 13s Step #1: 171050K .......... .......... .......... .......... .......... 7% 230M 13s Step #1: 171100K .......... .......... .......... .......... .......... 7% 227M 13s Step #1: 171150K .......... .......... .......... .......... .......... 7% 176M 13s Step #1: 171200K .......... .......... .......... .......... .......... 7% 188M 13s Step #1: 171250K .......... .......... .......... .......... .......... 7% 209M 13s Step #1: 171300K .......... .......... .......... .......... .......... 7% 184M 13s Step #1: 171350K .......... .......... .......... .......... .......... 7% 181M 13s Step #1: 171400K .......... .......... .......... .......... .......... 7% 214M 13s Step #1: 171450K .......... .......... .......... .......... .......... 7% 207M 13s Step #1: 171500K .......... .......... .......... .......... .......... 7% 204M 13s Step #1: 171550K .......... .......... .......... .......... .......... 7% 173M 13s Step #1: 171600K .......... .......... .......... .......... .......... 7% 208M 13s Step #1: 171650K .......... .......... .......... .......... .......... 7% 211M 13s Step #1: 171700K .......... .......... .......... .......... .......... 7% 197M 13s Step #1: 171750K .......... .......... .......... .......... .......... 7% 190M 13s Step #1: 171800K .......... .......... .......... .......... .......... 7% 208M 13s Step #1: 171850K .......... .......... .......... .......... .......... 7% 219M 13s Step #1: 171900K .......... .......... .......... .......... .......... 7% 214M 13s Step #1: 171950K .......... .......... .......... .......... .......... 7% 180M 13s Step #1: 172000K .......... .......... .......... .......... .......... 7% 210M 13s Step #1: 172050K .......... .......... .......... .......... .......... 7% 213M 13s Step #1: 172100K .......... .......... .......... .......... .......... 7% 143M 13s Step #1: 172150K .......... .......... .......... .......... .......... 7% 107M 13s Step #1: 172200K .......... .......... .......... .......... .......... 7% 143M 13s Step #1: 172250K .......... .......... .......... .......... .......... 7% 111M 13s Step #1: 172300K .......... .......... .......... .......... .......... 7% 117M 13s Step #1: 172350K .......... .......... .......... .......... .......... 7% 146M 13s Step #1: 172400K .......... .......... .......... .......... .......... 7% 144M 13s Step #1: 172450K .......... .......... .......... .......... .......... 7% 162M 13s Step #1: 172500K .......... .......... .......... .......... .......... 7% 204M 13s Step #1: 172550K .......... .......... .......... .......... .......... 7% 155M 13s Step #1: 172600K .......... .......... .......... .......... .......... 7% 208M 13s Step #1: 172650K .......... .......... .......... .......... .......... 7% 207M 13s Step #1: 172700K .......... .......... .......... .......... .......... 7% 196M 13s Step #1: 172750K .......... .......... .......... .......... .......... 7% 170M 13s Step #1: 172800K .......... .......... .......... .......... .......... 7% 201M 13s Step #1: 172850K .......... .......... .......... .......... .......... 7% 209M 13s Step #1: 172900K .......... .......... .......... .......... .......... 7% 209M 13s Step #1: 172950K .......... .......... .......... .......... .......... 7% 194M 13s Step #1: 173000K .......... .......... .......... .......... .......... 7% 180M 13s Step #1: 173050K .......... .......... .......... .......... .......... 7% 209M 13s Step #1: 173100K .......... .......... .......... .......... .......... 7% 205M 13s Step #1: 173150K .......... .......... .......... .......... .......... 7% 153M 13s Step #1: 173200K .......... .......... .......... .......... .......... 7% 198M 13s Step #1: 173250K .......... .......... .......... .......... .......... 7% 195M 13s Step #1: 173300K .......... .......... .......... .......... .......... 7% 227M 13s Step #1: 173350K .......... .......... .......... .......... .......... 7% 197M 13s Step #1: 173400K .......... .......... .......... .......... .......... 7% 208M 13s Step #1: 173450K .......... .......... .......... .......... .......... 7% 220M 13s Step #1: 173500K .......... .......... .......... .......... .......... 7% 188M 13s Step #1: 173550K .......... .......... .......... .......... .......... 7% 178M 13s Step #1: 173600K .......... .......... .......... .......... .......... 7% 215M 13s Step #1: 173650K .......... .......... .......... .......... .......... 7% 209M 13s Step #1: 173700K .......... .......... .......... .......... .......... 7% 209M 13s Step #1: 173750K .......... .......... .......... .......... .......... 7% 174M 13s Step #1: 173800K .......... .......... .......... .......... .......... 7% 211M 13s Step #1: 173850K .......... .......... .......... .......... .......... 7% 214M 13s Step #1: 173900K .......... .......... .......... .......... .......... 7% 206M 13s Step #1: 173950K .......... .......... .......... .......... .......... 7% 120M 13s Step #1: 174000K .......... .......... .......... .......... .......... 7% 95.8M 13s Step #1: 174050K .......... .......... .......... .......... .......... 7% 115M 13s Step #1: 174100K .......... .......... .......... .......... .......... 7% 110M 13s Step #1: 174150K .......... .......... .......... .......... .......... 7% 119M 13s Step #1: 174200K .......... .......... .......... .......... .......... 7% 212M 13s Step #1: 174250K .......... .......... .......... .......... .......... 7% 170M 13s Step #1: 174300K .......... .......... .......... .......... .......... 7% 225M 13s Step #1: 174350K .......... .......... .......... .......... .......... 7% 176M 13s Step #1: 174400K .......... .......... .......... .......... .......... 7% 224M 13s Step #1: 174450K .......... .......... .......... .......... .......... 7% 154M 13s Step #1: 174500K .......... .......... .......... .......... .......... 7% 210M 13s Step #1: 174550K .......... .......... .......... .......... .......... 7% 181M 13s Step #1: 174600K .......... .......... .......... .......... .......... 7% 213M 13s Step #1: 174650K .......... .......... .......... .......... .......... 7% 218M 13s Step #1: 174700K .......... .......... .......... .......... .......... 7% 204M 13s Step #1: 174750K .......... .......... .......... .......... .......... 7% 161M 13s Step #1: 174800K .......... .......... .......... .......... .......... 7% 192M 13s Step #1: 174850K .......... .......... .......... .......... .......... 7% 210M 13s Step #1: 174900K .......... .......... .......... .......... .......... 7% 214M 13s Step #1: 174950K .......... .......... .......... .......... .......... 7% 180M 13s Step #1: 175000K .......... .......... .......... .......... .......... 7% 189M 13s Step #1: 175050K .......... .......... .......... .......... .......... 7% 200M 13s Step #1: 175100K .......... .......... .......... .......... .......... 7% 208M 13s Step #1: 175150K .......... .......... .......... .......... .......... 7% 177M 13s Step #1: 175200K .......... .......... .......... .......... .......... 7% 208M 13s Step #1: 175250K .......... .......... .......... .......... .......... 7% 182M 13s Step #1: 175300K .......... .......... .......... .......... .......... 7% 206M 13s Step #1: 175350K .......... .......... .......... .......... .......... 7% 183M 13s Step #1: 175400K .......... .......... .......... .......... .......... 7% 212M 13s Step #1: 175450K .......... .......... .......... .......... .......... 7% 214M 13s Step #1: 175500K .......... .......... .......... .......... .......... 7% 208M 13s Step #1: 175550K .......... .......... .......... .......... .......... 7% 165M 13s Step #1: 175600K .......... .......... .......... .......... .......... 7% 184M 13s Step #1: 175650K .......... .......... .......... .......... .......... 7% 207M 13s Step #1: 175700K .......... .......... .......... .......... .......... 7% 232M 13s Step #1: 175750K .......... .......... .......... .......... .......... 7% 220M 13s Step #1: 175800K .......... .......... .......... .......... .......... 7% 230M 13s Step #1: 175850K .......... .......... .......... .......... .......... 7% 137M 13s Step #1: 175900K .......... .......... .......... .......... .......... 7% 108M 13s Step #1: 175950K .......... .......... .......... .......... .......... 7% 109M 13s Step #1: 176000K .......... .......... .......... .......... .......... 7% 143M 13s Step #1: 176050K .......... .......... .......... .......... .......... 7% 122M 13s Step #1: 176100K .......... .......... .......... .......... .......... 7% 227M 13s Step #1: 176150K .......... .......... .......... .......... .......... 7% 186M 13s Step #1: 176200K .......... .......... .......... .......... .......... 7% 214M 13s Step #1: 176250K .......... .......... .......... .......... .......... 7% 202M 13s Step #1: 176300K .......... .......... .......... .......... .......... 7% 158M 13s Step #1: 176350K .......... .......... .......... .......... .......... 7% 142M 13s Step #1: 176400K .......... .......... .......... .......... .......... 7% 187M 13s Step #1: 176450K .......... .......... .......... .......... .......... 7% 219M 13s Step #1: 176500K .......... .......... .......... .......... .......... 7% 222M 13s Step #1: 176550K .......... .......... .......... .......... .......... 7% 175M 13s Step #1: 176600K .......... .......... .......... .......... .......... 7% 205M 13s Step #1: 176650K .......... .......... .......... .......... .......... 7% 191M 13s Step #1: 176700K .......... .......... .......... .......... .......... 7% 201M 13s Step #1: 176750K .......... .......... .......... .......... .......... 7% 185M 13s Step #1: 176800K .......... .......... .......... .......... .......... 7% 212M 13s Step #1: 176850K .......... .......... .......... .......... .......... 7% 205M 13s Step #1: 176900K .......... .......... .......... .......... .......... 7% 223M 13s Step #1: 176950K .......... .......... .......... .......... .......... 7% 202M 13s Step #1: 177000K .......... .......... .......... .......... .......... 7% 228M 13s Step #1: 177050K .......... .......... .......... .......... .......... 7% 197M 13s Step #1: 177100K .......... .......... .......... .......... .......... 7% 218M 13s Step #1: 177150K .......... .......... .......... .......... .......... 7% 177M 13s Step #1: 177200K .......... .......... .......... .......... .......... 7% 210M 13s Step #1: 177250K .......... .......... .......... .......... .......... 7% 224M 13s Step #1: 177300K .......... .......... .......... .......... .......... 7% 186M 13s Step #1: 177350K .......... .......... .......... .......... .......... 7% 198M 13s Step #1: 177400K .......... .......... .......... .......... .......... 7% 202M 13s Step #1: 177450K .......... .......... .......... .......... .......... 7% 217M 13s Step #1: 177500K .......... .......... .......... .......... .......... 7% 216M 13s Step #1: 177550K .......... .......... .......... .......... .......... 7% 184M 13s Step #1: 177600K .......... .......... .......... .......... .......... 7% 188M 13s Step #1: 177650K .......... .......... .......... .......... .......... 7% 163M 13s Step #1: 177700K .......... .......... .......... .......... .......... 7% 210M 13s Step #1: 177750K .......... .......... .......... .......... .......... 7% 130M 13s Step #1: 177800K .......... .......... .......... .......... .......... 7% 121M 13s Step #1: 177850K .......... .......... .......... .......... .......... 7% 104M 13s Step #1: 177900K .......... .......... .......... .......... .......... 7% 126M 13s Step #1: 177950K .......... .......... .......... .......... .......... 7% 93.6M 13s Step #1: 178000K .......... .......... .......... .......... .......... 7% 150M 13s Step #1: 178050K .......... .......... .......... .......... .......... 7% 203M 13s Step #1: 178100K .......... .......... .......... .......... .......... 7% 183M 13s Step #1: 178150K .......... .......... .......... .......... .......... 7% 189M 13s Step #1: 178200K .......... .......... .......... .......... .......... 7% 140M 13s Step #1: 178250K .......... .......... .......... .......... .......... 7% 168M 13s Step #1: 178300K .......... .......... .......... .......... .......... 7% 206M 13s Step #1: 178350K .......... .......... .......... .......... .......... 7% 167M 13s Step #1: 178400K .......... .......... .......... .......... .......... 7% 196M 13s Step #1: 178450K .......... .......... .......... .......... .......... 7% 198M 13s Step #1: 178500K .......... .......... .......... .......... .......... 7% 217M 13s Step #1: 178550K .......... .......... .......... .......... .......... 7% 177M 13s Step #1: 178600K .......... .......... .......... .......... .......... 7% 190M 13s Step #1: 178650K .......... .......... .......... .......... .......... 7% 202M 13s Step #1: 178700K .......... .......... .......... .......... .......... 7% 223M 13s Step #1: 178750K .......... .......... .......... .......... .......... 7% 182M 13s Step #1: 178800K .......... .......... .......... .......... .......... 7% 211M 13s Step #1: 178850K .......... .......... .......... .......... .......... 7% 197M 13s Step #1: 178900K .......... .......... .......... .......... .......... 7% 207M 13s Step #1: 178950K .......... .......... .......... .......... .......... 7% 202M 13s Step #1: 179000K .......... .......... .......... .......... .......... 7% 210M 13s Step #1: 179050K .......... .......... .......... .......... .......... 7% 204M 13s Step #1: 179100K .......... .......... .......... .......... .......... 7% 200M 13s Step #1: 179150K .......... .......... .......... .......... .......... 7% 179M 13s Step #1: 179200K .......... .......... .......... .......... .......... 7% 210M 13s Step #1: 179250K .......... .......... .......... .......... .......... 7% 199M 13s Step #1: 179300K .......... .......... .......... .......... .......... 7% 207M 13s Step #1: 179350K .......... .......... .......... .......... .......... 7% 196M 13s Step #1: 179400K .......... .......... .......... .......... .......... 7% 189M 13s Step #1: 179450K .......... .......... .......... .......... .......... 7% 205M 13s Step #1: 179500K .......... .......... .......... .......... .......... 7% 214M 13s Step #1: 179550K .......... .......... .......... .......... .......... 7% 174M 13s Step #1: 179600K .......... .......... .......... .......... .......... 7% 109M 13s Step #1: 179650K .......... .......... .......... .......... .......... 7% 122M 13s Step #1: 179700K .......... .......... .......... .......... .......... 7% 122M 13s Step #1: 179750K .......... .......... .......... .......... .......... 7% 131M 13s Step #1: 179800K .......... .......... .......... .......... .......... 7% 120M 13s Step #1: 179850K .......... .......... .......... .......... .......... 7% 151M 13s Step #1: 179900K .......... .......... .......... .......... .......... 7% 156M 13s Step #1: 179950K .......... .......... .......... .......... .......... 7% 181M 13s Step #1: 180000K .......... .......... .......... .......... .......... 7% 172M 13s Step #1: 180050K .......... .......... .......... .......... .......... 7% 137M 13s Step #1: 180100K .......... .......... .......... .......... .......... 7% 183M 13s Step #1: 180150K .......... .......... .......... .......... .......... 7% 188M 13s Step #1: 180200K .......... .......... .......... .......... .......... 8% 221M 13s Step #1: 180250K .......... .......... .......... .......... .......... 8% 205M 13s Step #1: 180300K .......... .......... .......... .......... .......... 8% 206M 13s Step #1: 180350K .......... .......... .......... .......... .......... 8% 180M 13s Step #1: 180400K .......... .......... .......... .......... .......... 8% 199M 13s Step #1: 180450K .......... .......... .......... .......... .......... 8% 204M 13s Step #1: 180500K .......... .......... .......... .......... .......... 8% 208M 13s Step #1: 180550K .......... .......... .......... .......... .......... 8% 184M 13s Step #1: 180600K .......... .......... .......... .......... .......... 8% 217M 13s Step #1: 180650K .......... .......... .......... .......... .......... 8% 209M 13s Step #1: 180700K .......... .......... .......... .......... .......... 8% 219M 13s Step #1: 180750K .......... .......... .......... .......... .......... 8% 181M 13s Step #1: 180800K .......... .......... .......... .......... .......... 8% 208M 13s Step #1: 180850K .......... .......... .......... .......... .......... 8% 208M 13s Step #1: 180900K .......... .......... .......... .......... .......... 8% 199M 13s Step #1: 180950K .......... .......... .......... .......... .......... 8% 189M 13s Step #1: 181000K .......... .......... .......... .......... .......... 8% 212M 13s Step #1: 181050K .......... .......... .......... .......... .......... 8% 206M 13s Step #1: 181100K .......... .......... .......... .......... .......... 8% 226M 13s Step #1: 181150K .......... .......... .......... .......... .......... 8% 180M 13s Step #1: 181200K .......... .......... .......... .......... .......... 8% 214M 13s Step #1: 181250K .......... .......... .......... .......... .......... 8% 210M 13s Step #1: 181300K .......... .......... .......... .......... .......... 8% 211M 13s Step #1: 181350K .......... .......... .......... .......... .......... 8% 188M 13s Step #1: 181400K .......... .......... .......... .......... .......... 8% 202M 13s Step #1: 181450K .......... .......... .......... .......... .......... 8% 226M 13s Step #1: 181500K .......... .......... .......... .......... .......... 8% 126M 13s Step #1: 181550K .......... .......... .......... .......... .......... 8% 103M 13s Step #1: 181600K .......... .......... .......... .......... .......... 8% 136M 13s Step #1: 181650K .......... .......... .......... .......... .......... 8% 121M 13s Step #1: 181700K .......... .......... .......... .......... .......... 8% 149M 13s Step #1: 181750K .......... .......... .......... .......... .......... 8% 130M 13s Step #1: 181800K .......... .......... .......... .......... .......... 8% 213M 13s Step #1: 181850K .......... .......... .......... .......... .......... 8% 208M 13s Step #1: 181900K .......... .......... .......... .......... .......... 8% 135M 13s Step #1: 181950K .......... .......... .......... .......... .......... 8% 155M 13s Step #1: 182000K .......... .......... .......... .......... .......... 8% 160M 13s Step #1: 182050K .......... .......... .......... .......... .......... 8% 211M 13s Step #1: 182100K .......... .......... .......... .......... .......... 8% 205M 13s Step #1: 182150K .......... .......... .......... .......... .......... 8% 185M 13s Step #1: 182200K .......... .......... .......... .......... .......... 8% 195M 13s Step #1: 182250K .......... .......... .......... .......... .......... 8% 195M 13s Step #1: 182300K .......... .......... .......... .......... .......... 8% 202M 13s Step #1: 182350K .......... .......... .......... .......... .......... 8% 171M 13s Step #1: 182400K .......... .......... .......... .......... .......... 8% 214M 13s Step #1: 182450K .......... .......... .......... .......... .......... 8% 190M 13s Step #1: 182500K .......... .......... .......... .......... .......... 8% 205M 13s Step #1: 182550K .......... .......... .......... .......... .......... 8% 186M 13s Step #1: 182600K .......... .......... .......... .......... .......... 8% 200M 13s Step #1: 182650K .......... .......... .......... .......... .......... 8% 203M 13s Step #1: 182700K .......... .......... .......... .......... .......... 8% 194M 13s Step #1: 182750K .......... .......... .......... .......... .......... 8% 174M 13s Step #1: 182800K .......... .......... .......... .......... .......... 8% 221M 13s Step #1: 182850K .......... .......... .......... .......... .......... 8% 228M 13s Step #1: 182900K .......... .......... .......... .......... .......... 8% 192M 13s Step #1: 182950K .......... .......... .......... .......... .......... 8% 175M 13s Step #1: 183000K .......... .......... .......... .......... .......... 8% 201M 13s Step #1: 183050K .......... .......... .......... .......... .......... 8% 223M 13s Step #1: 183100K .......... .......... .......... .......... .......... 8% 202M 13s Step #1: 183150K .......... .......... .......... .......... .......... 8% 185M 13s Step #1: 183200K .......... .......... .......... .......... .......... 8% 208M 13s Step #1: 183250K .......... .......... .......... .......... .......... 8% 213M 13s Step #1: 183300K .......... .......... .......... .......... .......... 8% 214M 13s Step #1: 183350K .......... .......... .......... .......... .......... 8% 146M 13s Step #1: 183400K .......... .......... .......... .......... .......... 8% 164M 13s Step #1: 183450K .......... .......... .......... .......... .......... 8% 89.1M 13s Step #1: 183500K .......... .......... .......... .......... .......... 8% 114M 13s Step #1: 183550K .......... .......... .......... .......... .......... 8% 138M 13s Step #1: 183600K .......... .......... .......... .......... .......... 8% 156M 13s Step #1: 183650K .......... .......... .......... .......... .......... 8% 151M 13s Step #1: 183700K .......... .......... .......... .......... .......... 8% 185M 13s Step #1: 183750K .......... .......... .......... .......... .......... 8% 143M 13s Step #1: 183800K .......... .......... .......... .......... .......... 8% 183M 13s Step #1: 183850K .......... .......... .......... .......... .......... 8% 188M 13s Step #1: 183900K .......... .......... .......... .......... .......... 8% 199M 13s Step #1: 183950K .......... .......... .......... .......... .......... 8% 195M 13s Step #1: 184000K .......... .......... .......... .......... .......... 8% 204M 13s Step #1: 184050K .......... .......... .......... .......... .......... 8% 205M 13s Step #1: 184100K .......... .......... .......... .......... .......... 8% 200M 13s Step #1: 184150K .......... .......... .......... .......... .......... 8% 180M 13s Step #1: 184200K .......... .......... .......... .......... .......... 8% 215M 13s Step #1: 184250K .......... .......... .......... .......... .......... 8% 202M 13s Step #1: 184300K .......... .......... .......... .......... .......... 8% 194M 13s Step #1: 184350K .......... .......... .......... .......... .......... 8% 174M 13s Step #1: 184400K .......... .......... .......... .......... .......... 8% 207M 13s Step #1: 184450K .......... .......... .......... .......... .......... 8% 221M 13s Step #1: 184500K .......... .......... .......... .......... .......... 8% 204M 13s Step #1: 184550K .......... .......... .......... .......... .......... 8% 182M 13s Step #1: 184600K .......... .......... .......... .......... .......... 8% 225M 13s Step #1: 184650K .......... .......... .......... .......... .......... 8% 208M 13s Step #1: 184700K .......... .......... .......... .......... .......... 8% 210M 13s Step #1: 184750K .......... .......... .......... .......... .......... 8% 169M 13s Step #1: 184800K .......... .......... .......... .......... .......... 8% 212M 13s Step #1: 184850K .......... .......... .......... .......... .......... 8% 215M 13s Step #1: 184900K .......... .......... .......... .......... .......... 8% 189M 13s Step #1: 184950K .......... .......... .......... .......... .......... 8% 180M 13s Step #1: 185000K .......... .......... .......... .......... .......... 8% 208M 13s Step #1: 185050K .......... .......... .......... .......... .......... 8% 213M 13s Step #1: 185100K .......... .......... .......... .......... .......... 8% 223M 13s Step #1: 185150K .......... .......... .......... .......... .......... 8% 178M 13s Step #1: 185200K .......... .......... .......... .......... .......... 8% 221M 13s Step #1: 185250K .......... .......... .......... .......... .......... 8% 121M 13s Step #1: 185300K .......... .......... .......... .......... .......... 8% 115M 13s Step #1: 185350K .......... .......... .......... .......... .......... 8% 106M 13s Step #1: 185400K .......... .......... .......... .......... .......... 8% 124M 13s Step #1: 185450K .......... .......... .......... .......... .......... 8% 139M 13s Step #1: 185500K .......... .......... .......... .......... .......... 8% 171M 13s Step #1: 185550K .......... .......... .......... .......... .......... 8% 131M 13s Step #1: 185600K .......... .......... .......... .......... .......... 8% 200M 13s Step #1: 185650K .......... .......... .......... .......... .......... 8% 184M 13s Step #1: 185700K .......... .......... .......... .......... .......... 8% 218M 13s Step #1: 185750K .......... .......... .......... .......... .......... 8% 163M 13s Step #1: 185800K .......... .......... .......... .......... .......... 8% 187M 13s Step #1: 185850K .......... .......... .......... .......... .......... 8% 220M 13s Step #1: 185900K .......... .......... .......... .......... .......... 8% 215M 13s Step #1: 185950K .......... .......... .......... .......... .......... 8% 181M 13s Step #1: 186000K .......... .......... .......... .......... .......... 8% 201M 13s Step #1: 186050K .......... .......... .......... .......... .......... 8% 247M 13s Step #1: 186100K .......... .......... .......... .......... .......... 8% 248M 13s Step #1: 186150K .......... .......... .......... .......... .......... 8% 214M 13s Step #1: 186200K .......... .......... .......... .......... .......... 8% 247M 13s Step #1: 186250K .......... .......... .......... .......... .......... 8% 248M 13s Step #1: 186300K .......... .......... .......... .......... .......... 8% 216M 13s Step #1: 186350K .......... .......... .......... .......... .......... 8% 180M 13s Step #1: 186400K .......... .......... .......... .......... .......... 8% 204M 13s Step #1: 186450K .......... .......... .......... .......... .......... 8% 210M 13s Step #1: 186500K .......... .......... .......... .......... .......... 8% 216M 13s Step #1: 186550K .......... .......... .......... .......... .......... 8% 184M 13s Step #1: 186600K .......... .......... .......... .......... .......... 8% 202M 13s Step #1: 186650K .......... .......... .......... .......... .......... 8% 212M 13s Step #1: 186700K .......... .......... .......... .......... .......... 8% 210M 13s Step #1: 186750K .......... .......... .......... .......... .......... 8% 179M 13s Step #1: 186800K .......... .......... .......... .......... .......... 8% 201M 13s Step #1: 186850K .......... .......... .......... .......... .......... 8% 210M 13s Step #1: 186900K .......... .......... .......... .......... .......... 8% 217M 13s Step #1: 186950K .......... .......... .......... .......... .......... 8% 199M 13s Step #1: 187000K .......... .......... .......... .......... .......... 8% 207M 13s Step #1: 187050K .......... .......... .......... .......... .......... 8% 198M 13s Step #1: 187100K .......... .......... .......... .......... .......... 8% 218M 13s Step #1: 187150K .......... .......... .......... .......... .......... 8% 163M 13s Step #1: 187200K .......... .......... .......... .......... .......... 8% 117M 13s Step #1: 187250K .......... .......... .......... .......... .......... 8% 134M 13s Step #1: 187300K .......... .......... .......... .......... .......... 8% 114M 13s Step #1: 187350K .......... .......... .......... .......... .......... 8% 93.2M 13s Step #1: 187400K .......... .......... .......... .......... .......... 8% 148M 13s Step #1: 187450K .......... .......... .......... .......... .......... 8% 135M 13s Step #1: 187500K .......... .......... .......... .......... .......... 8% 221M 13s Step #1: 187550K .......... .......... .......... .......... .......... 8% 174M 13s Step #1: 187600K .......... .......... .......... .......... .......... 8% 211M 13s Step #1: 187650K .......... .......... .......... .......... .......... 8% 159M 13s Step #1: 187700K .......... .......... .......... .......... .......... 8% 222M 13s Step #1: 187750K .......... .......... .......... .......... .......... 8% 219M 13s Step #1: 187800K .......... .......... .......... .......... .......... 8% 234M 13s Step #1: 187850K .......... .......... .......... .......... .......... 8% 236M 13s Step #1: 187900K .......... .......... .......... .......... .......... 8% 244M 13s Step #1: 187950K .......... .......... .......... .......... .......... 8% 202M 13s Step #1: 188000K .......... .......... .......... .......... .......... 8% 245M 13s Step #1: 188050K .......... .......... .......... .......... .......... 8% 224M 13s Step #1: 188100K .......... .......... .......... .......... .......... 8% 222M 13s Step #1: 188150K .......... .......... .......... .......... .......... 8% 179M 13s Step #1: 188200K .......... .......... .......... .......... .......... 8% 199M 13s Step #1: 188250K .......... .......... .......... .......... .......... 8% 198M 13s Step #1: 188300K .......... .......... .......... .......... .......... 8% 208M 13s Step #1: 188350K .......... .......... .......... .......... .......... 8% 167M 13s Step #1: 188400K .......... .......... .......... .......... .......... 8% 206M 13s Step #1: 188450K .......... .......... .......... .......... .......... 8% 202M 13s Step #1: 188500K .......... .......... .......... .......... .......... 8% 203M 13s Step #1: 188550K .......... .......... .......... .......... .......... 8% 184M 13s Step #1: 188600K .......... .......... .......... .......... .......... 8% 196M 13s Step #1: 188650K .......... .......... .......... .......... .......... 8% 201M 13s Step #1: 188700K .......... .......... .......... .......... .......... 8% 205M 13s Step #1: 188750K .......... .......... .......... .......... .......... 8% 174M 13s Step #1: 188800K .......... .......... .......... .......... .......... 8% 208M 13s Step #1: 188850K .......... .......... .......... .......... .......... 8% 190M 13s Step #1: 188900K .......... .......... .......... .......... .......... 8% 195M 13s Step #1: 188950K .......... .......... .......... .......... .......... 8% 193M 13s Step #1: 189000K .......... .......... .......... .......... .......... 8% 228M 13s Step #1: 189050K .......... .......... .......... .......... .......... 8% 229M 13s Step #1: 189100K .......... .......... .......... .......... .......... 8% 125M 13s Step #1: 189150K .......... .......... .......... .......... .......... 8% 99.7M 13s Step #1: 189200K .......... .......... .......... .......... .......... 8% 120M 13s Step #1: 189250K .......... .......... .......... .......... .......... 8% 139M 13s Step #1: 189300K .......... .......... .......... .......... .......... 8% 128M 13s Step #1: 189350K .......... .......... .......... .......... .......... 8% 167M 13s Step #1: 189400K .......... .......... .......... .......... .......... 8% 112M 13s Step #1: 189450K .......... .......... .......... .......... .......... 8% 143M 13s Step #1: 189500K .......... .......... .......... .......... .......... 8% 152M 13s Step #1: 189550K .......... .......... .......... .......... .......... 8% 96.9M 13s Step #1: 189600K .......... .......... .......... .......... .......... 8% 152M 13s Step #1: 189650K .......... .......... .......... .......... .......... 8% 156M 13s Step #1: 189700K .......... .......... .......... .......... .......... 8% 160M 13s Step #1: 189750K .......... .......... .......... .......... .......... 8% 142M 13s Step #1: 189800K .......... .......... .......... .......... .......... 8% 160M 13s Step #1: 189850K .......... .......... .......... .......... .......... 8% 149M 13s Step #1: 189900K .......... .......... .......... .......... .......... 8% 150M 13s Step #1: 189950K .......... .......... .......... .......... .......... 8% 133M 13s Step #1: 190000K .......... .......... .......... .......... .......... 8% 166M 13s Step #1: 190050K .......... .......... .......... .......... .......... 8% 145M 13s Step #1: 190100K .......... .......... .......... .......... .......... 8% 134M 13s Step #1: 190150K .......... .......... .......... .......... .......... 8% 138M 13s Step #1: 190200K .......... .......... .......... .......... .......... 8% 149M 13s Step #1: 190250K .......... .......... .......... .......... .......... 8% 150M 13s Step #1: 190300K .......... .......... .......... .......... .......... 8% 165M 13s Step #1: 190350K .......... .......... .......... .......... .......... 8% 173M 13s Step #1: 190400K .......... .......... .......... .......... .......... 8% 167M 13s Step #1: 190450K .......... .......... .......... .......... .......... 8% 157M 13s Step #1: 190500K .......... .......... .......... .......... .......... 8% 139M 13s Step #1: 190550K .......... .......... .......... .......... .......... 8% 95.0M 13s Step #1: 190600K .......... .......... .......... .......... .......... 8% 65.3M 13s Step #1: 190650K .......... .......... .......... .......... .......... 8% 66.9M 13s Step #1: 190700K .......... .......... .......... .......... .......... 8% 155M 13s Step #1: 190750K .......... .......... .......... .......... .......... 8% 139M 13s Step #1: 190800K .......... .......... .......... .......... .......... 8% 154M 13s Step #1: 190850K .......... .......... .......... .......... .......... 8% 153M 13s Step #1: 190900K .......... .......... .......... .......... .......... 8% 96.8M 13s Step #1: 190950K .......... .......... .......... .......... .......... 8% 134M 13s Step #1: 191000K .......... .......... .......... .......... .......... 8% 207M 13s Step #1: 191050K .......... .......... .......... .......... .......... 8% 212M 13s Step #1: 191100K .......... .......... .......... .......... .......... 8% 206M 13s Step #1: 191150K .......... .......... .......... .......... .......... 8% 139M 13s Step #1: 191200K .......... .......... .......... .......... .......... 8% 148M 13s Step #1: 191250K .......... .......... .......... .......... .......... 8% 111M 13s Step #1: 191300K .......... .......... .......... .......... .......... 8% 89.3M 13s Step #1: 191350K .......... .......... .......... .......... .......... 8% 96.5M 13s Step #1: 191400K .......... .......... .......... .......... .......... 8% 126M 13s Step #1: 191450K .......... .......... .......... .......... .......... 8% 156M 13s Step #1: 191500K .......... .......... .......... .......... .......... 8% 73.7M 13s Step #1: 191550K .......... .......... .......... .......... .......... 8% 132M 13s Step #1: 191600K .......... .......... .......... .......... .......... 8% 142M 13s Step #1: 191650K .......... .......... .......... .......... .......... 8% 76.6M 13s Step #1: 191700K .......... .......... .......... .......... .......... 8% 124M 13s Step #1: 191750K .......... .......... .......... .......... .......... 8% 97.2M 13s Step #1: 191800K .......... .......... .......... .......... .......... 8% 133M 13s Step #1: 191850K .......... .......... .......... .......... .......... 8% 141M 13s Step #1: 191900K .......... .......... .......... .......... .......... 8% 129M 13s Step #1: 191950K .......... .......... .......... .......... .......... 8% 116M 13s Step #1: 192000K .......... .......... .......... .......... .......... 8% 120M 13s Step #1: 192050K .......... .......... .......... .......... .......... 8% 76.0M 13s Step #1: 192100K .......... .......... .......... .......... .......... 8% 150M 13s Step #1: 192150K .......... .......... .......... .......... .......... 8% 127M 13s Step #1: 192200K .......... .......... .......... .......... .......... 8% 116M 13s Step #1: 192250K .......... .......... .......... .......... .......... 8% 146M 13s Step #1: 192300K .......... .......... .......... .......... .......... 8% 144M 13s Step #1: 192350K .......... .......... .......... .......... .......... 8% 64.0M 13s Step #1: 192400K .......... .......... .......... .......... .......... 8% 121M 13s Step #1: 192450K .......... .......... .......... .......... .......... 8% 142M 13s Step #1: 192500K .......... .......... .......... .......... .......... 8% 140M 13s Step #1: 192550K .......... .......... .......... .......... .......... 8% 125M 13s Step #1: 192600K .......... .......... .......... .......... .......... 8% 142M 13s Step #1: 192650K .......... .......... .......... .......... .......... 8% 101M 13s Step #1: 192700K .......... .......... .......... .......... .......... 8% 112M 13s Step #1: 192750K .......... .......... .......... .......... .......... 8% 116M 13s Step #1: 192800K .......... .......... .......... .......... .......... 8% 140M 13s Step #1: 192850K .......... .......... .......... .......... .......... 8% 72.4M 13s Step #1: 192900K .......... .......... .......... .......... .......... 8% 158M 13s Step #1: 192950K .......... .......... .......... .......... .......... 8% 125M 13s Step #1: 193000K .......... .......... .......... .......... .......... 8% 69.7M 13s Step #1: 193050K .......... .......... .......... .......... .......... 8% 135M 13s Step #1: 193100K .......... .......... .......... .......... .......... 8% 69.4M 13s Step #1: 193150K .......... .......... .......... .......... .......... 8% 101M 13s Step #1: 193200K .......... .......... .......... .......... .......... 8% 83.7M 13s Step #1: 193250K .......... .......... .......... .......... .......... 8% 95.3M 13s Step #1: 193300K .......... .......... .......... .......... .......... 8% 145M 13s Step #1: 193350K .......... .......... .......... .......... .......... 8% 132M 13s Step #1: 193400K .......... .......... .......... .......... .......... 8% 116M 13s Step #1: 193450K .......... .......... .......... .......... .......... 8% 70.4M 13s Step #1: 193500K .......... .......... .......... .......... .......... 8% 129M 13s Step #1: 193550K .......... .......... .......... .......... .......... 8% 69.5M 13s Step #1: 193600K .......... .......... .......... .......... .......... 8% 103M 13s Step #1: 193650K .......... .......... .......... .......... .......... 8% 45.4M 13s Step #1: 193700K .......... .......... .......... .......... .......... 8% 74.7M 13s Step #1: 193750K .......... .......... .......... .......... .......... 8% 142M 13s Step #1: 193800K .......... .......... .......... .......... .......... 8% 187M 13s Step #1: 193850K .......... .......... .......... .......... .......... 8% 184M 13s Step #1: 193900K .......... .......... .......... .......... .......... 8% 186M 13s Step #1: 193950K .......... .......... .......... .......... .......... 8% 122M 13s Step #1: 194000K .......... .......... .......... .......... .......... 8% 129M 13s Step #1: 194050K .......... .......... .......... .......... .......... 8% 151M 13s Step #1: 194100K .......... .......... .......... .......... .......... 8% 97.9M 13s Step #1: 194150K .......... .......... .......... .......... .......... 8% 94.9M 13s Step #1: 194200K .......... .......... .......... .......... .......... 8% 122M 13s Step #1: 194250K .......... .......... .......... .......... .......... 8% 137M 13s Step #1: 194300K .......... .......... .......... .......... .......... 8% 188M 13s Step #1: 194350K .......... .......... .......... .......... .......... 8% 118M 13s Step #1: 194400K .......... .......... .......... .......... .......... 8% 150M 13s Step #1: 194450K .......... .......... .......... .......... .......... 8% 171M 13s Step #1: 194500K .......... .......... .......... .......... .......... 8% 70.9M 13s Step #1: 194550K .......... .......... .......... .......... .......... 8% 159M 13s Step #1: 194600K .......... .......... .......... .......... .......... 8% 191M 13s Step #1: 194650K .......... .......... .......... .......... .......... 8% 149M 13s Step #1: 194700K .......... .......... .......... .......... .......... 8% 208M 13s Step #1: 194750K .......... .......... .......... .......... .......... 8% 158M 13s Step #1: 194800K .......... .......... .......... .......... .......... 8% 160M 13s Step #1: 194850K .......... .......... .......... .......... .......... 8% 181M 13s Step #1: 194900K .......... .......... .......... .......... .......... 8% 177M 13s Step #1: 194950K .......... .......... .......... .......... .......... 8% 192M 13s Step #1: 195000K .......... .......... .......... .......... .......... 8% 174M 13s Step #1: 195050K .......... .......... .......... .......... .......... 8% 185M 13s Step #1: 195100K .......... .......... .......... .......... .......... 8% 216M 13s Step #1: 195150K .......... .......... .......... .......... .......... 8% 177M 13s Step #1: 195200K .......... .......... .......... .......... .......... 8% 167M 13s Step #1: 195250K .......... .......... .......... .......... .......... 8% 180M 13s Step #1: 195300K .......... .......... .......... .......... .......... 8% 207M 13s Step #1: 195350K .......... .......... .......... .......... .......... 8% 163M 13s Step #1: 195400K .......... .......... .......... .......... .......... 8% 159M 13s Step #1: 195450K .......... .......... .......... .......... .......... 8% 197M 13s Step #1: 195500K .......... .......... .......... .......... .......... 8% 196M 13s Step #1: 195550K .......... .......... .......... .......... .......... 8% 174M 13s Step #1: 195600K .......... .......... .......... .......... .......... 8% 175M 13s Step #1: 195650K .......... .......... .......... .......... .......... 8% 198M 13s Step #1: 195700K .......... .......... .......... .......... .......... 8% 206M 13s Step #1: 195750K .......... .......... .......... .......... .......... 8% 175M 13s Step #1: 195800K .......... .......... .......... .......... .......... 8% 126M 13s Step #1: 195850K .......... .......... .......... .......... .......... 8% 202M 13s Step #1: 195900K .......... .......... .......... .......... .......... 8% 207M 13s Step #1: 195950K .......... .......... .......... .......... .......... 8% 84.9M 13s Step #1: 196000K .......... .......... .......... .......... .......... 8% 171M 13s Step #1: 196050K .......... .......... .......... .......... .......... 8% 186M 13s Step #1: 196100K .......... .......... .......... .......... .......... 8% 128M 13s Step #1: 196150K .......... .......... .......... .......... .......... 8% 174M 13s Step #1: 196200K .......... .......... .......... .......... .......... 8% 203M 13s Step #1: 196250K .......... .......... .......... .......... .......... 8% 163M 13s Step #1: 196300K .......... .......... .......... .......... .......... 8% 156M 13s Step #1: 196350K .......... .......... .......... .......... .......... 8% 149M 13s Step #1: 196400K .......... .......... .......... .......... .......... 8% 163M 13s Step #1: 196450K .......... .......... .......... .......... .......... 8% 191M 13s Step #1: 196500K .......... .......... .......... .......... .......... 8% 171M 13s Step #1: 196550K .......... .......... .......... .......... .......... 8% 133M 13s Step #1: 196600K .......... .......... .......... .......... .......... 8% 203M 13s Step #1: 196650K .......... .......... .......... .......... .......... 8% 202M 13s Step #1: 196700K .......... .......... .......... .......... .......... 8% 196M 13s Step #1: 196750K .......... .......... .......... .......... .......... 8% 161M 13s Step #1: 196800K .......... .......... .......... .......... .......... 8% 146M 13s Step #1: 196850K .......... .......... .......... .......... .......... 8% 169M 13s Step #1: 196900K .......... .......... .......... .......... .......... 8% 198M 13s Step #1: 196950K .......... .......... .......... .......... .......... 8% 137M 13s Step #1: 197000K .......... .......... .......... .......... .......... 8% 157M 13s Step #1: 197050K .......... .......... .......... .......... .......... 8% 174M 13s Step #1: 197100K .......... .......... .......... .......... .......... 8% 137M 13s Step #1: 197150K .......... .......... .......... .......... .......... 8% 129M 13s Step #1: 197200K .......... .......... .......... .......... .......... 8% 186M 13s Step #1: 197250K .......... .......... .......... .......... .......... 8% 151M 13s Step #1: 197300K .......... .......... .......... .......... .......... 8% 169M 13s Step #1: 197350K .......... .......... .......... .......... .......... 8% 164M 13s Step #1: 197400K .......... .......... .......... .......... .......... 8% 199M 13s Step #1: 197450K .......... .......... .......... .......... .......... 8% 202M 13s Step #1: 197500K .......... .......... .......... .......... .......... 8% 125M 13s Step #1: 197550K .......... .......... .......... .......... .......... 8% 159M 13s Step #1: 197600K .......... .......... .......... .......... .......... 8% 191M 13s Step #1: 197650K .......... .......... .......... .......... .......... 8% 152M 13s Step #1: 197700K .......... .......... .......... .......... .......... 8% 202M 13s Step #1: 197750K .......... .......... .......... .......... .......... 8% 142M 13s Step #1: 197800K .......... .......... .......... .......... .......... 8% 157M 13s Step #1: 197850K .......... .......... .......... .......... .......... 8% 199M 13s Step #1: 197900K .......... .......... .......... .......... .......... 8% 196M 13s Step #1: 197950K .......... .......... .......... .......... .......... 8% 182M 13s Step #1: 198000K .......... .......... .......... .......... .......... 8% 169M 13s Step #1: 198050K .......... .......... .......... .......... .......... 8% 189M 13s Step #1: 198100K .......... .......... .......... .......... .......... 8% 62.9M 13s Step #1: 198150K .......... .......... .......... .......... .......... 8% 182M 13s Step #1: 198200K .......... .......... .......... .......... .......... 8% 211M 13s Step #1: 198250K .......... .......... .......... .......... .......... 8% 174M 13s Step #1: 198300K .......... .......... .......... .......... .......... 8% 210M 13s Step #1: 198350K .......... .......... .......... .......... .......... 8% 180M 13s Step #1: 198400K .......... .......... .......... .......... .......... 8% 148M 13s Step #1: 198450K .......... .......... .......... .......... .......... 8% 195M 13s Step #1: 198500K .......... .......... .......... .......... .......... 8% 163M 13s Step #1: 198550K .......... .......... .......... .......... .......... 8% 177M 13s Step #1: 198600K .......... .......... .......... .......... .......... 8% 195M 13s Step #1: 198650K .......... .......... .......... .......... .......... 8% 163M 13s Step #1: 198700K .......... .......... .......... .......... .......... 8% 189M 13s Step #1: 198750K .......... .......... .......... .......... .......... 8% 160M 13s Step #1: 198800K .......... .......... .......... .......... .......... 8% 180M 13s Step #1: 198850K .......... .......... .......... .......... .......... 8% 146M 13s Step #1: 198900K .......... .......... .......... .......... .......... 8% 209M 13s Step #1: 198950K .......... .......... .......... .......... .......... 8% 180M 13s Step #1: 199000K .......... .......... .......... .......... .......... 8% 216M 13s Step #1: 199050K .......... .......... .......... .......... .......... 8% 174M 13s Step #1: 199100K .......... .......... .......... .......... .......... 8% 197M 13s Step #1: 199150K .......... .......... .......... .......... .......... 8% 188M 13s Step #1: 199200K .......... .......... .......... .......... .......... 8% 189M 13s Step #1: 199250K .......... .......... .......... .......... .......... 8% 150M 13s Step #1: 199300K .......... .......... .......... .......... .......... 8% 190M 13s Step #1: 199350K .......... .......... .......... .......... .......... 8% 183M 13s Step #1: 199400K .......... .......... .......... .......... .......... 8% 158M 13s Step #1: 199450K .......... .......... .......... .......... .......... 8% 176M 13s Step #1: 199500K .......... .......... .......... .......... .......... 8% 178M 13s Step #1: 199550K .......... .......... .......... .......... .......... 8% 184M 13s Step #1: 199600K .......... .......... .......... .......... .......... 8% 161M 13s Step #1: 199650K .......... .......... .......... .......... .......... 8% 206M 13s Step #1: 199700K .......... .......... .......... .......... .......... 8% 123M 13s Step #1: 199750K .......... .......... .......... .......... .......... 8% 95.6M 13s Step #1: 199800K .......... .......... .......... .......... .......... 8% 160M 13s Step #1: 199850K .......... .......... .......... .......... .......... 8% 184M 13s Step #1: 199900K .......... .......... .......... .......... .......... 8% 211M 13s Step #1: 199950K .......... .......... .......... .......... .......... 8% 139M 13s Step #1: 200000K .......... .......... .......... .......... .......... 8% 204M 13s Step #1: 200050K .......... .......... .......... .......... .......... 8% 151M 13s Step #1: 200100K .......... .......... .......... .......... .......... 8% 205M 13s Step #1: 200150K .......... .......... .......... .......... .......... 8% 183M 13s Step #1: 200200K .......... .......... .......... .......... .......... 8% 140M 13s Step #1: 200250K .......... .......... .......... .......... .......... 8% 154M 13s Step #1: 200300K .......... .......... .......... .......... .......... 8% 200M 13s Step #1: 200350K .......... .......... .......... .......... .......... 8% 138M 13s Step #1: 200400K .......... .......... .......... .......... .......... 8% 124M 13s Step #1: 200450K .......... .......... .......... .......... .......... 8% 138M 13s Step #1: 200500K .......... .......... .......... .......... .......... 8% 199M 13s Step #1: 200550K .......... .......... .......... .......... .......... 8% 174M 13s Step #1: 200600K .......... .......... .......... .......... .......... 8% 158M 13s Step #1: 200650K .......... .......... .......... .......... .......... 8% 178M 13s Step #1: 200700K .......... .......... .......... .......... .......... 8% 218M 13s Step #1: 200750K .......... .......... .......... .......... .......... 8% 180M 13s Step #1: 200800K .......... .......... .......... .......... .......... 8% 134M 13s Step #1: 200850K .......... .......... .......... .......... .......... 8% 189M 13s Step #1: 200900K .......... .......... .......... .......... .......... 8% 211M 13s Step #1: 200950K .......... .......... .......... .......... .......... 8% 56.7M 13s Step #1: 201000K .......... .......... .......... .......... .......... 8% 187M 13s Step #1: 201050K .......... .......... .......... .......... .......... 8% 83.1M 13s Step #1: 201100K .......... .......... .......... .......... .......... 8% 154M 13s Step #1: 201150K .......... .......... .......... .......... .......... 8% 86.3M 13s Step #1: 201200K .......... .......... .......... .......... .......... 8% 189M 13s Step #1: 201250K .......... .......... .......... .......... .......... 8% 80.8M 13s Step #1: 201300K .......... .......... .......... .......... .......... 8% 110M 13s Step #1: 201350K .......... .......... .......... .......... .......... 8% 171M 13s Step #1: 201400K .......... .......... .......... .......... .......... 8% 160M 13s Step #1: 201450K .......... .......... .......... .......... .......... 8% 82.8M 13s Step #1: 201500K .......... .......... .......... .......... .......... 8% 127M 13s Step #1: 201550K .......... .......... .......... .......... .......... 8% 131M 13s Step #1: 201600K .......... .......... .......... .......... .......... 8% 197M 13s Step #1: 201650K .......... .......... .......... .......... .......... 8% 188M 13s Step #1: 201700K .......... .......... .......... .......... .......... 8% 127M 13s Step #1: 201750K .......... .......... .......... .......... .......... 8% 146M 13s Step #1: 201800K .......... .......... .......... .......... .......... 8% 141M 13s Step #1: 201850K .......... .......... .......... .......... .......... 8% 127M 13s Step #1: 201900K .......... .......... .......... .......... .......... 8% 182M 13s Step #1: 201950K .......... .......... .......... .......... .......... 8% 157M 13s Step #1: 202000K .......... .......... .......... .......... .......... 8% 173M 13s Step #1: 202050K .......... .......... .......... .......... .......... 8% 148M 13s Step #1: 202100K .......... .......... .......... .......... .......... 8% 141M 13s Step #1: 202150K .......... .......... .......... .......... .......... 8% 109M 13s Step #1: 202200K .......... .......... .......... .......... .......... 8% 132M 13s Step #1: 202250K .......... .......... .......... .......... .......... 8% 137M 13s Step #1: 202300K .......... .......... .......... .......... .......... 8% 149M 13s Step #1: 202350K .......... .......... .......... .......... .......... 8% 48.3M 13s Step #1: 202400K .......... .......... .......... .......... .......... 8% 151M 13s Step #1: 202450K .......... .......... .......... .......... .......... 8% 171M 13s Step #1: 202500K .......... .......... .......... .......... .......... 8% 96.0M 13s Step #1: 202550K .......... .......... .......... .......... .......... 8% 130M 13s Step #1: 202600K .......... .......... .......... .......... .......... 8% 157M 13s Step #1: 202650K .......... .......... .......... .......... .......... 8% 119M 13s Step #1: 202700K .......... .......... .......... .......... .......... 8% 140M 13s Step #1: 202750K .......... .......... .......... .......... .......... 9% 130M 13s Step #1: 202800K .......... .......... .......... .......... .......... 9% 142M 13s Step #1: 202850K .......... .......... .......... .......... .......... 9% 163M 13s Step #1: 202900K .......... .......... .......... .......... .......... 9% 127M 13s Step #1: 202950K .......... .......... .......... .......... .......... 9% 128M 13s Step #1: 203000K .......... .......... .......... .......... .......... 9% 141M 13s Step #1: 203050K .......... .......... .......... .......... .......... 9% 146M 13s Step #1: 203100K .......... .......... .......... .......... .......... 9% 120M 13s Step #1: 203150K .......... .......... .......... .......... .......... 9% 141M 13s Step #1: 203200K .......... .......... .......... .......... .......... 9% 131M 13s Step #1: 203250K .......... .......... .......... .......... .......... 9% 134M 13s Step #1: 203300K .......... .......... .......... .......... .......... 9% 189M 13s Step #1: 203350K .......... .......... .......... .......... .......... 9% 170M 13s Step #1: 203400K .......... .......... .......... .......... .......... 9% 145M 13s Step #1: 203450K .......... .......... .......... .......... .......... 9% 183M 13s Step #1: 203500K .......... .......... .......... .......... .......... 9% 189M 13s Step #1: 203550K .......... .......... .......... .......... .......... 9% 117M 13s Step #1: 203600K .......... .......... .......... .......... .......... 9% 142M 13s Step #1: 203650K .......... .......... .......... .......... .......... 9% 100M 13s Step #1: 203700K .......... .......... .......... .......... .......... 9% 159M 13s Step #1: 203750K .......... .......... .......... .......... .......... 9% 166M 13s Step #1: 203800K .......... .......... .......... .......... .......... 9% 202M 13s Step #1: 203850K .......... .......... .......... .......... .......... 9% 195M 13s Step #1: 203900K .......... .......... .......... .......... .......... 9% 55.1M 13s Step #1: 203950K .......... .......... .......... .......... .......... 9% 101M 13s Step #1: 204000K .......... .......... .......... .......... .......... 9% 143M 13s Step #1: 204050K .......... .......... .......... .......... .......... 9% 132M 13s Step #1: 204100K .......... .......... .......... .......... .......... 9% 122M 13s Step #1: 204150K .......... .......... .......... .......... .......... 9% 131M 13s Step #1: 204200K .......... .......... .......... .......... .......... 9% 114M 13s Step #1: 204250K .......... .......... .......... .......... .......... 9% 137M 13s Step #1: 204300K .......... .......... .......... .......... .......... 9% 140M 13s Step #1: 204350K .......... .......... .......... .......... .......... 9% 116M 13s Step #1: 204400K .......... .......... .......... .......... .......... 9% 121M 13s Step #1: 204450K .......... .......... .......... .......... .......... 9% 106M 13s Step #1: 204500K .......... .......... .......... .......... .......... 9% 128M 13s Step #1: 204550K .......... .......... .......... .......... .......... 9% 127M 13s Step #1: 204600K .......... .......... .......... .......... .......... 9% 146M 13s Step #1: 204650K .......... .......... .......... .......... .......... 9% 124M 13s Step #1: 204700K .......... .......... .......... .......... .......... 9% 135M 13s Step #1: 204750K .......... .......... .......... .......... .......... 9% 99.5M 13s Step #1: 204800K .......... .......... .......... .......... .......... 9% 138M 13s Step #1: 204850K .......... .......... .......... .......... .......... 9% 128M 13s Step #1: 204900K .......... .......... .......... .......... .......... 9% 148M 13s Step #1: 204950K .......... .......... .......... .......... .......... 9% 120M 13s Step #1: 205000K .......... .......... .......... .......... .......... 9% 129M 13s Step #1: 205050K .......... .......... .......... .......... .......... 9% 138M 13s Step #1: 205100K .......... .......... .......... .......... .......... 9% 141M 13s Step #1: 205150K .......... .......... .......... .......... .......... 9% 104M 13s Step #1: 205200K .......... .......... .......... .......... .......... 9% 109M 13s Step #1: 205250K .......... .......... .......... .......... .......... 9% 137M 13s Step #1: 205300K .......... .......... .......... .......... .......... 9% 141M 13s Step #1: 205350K .......... .......... .......... .......... .......... 9% 114M 13s Step #1: 205400K .......... .......... .......... .......... .......... 9% 110M 13s Step #1: 205450K .......... .......... .......... .......... .......... 9% 130M 13s Step #1: 205500K .......... .......... .......... .......... .......... 9% 134M 13s Step #1: 205550K .......... .......... .......... .......... .......... 9% 110M 13s Step #1: 205600K .......... .......... .......... .......... .......... 9% 144M 13s Step #1: 205650K .......... .......... .......... .......... .......... 9% 121M 13s Step #1: 205700K .......... .......... .......... .......... .......... 9% 117M 13s Step #1: 205750K .......... .......... .......... .......... .......... 9% 111M 13s Step #1: 205800K .......... .......... .......... .......... .......... 9% 136M 13s Step #1: 205850K .......... .......... .......... .......... .......... 9% 127M 13s Step #1: 205900K .......... .......... .......... .......... .......... 9% 131M 13s Step #1: 205950K .......... .......... .......... .......... .......... 9% 49.6M 13s Step #1: 206000K .......... .......... .......... .......... .......... 9% 149M 13s Step #1: 206050K .......... .......... .......... .......... .......... 9% 149M 13s Step #1: 206100K .......... .......... .......... .......... .......... 9% 116M 13s Step #1: 206150K .......... .......... .......... .......... .......... 9% 134M 13s Step #1: 206200K .......... .......... .......... .......... .......... 9% 144M 13s Step #1: 206250K .......... .......... .......... .......... .......... 9% 134M 13s Step #1: 206300K .......... .......... .......... .......... .......... 9% 142M 13s Step #1: 206350K .......... .......... .......... .......... .......... 9% 118M 13s Step #1: 206400K .......... .......... .......... .......... .......... 9% 133M 13s Step #1: 206450K .......... .......... .......... .......... .......... 9% 141M 13s Step #1: 206500K .......... .......... .......... .......... .......... 9% 139M 13s Step #1: 206550K .......... .......... .......... .......... .......... 9% 128M 13s Step #1: 206600K .......... .......... .......... .......... .......... 9% 141M 13s Step #1: 206650K .......... .......... .......... .......... .......... 9% 118M 13s Step #1: 206700K .......... .......... .......... .......... .......... 9% 128M 13s Step #1: 206750K .......... .......... .......... .......... .......... 9% 113M 13s Step #1: 206800K .......... .......... .......... .......... .......... 9% 143M 13s Step #1: 206850K .......... .......... .......... .......... .......... 9% 145M 13s Step #1: 206900K .......... .......... .......... .......... .......... 9% 141M 13s Step #1: 206950K .......... .......... .......... .......... .......... 9% 140M 13s Step #1: 207000K .......... .......... .......... .......... .......... 9% 103M 13s Step #1: 207050K .......... .......... .......... .......... .......... 9% 149M 13s Step #1: 207100K .......... .......... .......... .......... .......... 9% 144M 13s Step #1: 207150K .......... .......... .......... .......... .......... 9% 119M 13s Step #1: 207200K .......... .......... .......... .......... .......... 9% 120M 13s Step #1: 207250K .......... .......... .......... .......... .......... 9% 136M 13s Step #1: 207300K .......... .......... .......... .......... .......... 9% 145M 13s Step #1: 207350K .......... .......... .......... .......... .......... 9% 115M 13s Step #1: 207400K .......... .......... .......... .......... .......... 9% 167M 13s Step #1: 207450K .......... .......... .......... .......... .......... 9% 191M 13s Step #1: 207500K .......... .......... .......... .......... .......... 9% 164M 13s Step #1: 207550K .......... .......... .......... .......... .......... 9% 119M 13s Step #1: 207600K .......... .......... .......... .......... .......... 9% 195M 13s Step #1: 207650K .......... .......... .......... .......... .......... 9% 204M 13s Step #1: 207700K .......... .......... .......... .......... .......... 9% 204M 13s Step #1: 207750K .......... .......... .......... .......... .......... 9% 174M 13s Step #1: 207800K .......... .......... .......... .......... .......... 9% 189M 13s Step #1: 207850K .......... .......... .......... .......... .......... 9% 156M 13s Step #1: 207900K .......... .......... .......... .......... .......... 9% 132M 13s Step #1: 207950K .......... .......... .......... .......... .......... 9% 125M 13s Step #1: 208000K .......... .......... .......... .......... .......... 9% 62.6M 13s Step #1: 208050K .......... .......... .......... .......... .......... 9% 156M 13s Step #1: 208100K .......... .......... .......... .......... .......... 9% 158M 13s Step #1: 208150K .......... .......... .......... .......... .......... 9% 121M 13s Step #1: 208200K .......... .......... .......... .......... .......... 9% 199M 13s Step #1: 208250K .......... .......... .......... .......... .......... 9% 188M 13s Step #1: 208300K .......... .......... .......... .......... .......... 9% 140M 13s Step #1: 208350K .......... .......... .......... .......... .......... 9% 121M 13s Step #1: 208400K .......... .......... .......... .......... .......... 9% 152M 13s Step #1: 208450K .......... .......... .......... .......... .......... 9% 148M 13s Step #1: 208500K .......... .......... .......... .......... .......... 9% 134M 13s Step #1: 208550K .......... .......... .......... .......... .......... 9% 128M 13s Step #1: 208600K .......... .......... .......... .......... .......... 9% 151M 13s Step #1: 208650K .......... .......... .......... .......... .......... 9% 134M 13s Step #1: 208700K .......... .......... .......... .......... .......... 9% 147M 13s Step #1: 208750K .......... .......... .......... .......... .......... 9% 128M 13s Step #1: 208800K .......... .......... .......... .......... .......... 9% 131M 13s Step #1: 208850K .......... .......... .......... .......... .......... 9% 138M 13s Step #1: 208900K .......... .......... .......... .......... .......... 9% 123M 13s Step #1: 208950K .......... .......... .......... .......... .......... 9% 130M 13s Step #1: 209000K .......... .......... .......... .......... .......... 9% 139M 13s Step #1: 209050K .......... .......... .......... .......... .......... 9% 174M 13s Step #1: 209100K .......... .......... .......... .......... .......... 9% 167M 13s Step #1: 209150K .......... .......... .......... .......... .......... 9% 124M 13s Step #1: 209200K .......... .......... .......... .......... .......... 9% 141M 13s Step #1: 209250K .......... .......... .......... .......... .......... 9% 189M 13s Step #1: 209300K .......... .......... .......... .......... .......... 9% 182M 13s Step #1: 209350K .......... .......... .......... .......... .......... 9% 112M 13s Step #1: 209400K .......... .......... .......... .......... .......... 9% 188M 13s Step #1: 209450K .......... .......... .......... .......... .......... 9% 200M 13s Step #1: 209500K .......... .......... .......... .......... .......... 9% 206M 13s Step #1: 209550K .......... .......... .......... .......... .......... 9% 162M 13s Step #1: 209600K .......... .......... .......... .......... .......... 9% 190M 13s Step #1: 209650K .......... .......... .......... .......... .......... 9% 207M 13s Step #1: 209700K .......... .......... .......... .......... .......... 9% 159M 13s Step #1: 209750K .......... .......... .......... .......... .......... 9% 173M 13s Step #1: 209800K .......... .......... .......... .......... .......... 9% 207M 13s Step #1: 209850K .......... .......... .......... .......... .......... 9% 149M 13s Step #1: 209900K .......... .......... .......... .......... .......... 9% 173M 13s Step #1: 209950K .......... .......... .......... .......... .......... 9% 172M 13s Step #1: 210000K .......... .......... .......... .......... .......... 9% 203M 13s Step #1: 210050K .......... .......... .......... .......... .......... 9% 57.7M 13s Step #1: 210100K .......... .......... .......... .......... .......... 9% 146M 13s Step #1: 210150K .......... .......... .......... .......... .......... 9% 93.4M 13s Step #1: 210200K .......... .......... .......... .......... .......... 9% 124M 13s Step #1: 210250K .......... .......... .......... .......... .......... 9% 125M 13s Step #1: 210300K .......... .......... .......... .......... .......... 9% 143M 13s Step #1: 210350K .......... .......... .......... .......... .......... 9% 116M 13s Step #1: 210400K .......... .......... .......... .......... .......... 9% 126M 13s Step #1: 210450K .......... .......... .......... .......... .......... 9% 149M 13s Step #1: 210500K .......... .......... .......... .......... .......... 9% 145M 13s Step #1: 210550K .......... .......... .......... .......... .......... 9% 136M 13s Step #1: 210600K .......... .......... .......... .......... .......... 9% 172M 13s Step #1: 210650K .......... .......... .......... .......... .......... 9% 161M 13s Step #1: 210700K .......... .......... .......... .......... .......... 9% 120M 13s Step #1: 210750K .......... .......... .......... .......... .......... 9% 121M 13s Step #1: 210800K .......... .......... .......... .......... .......... 9% 137M 13s Step #1: 210850K .......... .......... .......... .......... .......... 9% 116M 13s Step #1: 210900K .......... .......... .......... .......... .......... 9% 140M 13s Step #1: 210950K .......... .......... .......... .......... .......... 9% 120M 13s Step #1: 211000K .......... .......... .......... .......... .......... 9% 133M 13s Step #1: 211050K .......... .......... .......... .......... .......... 9% 135M 13s Step #1: 211100K .......... .......... .......... .......... .......... 9% 128M 13s Step #1: 211150K .......... .......... .......... .......... .......... 9% 110M 13s Step #1: 211200K .......... .......... .......... .......... .......... 9% 117M 13s Step #1: 211250K .......... .......... .......... .......... .......... 9% 145M 13s Step #1: 211300K .......... .......... .......... .......... .......... 9% 144M 13s Step #1: 211350K .......... .......... .......... .......... .......... 9% 126M 13s Step #1: 211400K .......... .......... .......... .......... .......... 9% 120M 13s Step #1: 211450K .......... .......... .......... .......... .......... 9% 118M 13s Step #1: 211500K .......... .......... .......... .......... .......... 9% 147M 13s Step #1: 211550K .......... .......... .......... .......... .......... 9% 126M 13s Step #1: 211600K .......... .......... .......... .......... .......... 9% 131M 13s Step #1: 211650K .......... .......... .......... .......... .......... 9% 150M 13s Step #1: 211700K .......... .......... .......... .......... .......... 9% 153M 13s Step #1: 211750K .......... .......... .......... .......... .......... 9% 124M 13s Step #1: 211800K .......... .......... .......... .......... .......... 9% 128M 13s Step #1: 211850K .......... .......... .......... .......... .......... 9% 152M 13s Step #1: 211900K .......... .......... .......... .......... .......... 9% 130M 13s Step #1: 211950K .......... .......... .......... .......... .......... 9% 121M 13s Step #1: 212000K .......... .......... .......... .......... .......... 9% 147M 13s Step #1: 212050K .......... .......... .......... .......... .......... 9% 154M 13s Step #1: 212100K .......... .......... .......... .......... .......... 9% 59.6M 13s Step #1: 212150K .......... .......... .......... .......... .......... 9% 127M 13s Step #1: 212200K .......... .......... .......... .......... .......... 9% 126M 13s Step #1: 212250K .......... .......... .......... .......... .......... 9% 138M 13s Step #1: 212300K .......... .......... .......... .......... .......... 9% 160M 13s Step #1: 212350K .......... .......... .......... .......... .......... 9% 125M 13s Step #1: 212400K .......... .......... .......... .......... .......... 9% 138M 13s Step #1: 212450K .......... .......... .......... .......... .......... 9% 123M 13s Step #1: 212500K .......... .......... .......... .......... .......... 9% 123M 13s Step #1: 212550K .......... .......... .......... .......... .......... 9% 126M 13s Step #1: 212600K .......... .......... .......... .......... .......... 9% 153M 13s Step #1: 212650K .......... .......... .......... .......... .......... 9% 127M 13s Step #1: 212700K .......... .......... .......... .......... .......... 9% 126M 13s Step #1: 212750K .......... .......... .......... .......... .......... 9% 98.6M 13s Step #1: 212800K .......... .......... .......... .......... .......... 9% 146M 13s Step #1: 212850K .......... .......... .......... .......... .......... 9% 148M 13s Step #1: 212900K .......... .......... .......... .......... .......... 9% 121M 13s Step #1: 212950K .......... .......... .......... .......... .......... 9% 124M 13s Step #1: 213000K .......... .......... .......... .......... .......... 9% 139M 13s Step #1: 213050K .......... .......... .......... .......... .......... 9% 150M 13s Step #1: 213100K .......... .......... .......... .......... .......... 9% 149M 13s Step #1: 213150K .......... .......... .......... .......... .......... 9% 101M 13s Step #1: 213200K .......... .......... .......... .......... .......... 9% 150M 13s Step #1: 213250K .......... .......... .......... .......... .......... 9% 133M 13s Step #1: 213300K .......... .......... .......... .......... .......... 9% 194M 13s Step #1: 213350K .......... .......... .......... .......... .......... 9% 163M 13s Step #1: 213400K .......... .......... .......... .......... .......... 9% 204M 13s Step #1: 213450K .......... .......... .......... .......... .......... 9% 207M 13s Step #1: 213500K .......... .......... .......... .......... .......... 9% 192M 13s Step #1: 213550K .......... .......... .......... .......... .......... 9% 169M 13s Step #1: 213600K .......... .......... .......... .......... .......... 9% 205M 13s Step #1: 213650K .......... .......... .......... .......... .......... 9% 137M 13s Step #1: 213700K .......... .......... .......... .......... .......... 9% 129M 13s Step #1: 213750K .......... .......... .......... .......... .......... 9% 72.0M 13s Step #1: 213800K .......... .......... .......... .......... .......... 9% 134M 13s Step #1: 213850K .......... .......... .......... .......... .......... 9% 142M 13s Step #1: 213900K .......... .......... .......... .......... .......... 9% 76.3M 13s Step #1: 213950K .......... .......... .......... .......... .......... 9% 104M 13s Step #1: 214000K .......... .......... .......... .......... .......... 9% 130M 13s Step #1: 214050K .......... .......... .......... .......... .......... 9% 143M 13s Step #1: 214100K .......... .......... .......... .......... .......... 9% 127M 13s Step #1: 214150K .......... .......... .......... .......... .......... 9% 47.9M 13s Step #1: 214200K .......... .......... .......... .......... .......... 9% 207M 13s Step #1: 214250K .......... .......... .......... .......... .......... 9% 156M 13s Step #1: 214300K .......... .......... .......... .......... .......... 9% 141M 13s Step #1: 214350K .......... .......... .......... .......... .......... 9% 118M 13s Step #1: 214400K .......... .......... .......... .......... .......... 9% 155M 13s Step #1: 214450K .......... .......... .......... .......... .......... 9% 116M 13s Step #1: 214500K .......... .......... .......... .......... .......... 9% 125M 13s Step #1: 214550K .......... .......... .......... .......... .......... 9% 130M 13s Step #1: 214600K .......... .......... .......... .......... .......... 9% 126M 13s Step #1: 214650K .......... .......... .......... .......... .......... 9% 146M 13s Step #1: 214700K .......... .......... .......... .......... .......... 9% 141M 13s Step #1: 214750K .......... .......... .......... .......... .......... 9% 119M 13s Step #1: 214800K .......... .......... .......... .......... .......... 9% 148M 13s Step #1: 214850K .......... .......... .......... .......... .......... 9% 174M 13s Step #1: 214900K .......... .......... .......... .......... .......... 9% 128M 13s Step #1: 214950K .......... .......... .......... .......... .......... 9% 104M 13s Step #1: 215000K .......... .......... .......... .......... .......... 9% 141M 13s Step #1: 215050K .......... .......... .......... .......... .......... 9% 115M 13s Step #1: 215100K .......... .......... .......... .......... .......... 9% 144M 13s Step #1: 215150K .......... .......... .......... .......... .......... 9% 122M 13s Step #1: 215200K .......... .......... .......... .......... .......... 9% 118M 13s Step #1: 215250K .......... .......... .......... .......... .......... 9% 131M 13s Step #1: 215300K .......... .......... .......... .......... .......... 9% 139M 13s Step #1: 215350K .......... .......... .......... .......... .......... 9% 125M 13s Step #1: 215400K .......... .......... .......... .......... .......... 9% 117M 13s Step #1: 215450K .......... .......... .......... .......... .......... 9% 136M 13s Step #1: 215500K .......... .......... .......... .......... .......... 9% 116M 13s Step #1: 215550K .......... .......... .......... .......... .......... 9% 107M 13s Step #1: 215600K .......... .......... .......... .......... .......... 9% 150M 13s Step #1: 215650K .......... .......... .......... .......... .......... 9% 147M 13s Step #1: 215700K .......... .......... .......... .......... .......... 9% 142M 13s Step #1: 215750K .......... .......... .......... .......... .......... 9% 136M 13s Step #1: 215800K .......... .......... .......... .......... .......... 9% 161M 13s Step #1: 215850K .......... .......... .......... .......... .......... 9% 143M 13s Step #1: 215900K .......... .......... .......... .......... .......... 9% 136M 13s Step #1: 215950K .......... .......... .......... .......... .......... 9% 53.7M 13s Step #1: 216000K .......... .......... .......... .......... .......... 9% 171M 13s Step #1: 216050K .......... .......... .......... .......... .......... 9% 201M 13s Step #1: 216100K .......... .......... .......... .......... .......... 9% 157M 13s Step #1: 216150K .......... .......... .......... .......... .......... 9% 131M 13s Step #1: 216200K .......... .......... .......... .......... .......... 9% 130M 13s Step #1: 216250K .......... .......... .......... .......... .......... 9% 123M 13s Step #1: 216300K .......... .......... .......... .......... .......... 9% 125M 13s Step #1: 216350K .......... .......... .......... .......... .......... 9% 116M 13s Step #1: 216400K .......... .......... .......... .......... .......... 9% 122M 13s Step #1: 216450K .......... .......... .......... .......... .......... 9% 144M 13s Step #1: 216500K .......... .......... .......... .......... .......... 9% 125M 13s Step #1: 216550K .......... .......... .......... .......... .......... 9% 115M 13s Step #1: 216600K .......... .......... .......... .......... .......... 9% 143M 13s Step #1: 216650K .......... .......... .......... .......... .......... 9% 145M 13s Step #1: 216700K .......... .......... .......... .......... .......... 9% 137M 13s Step #1: 216750K .......... .......... .......... .......... .......... 9% 103M 13s Step #1: 216800K .......... .......... .......... .......... .......... 9% 140M 13s Step #1: 216850K .......... .......... .......... .......... .......... 9% 145M 13s Step #1: 216900K .......... .......... .......... .......... .......... 9% 145M 13s Step #1: 216950K .......... .......... .......... .......... .......... 9% 125M 13s Step #1: 217000K .......... .......... .......... .......... .......... 9% 130M 13s Step #1: 217050K .......... .......... .......... .......... .......... 9% 127M 13s Step #1: 217100K .......... .......... .......... .......... .......... 9% 132M 13s Step #1: 217150K .......... .......... .......... .......... .......... 9% 126M 13s Step #1: 217200K .......... .......... .......... .......... .......... 9% 152M 13s Step #1: 217250K .......... .......... .......... .......... .......... 9% 117M 13s Step #1: 217300K .......... .......... .......... .......... .......... 9% 142M 13s Step #1: 217350K .......... .......... .......... .......... .......... 9% 113M 13s Step #1: 217400K .......... .......... .......... .......... .......... 9% 135M 13s Step #1: 217450K .......... .......... .......... .......... .......... 9% 145M 13s Step #1: 217500K .......... .......... .......... .......... .......... 9% 124M 13s Step #1: 217550K .......... .......... .......... .......... .......... 9% 115M 13s Step #1: 217600K .......... .......... .......... .......... .......... 9% 128M 13s Step #1: 217650K .......... .......... .......... .......... .......... 9% 135M 13s Step #1: 217700K .......... .......... .......... .......... .......... 9% 135M 13s Step #1: 217750K .......... .......... .......... .......... .......... 9% 109M 13s Step #1: 217800K .......... .......... .......... .......... .......... 9% 127M 13s Step #1: 217850K .......... .......... .......... .......... .......... 9% 141M 13s Step #1: 217900K .......... .......... .......... .......... .......... 9% 139M 13s Step #1: 217950K .......... .......... .......... .......... .......... 9% 130M 13s Step #1: 218000K .......... .......... .......... .......... .......... 9% 47.4M 13s Step #1: 218050K .......... .......... .......... .......... .......... 9% 109M 13s Step #1: 218100K .......... .......... .......... .......... .......... 9% 149M 13s Step #1: 218150K .......... .......... .......... .......... .......... 9% 135M 13s Step #1: 218200K .......... .......... .......... .......... .......... 9% 137M 13s Step #1: 218250K .......... .......... .......... .......... .......... 9% 154M 13s Step #1: 218300K .......... .......... .......... .......... .......... 9% 144M 13s Step #1: 218350K .......... .......... .......... .......... .......... 9% 105M 13s Step #1: 218400K .......... .......... .......... .......... .......... 9% 133M 13s Step #1: 218450K .......... .......... .......... .......... .......... 9% 147M 13s Step #1: 218500K .......... .......... .......... .......... .......... 9% 121M 13s Step #1: 218550K .......... .......... .......... .......... .......... 9% 126M 13s Step #1: 218600K .......... .......... .......... .......... .......... 9% 143M 13s Step #1: 218650K .......... .......... .......... .......... .......... 9% 156M 13s Step #1: 218700K .......... .......... .......... .......... .......... 9% 116M 13s Step #1: 218750K .......... .......... .......... .......... .......... 9% 122M 13s Step #1: 218800K .......... .......... .......... .......... .......... 9% 154M 13s Step #1: 218850K .......... .......... .......... .......... .......... 9% 142M 13s Step #1: 218900K .......... .......... .......... .......... .......... 9% 123M 13s Step #1: 218950K .......... .......... .......... .......... .......... 9% 109M 13s Step #1: 219000K .......... .......... .......... .......... .......... 9% 143M 13s Step #1: 219050K .......... .......... .......... .......... .......... 9% 129M 13s Step #1: 219100K .......... .......... .......... .......... .......... 9% 152M 13s Step #1: 219150K .......... .......... .......... .......... .......... 9% 123M 13s Step #1: 219200K .......... .......... .......... .......... .......... 9% 135M 13s Step #1: 219250K .......... .......... .......... .......... .......... 9% 145M 13s Step #1: 219300K .......... .......... .......... .......... .......... 9% 140M 13s Step #1: 219350K .......... .......... .......... .......... .......... 9% 131M 13s Step #1: 219400K .......... .......... .......... .......... .......... 9% 151M 13s Step #1: 219450K .......... .......... .......... .......... .......... 9% 195M 13s Step #1: 219500K .......... .......... .......... .......... .......... 9% 191M 13s Step #1: 219550K .......... .......... .......... .......... .......... 9% 117M 13s Step #1: 219600K .......... .......... .......... .......... .......... 9% 135M 13s Step #1: 219650K .......... .......... .......... .......... .......... 9% 120M 13s Step #1: 219700K .......... .......... .......... .......... .......... 9% 144M 13s Step #1: 219750K .......... .......... .......... .......... .......... 9% 109M 13s Step #1: 219800K .......... .......... .......... .......... .......... 9% 127M 13s Step #1: 219850K .......... .......... .......... .......... .......... 9% 148M 13s Step #1: 219900K .......... .......... .......... .......... .......... 9% 147M 13s Step #1: 219950K .......... .......... .......... .......... .......... 9% 130M 13s Step #1: 220000K .......... .......... .......... .......... .......... 9% 142M 13s Step #1: 220050K .......... .......... .......... .......... .......... 9% 48.6M 13s Step #1: 220100K .......... .......... .......... .......... .......... 9% 131M 13s Step #1: 220150K .......... .......... .......... .......... .......... 9% 127M 13s Step #1: 220200K .......... .......... .......... .......... .......... 9% 133M 13s Step #1: 220250K .......... .......... .......... .......... .......... 9% 172M 13s Step #1: 220300K .......... .......... .......... .......... .......... 9% 130M 13s Step #1: 220350K .......... .......... .......... .......... .......... 9% 118M 13s Step #1: 220400K .......... .......... .......... .......... .......... 9% 147M 13s Step #1: 220450K .......... .......... .......... .......... .......... 9% 146M 13s Step #1: 220500K .......... .......... .......... .......... .......... 9% 139M 13s Step #1: 220550K .......... .......... .......... .......... .......... 9% 125M 13s Step #1: 220600K .......... .......... .......... .......... .......... 9% 140M 13s Step #1: 220650K .......... .......... .......... .......... .......... 9% 144M 13s Step #1: 220700K .......... .......... .......... .......... .......... 9% 156M 13s Step #1: 220750K .......... .......... .......... .......... .......... 9% 115M 13s Step #1: 220800K .......... .......... .......... .......... .......... 9% 156M 13s Step #1: 220850K .......... .......... .......... .......... .......... 9% 145M 13s Step #1: 220900K .......... .......... .......... .......... .......... 9% 154M 13s Step #1: 220950K .......... .......... .......... .......... .......... 9% 129M 13s Step #1: 221000K .......... .......... .......... .......... .......... 9% 127M 13s Step #1: 221050K .......... .......... .......... .......... .......... 9% 133M 13s Step #1: 221100K .......... .......... .......... .......... .......... 9% 131M 13s Step #1: 221150K .......... .......... .......... .......... .......... 9% 111M 13s Step #1: 221200K .......... .......... .......... .......... .......... 9% 143M 13s Step #1: 221250K .......... .......... .......... .......... .......... 9% 152M 13s Step #1: 221300K .......... .......... .......... .......... .......... 9% 135M 13s Step #1: 221350K .......... .......... .......... .......... .......... 9% 121M 13s Step #1: 221400K .......... .......... .......... .......... .......... 9% 149M 13s Step #1: 221450K .......... .......... .......... .......... .......... 9% 123M 13s Step #1: 221500K .......... .......... .......... .......... .......... 9% 134M 13s Step #1: 221550K .......... .......... .......... .......... .......... 9% 124M 13s Step #1: 221600K .......... .......... .......... .......... .......... 9% 133M 13s Step #1: 221650K .......... .......... .......... .......... .......... 9% 141M 13s Step #1: 221700K .......... .......... .......... .......... .......... 9% 128M 13s Step #1: 221750K .......... .......... .......... .......... .......... 9% 158M 13s Step #1: 221800K .......... .......... .......... .......... .......... 9% 203M 13s Step #1: 221850K .......... .......... .......... .......... .......... 9% 195M 13s Step #1: 221900K .......... .......... .......... .......... .......... 9% 204M 13s Step #1: 221950K .......... .......... .......... .......... .......... 9% 144M 13s Step #1: 222000K .......... .......... .......... .......... .......... 9% 166M 13s Step #1: 222050K .......... .......... .......... .......... .......... 9% 180M 13s Step #1: 222100K .......... .......... .......... .......... .......... 9% 64.5M 13s Step #1: 222150K .......... .......... .......... .......... .......... 9% 184M 13s Step #1: 222200K .......... .......... .......... .......... .......... 9% 152M 13s Step #1: 222250K .......... .......... .......... .......... .......... 9% 149M 13s Step #1: 222300K .......... .......... .......... .......... .......... 9% 157M 13s Step #1: 222350K .......... .......... .......... .......... .......... 9% 122M 13s Step #1: 222400K .......... .......... .......... .......... .......... 9% 111M 13s Step #1: 222450K .......... .......... .......... .......... .......... 9% 131M 13s Step #1: 222500K .......... .......... .......... .......... .......... 9% 150M 13s Step #1: 222550K .......... .......... .......... .......... .......... 9% 133M 13s Step #1: 222600K .......... .......... .......... .......... .......... 9% 149M 13s Step #1: 222650K .......... .......... .......... .......... .......... 9% 146M 13s Step #1: 222700K .......... .......... .......... .......... .......... 9% 204M 13s Step #1: 222750K .......... .......... .......... .......... .......... 9% 139M 13s Step #1: 222800K .......... .......... .......... .......... .......... 9% 204M 13s Step #1: 222850K .......... .......... .......... .......... .......... 9% 174M 13s Step #1: 222900K .......... .......... .......... .......... .......... 9% 174M 13s Step #1: 222950K .......... .......... .......... .......... .......... 9% 132M 13s Step #1: 223000K .......... .......... .......... .......... .......... 9% 124M 13s Step #1: 223050K .......... .......... .......... .......... .......... 9% 142M 13s Step #1: 223100K .......... .......... .......... .......... .......... 9% 146M 13s Step #1: 223150K .......... .......... .......... .......... .......... 9% 134M 13s Step #1: 223200K .......... .......... .......... .......... .......... 9% 55.5M 13s Step #1: 223250K .......... .......... .......... .......... .......... 9% 176M 13s Step #1: 223300K .......... .......... .......... .......... .......... 9% 158M 13s Step #1: 223350K .......... .......... .......... .......... .......... 9% 134M 13s Step #1: 223400K .......... .......... .......... .......... .......... 9% 110M 13s Step #1: 223450K .......... .......... .......... .......... .......... 9% 139M 13s Step #1: 223500K .......... .......... .......... .......... .......... 9% 146M 13s Step #1: 223550K .......... .......... .......... .......... .......... 9% 128M 13s Step #1: 223600K .......... .......... .......... .......... .......... 9% 153M 13s Step #1: 223650K .......... .......... .......... .......... .......... 9% 126M 13s Step #1: 223700K .......... .......... .......... .......... .......... 9% 136M 13s Step #1: 223750K .......... .......... .......... .......... .......... 9% 130M 13s Step #1: 223800K .......... .......... .......... .......... .......... 9% 151M 13s Step #1: 223850K .......... .......... .......... .......... .......... 9% 143M 13s Step #1: 223900K .......... .......... .......... .......... .......... 9% 137M 13s Step #1: 223950K .......... .......... .......... .......... .......... 9% 119M 13s Step #1: 224000K .......... .......... .......... .......... .......... 9% 127M 13s Step #1: 224050K .......... .......... .......... .......... .......... 9% 148M 13s Step #1: 224100K .......... .......... .......... .......... .......... 9% 149M 13s Step #1: 224150K .......... .......... .......... .......... .......... 9% 55.1M 13s Step #1: 224200K .......... .......... .......... .......... .......... 9% 132M 13s Step #1: 224250K .......... .......... .......... .......... .......... 9% 134M 13s Step #1: 224300K .......... .......... .......... .......... .......... 9% 126M 13s Step #1: 224350K .......... .......... .......... .......... .......... 9% 127M 13s Step #1: 224400K .......... .......... .......... .......... .......... 9% 139M 13s Step #1: 224450K .......... .......... .......... .......... .......... 9% 139M 13s Step #1: 224500K .......... .......... .......... .......... .......... 9% 137M 13s Step #1: 224550K .......... .......... .......... .......... .......... 9% 136M 13s Step #1: 224600K .......... .......... .......... .......... .......... 9% 139M 13s Step #1: 224650K .......... .......... .......... .......... .......... 9% 156M 13s Step #1: 224700K .......... .......... .......... .......... .......... 9% 146M 13s Step #1: 224750K .......... .......... .......... .......... .......... 9% 102M 13s Step #1: 224800K .......... .......... .......... .......... .......... 9% 145M 13s Step #1: 224850K .......... .......... .......... .......... .......... 9% 150M 13s Step #1: 224900K .......... .......... .......... .......... .......... 9% 150M 13s Step #1: 224950K .......... .......... .......... .......... .......... 9% 123M 13s Step #1: 225000K .......... .......... .......... .......... .......... 9% 130M 13s Step #1: 225050K .......... .......... .......... .......... .......... 9% 128M 13s Step #1: 225100K .......... .......... .......... .......... .......... 9% 139M 13s Step #1: 225150K .......... .......... .......... .......... .......... 9% 126M 13s Step #1: 225200K .......... .......... .......... .......... .......... 9% 127M 13s Step #1: 225250K .......... .......... .......... .......... .......... 10% 138M 13s Step #1: 225300K .......... .......... .......... .......... .......... 10% 156M 13s Step #1: 225350K .......... .......... .......... .......... .......... 10% 129M 13s Step #1: 225400K .......... .......... .......... .......... .......... 10% 142M 13s Step #1: 225450K .......... .......... .......... .......... .......... 10% 124M 13s Step #1: 225500K .......... .......... .......... .......... .......... 10% 140M 13s Step #1: 225550K .......... .......... .......... .......... .......... 10% 114M 13s Step #1: 225600K .......... .......... .......... .......... .......... 10% 144M 13s Step #1: 225650K .......... .......... .......... .......... .......... 10% 139M 13s Step #1: 225700K .......... .......... .......... .......... .......... 10% 116M 13s Step #1: 225750K .......... .......... .......... .......... .......... 10% 170M 13s Step #1: 225800K .......... .......... .......... .......... .......... 10% 204M 13s Step #1: 225850K .......... .......... .......... .......... .......... 10% 203M 13s Step #1: 225900K .......... .......... .......... .......... .......... 10% 196M 13s Step #1: 225950K .......... .......... .......... .......... .......... 10% 166M 13s Step #1: 226000K .......... .......... .......... .......... .......... 10% 207M 13s Step #1: 226050K .......... .......... .......... .......... .......... 10% 151M 13s Step #1: 226100K .......... .......... .......... .......... .......... 10% 139M 13s Step #1: 226150K .......... .......... .......... .......... .......... 10% 130M 13s Step #1: 226200K .......... .......... .......... .......... .......... 10% 52.6M 13s Step #1: 226250K .......... .......... .......... .......... .......... 10% 158M 13s Step #1: 226300K .......... .......... .......... .......... .......... 10% 149M 13s Step #1: 226350K .......... .......... .......... .......... .......... 10% 119M 13s Step #1: 226400K .......... .......... .......... .......... .......... 10% 143M 13s Step #1: 226450K .......... .......... .......... .......... .......... 10% 118M 13s Step #1: 226500K .......... .......... .......... .......... .......... 10% 150M 13s Step #1: 226550K .......... .......... .......... .......... .......... 10% 133M 13s Step #1: 226600K .......... .......... .......... .......... .......... 10% 135M 13s Step #1: 226650K .......... .......... .......... .......... .......... 10% 142M 13s Step #1: 226700K .......... .......... .......... .......... .......... 10% 134M 13s Step #1: 226750K .......... .......... .......... .......... .......... 10% 102M 13s Step #1: 226800K .......... .......... .......... .......... .......... 10% 136M 13s Step #1: 226850K .......... .......... .......... .......... .......... 10% 142M 13s Step #1: 226900K .......... .......... .......... .......... .......... 10% 153M 13s Step #1: 226950K .......... .......... .......... .......... .......... 10% 134M 13s Step #1: 227000K .......... .......... .......... .......... .......... 10% 144M 13s Step #1: 227050K .......... .......... .......... .......... .......... 10% 152M 13s Step #1: 227100K .......... .......... .......... .......... .......... 10% 146M 13s Step #1: 227150K .......... .......... .......... .......... .......... 10% 115M 13s Step #1: 227200K .......... .......... .......... .......... .......... 10% 156M 13s Step #1: 227250K .......... .......... .......... .......... .......... 10% 137M 13s Step #1: 227300K .......... .......... .......... .......... .......... 10% 156M 13s Step #1: 227350K .......... .......... .......... .......... .......... 10% 139M 13s Step #1: 227400K .......... .......... .......... .......... .......... 10% 150M 13s Step #1: 227450K .......... .......... .......... .......... .......... 10% 149M 13s Step #1: 227500K .......... .......... .......... .......... .......... 10% 133M 13s Step #1: 227550K .......... .......... .......... .......... .......... 10% 119M 13s Step #1: 227600K .......... .......... .......... .......... .......... 10% 147M 13s Step #1: 227650K .......... .......... .......... .......... .......... 10% 153M 13s Step #1: 227700K .......... .......... .......... .......... .......... 10% 153M 13s Step #1: 227750K .......... .......... .......... .......... .......... 10% 133M 13s Step #1: 227800K .......... .......... .......... .......... .......... 10% 150M 13s Step #1: 227850K .......... .......... .......... .......... .......... 10% 141M 13s Step #1: 227900K .......... .......... .......... .......... .......... 10% 140M 13s Step #1: 227950K .......... .......... .......... .......... .......... 10% 126M 13s Step #1: 228000K .......... .......... .......... .......... .......... 10% 144M 13s Step #1: 228050K .......... .......... .......... .......... .......... 10% 145M 13s Step #1: 228100K .......... .......... .......... .......... .......... 10% 149M 13s Step #1: 228150K .......... .......... .......... .......... .......... 10% 124M 13s Step #1: 228200K .......... .......... .......... .......... .......... 10% 139M 13s Step #1: 228250K .......... .......... .......... .......... .......... 10% 61.5M 13s Step #1: 228300K .......... .......... .......... .......... .......... 10% 175M 13s Step #1: 228350K .......... .......... .......... .......... .......... 10% 163M 13s Step #1: 228400K .......... .......... .......... .......... .......... 10% 159M 13s Step #1: 228450K .......... .......... .......... .......... .......... 10% 155M 13s Step #1: 228500K .......... .......... .......... .......... .......... 10% 193M 13s Step #1: 228550K .......... .......... .......... .......... .......... 10% 161M 13s Step #1: 228600K .......... .......... .......... .......... .......... 10% 179M 13s Step #1: 228650K .......... .......... .......... .......... .......... 10% 205M 13s Step #1: 228700K .......... .......... .......... .......... .......... 10% 197M 13s Step #1: 228750K .......... .......... .......... .......... .......... 10% 179M 13s Step #1: 228800K .......... .......... .......... .......... .......... 10% 178M 13s Step #1: 228850K .......... .......... .......... .......... .......... 10% 118M 13s Step #1: 228900K .......... .......... .......... .......... .......... 10% 151M 13s Step #1: 228950K .......... .......... .......... .......... .......... 10% 160M 13s Step #1: 229000K .......... .......... .......... .......... .......... 10% 134M 13s Step #1: 229050K .......... .......... .......... .......... .......... 10% 146M 13s Step #1: 229100K .......... .......... .......... .......... .......... 10% 166M 13s Step #1: 229150K .......... .......... .......... .......... .......... 10% 161M 13s Step #1: 229200K .......... .......... .......... .......... .......... 10% 209M 13s Step #1: 229250K .......... .......... .......... .......... .......... 10% 212M 13s Step #1: 229300K .......... .......... .......... .......... .......... 10% 201M 13s Step #1: 229350K .......... .......... .......... .......... .......... 10% 181M 13s Step #1: 229400K .......... .......... .......... .......... .......... 10% 162M 13s Step #1: 229450K .......... .......... .......... .......... .......... 10% 204M 13s Step #1: 229500K .......... .......... .......... .......... .......... 10% 175M 13s Step #1: 229550K .......... .......... .......... .......... .......... 10% 163M 13s Step #1: 229600K .......... .......... .......... .......... .......... 10% 209M 13s Step #1: 229650K .......... .......... .......... .......... .......... 10% 204M 13s Step #1: 229700K .......... .......... .......... .......... .......... 10% 207M 13s Step #1: 229750K .......... .......... .......... .......... .......... 10% 117M 13s Step #1: 229800K .......... .......... .......... .......... .......... 10% 184M 13s Step #1: 229850K .......... .......... .......... .......... .......... 10% 156M 13s Step #1: 229900K .......... .......... .......... .......... .......... 10% 165M 13s Step #1: 229950K .......... .......... .......... .......... .......... 10% 175M 13s Step #1: 230000K .......... .......... .......... .......... .......... 10% 213M 13s Step #1: 230050K .......... .......... .......... .......... .......... 10% 197M 13s Step #1: 230100K .......... .......... .......... .......... .......... 10% 185M 13s Step #1: 230150K .......... .......... .......... .......... .......... 10% 155M 13s Step #1: 230200K .......... .......... .......... .......... .......... 10% 186M 13s Step #1: 230250K .......... .......... .......... .......... .......... 10% 206M 13s Step #1: 230300K .......... .......... .......... .......... .......... 10% 55.6M 13s Step #1: 230350K .......... .......... .......... .......... .......... 10% 115M 13s Step #1: 230400K .......... .......... .......... .......... .......... 10% 150M 13s Step #1: 230450K .......... .......... .......... .......... .......... 10% 148M 13s Step #1: 230500K .......... .......... .......... .......... .......... 10% 124M 13s Step #1: 230550K .......... .......... .......... .......... .......... 10% 156M 13s Step #1: 230600K .......... .......... .......... .......... .......... 10% 159M 13s Step #1: 230650K .......... .......... .......... .......... .......... 10% 125M 13s Step #1: 230700K .......... .......... .......... .......... .......... 10% 141M 13s Step #1: 230750K .......... .......... .......... .......... .......... 10% 129M 13s Step #1: 230800K .......... .......... .......... .......... .......... 10% 141M 13s Step #1: 230850K .......... .......... .......... .......... .......... 10% 157M 13s Step #1: 230900K .......... .......... .......... .......... .......... 10% 152M 13s Step #1: 230950K .......... .......... .......... .......... .......... 10% 117M 13s Step #1: 231000K .......... .......... .......... .......... .......... 10% 145M 13s Step #1: 231050K .......... .......... .......... .......... .......... 10% 139M 13s Step #1: 231100K .......... .......... .......... .......... .......... 10% 142M 13s Step #1: 231150K .......... .......... .......... .......... .......... 10% 123M 13s Step #1: 231200K .......... .......... .......... .......... .......... 10% 141M 13s Step #1: 231250K .......... .......... .......... .......... .......... 10% 137M 13s Step #1: 231300K .......... .......... .......... .......... .......... 10% 145M 13s Step #1: 231350K .......... .......... .......... .......... .......... 10% 120M 13s Step #1: 231400K .......... .......... .......... .......... .......... 10% 142M 13s Step #1: 231450K .......... .......... .......... .......... .......... 10% 150M 13s Step #1: 231500K .......... .......... .......... .......... .......... 10% 129M 13s Step #1: 231550K .......... .......... .......... .......... .......... 10% 118M 13s Step #1: 231600K .......... .......... .......... .......... .......... 10% 190M 13s Step #1: 231650K .......... .......... .......... .......... .......... 10% 167M 13s Step #1: 231700K .......... .......... .......... .......... .......... 10% 151M 13s Step #1: 231750K .......... .......... .......... .......... .......... 10% 111M 13s Step #1: 231800K .......... .......... .......... .......... .......... 10% 132M 13s Step #1: 231850K .......... .......... .......... .......... .......... 10% 141M 13s Step #1: 231900K .......... .......... .......... .......... .......... 10% 134M 13s Step #1: 231950K .......... .......... .......... .......... .......... 10% 120M 13s Step #1: 232000K .......... .......... .......... .......... .......... 10% 154M 13s Step #1: 232050K .......... .......... .......... .......... .......... 10% 134M 13s Step #1: 232100K .......... .......... .......... .......... .......... 10% 129M 13s Step #1: 232150K .......... .......... .......... .......... .......... 10% 130M 13s Step #1: 232200K .......... .......... .......... .......... .......... 10% 153M 13s Step #1: 232250K .......... .......... .......... .......... .......... 10% 156M 13s Step #1: 232300K .......... .......... .......... .......... .......... 10% 153M 13s Step #1: 232350K .......... .......... .......... .......... .......... 10% 50.6M 13s Step #1: 232400K .......... .......... .......... .......... .......... 10% 135M 13s Step #1: 232450K .......... .......... .......... .......... .......... 10% 135M 13s Step #1: 232500K .......... .......... .......... .......... .......... 10% 158M 13s Step #1: 232550K .......... .......... .......... .......... .......... 10% 126M 13s Step #1: 232600K .......... .......... .......... .......... .......... 10% 117M 13s Step #1: 232650K .......... .......... .......... .......... .......... 10% 142M 13s Step #1: 232700K .......... .......... .......... .......... .......... 10% 146M 13s Step #1: 232750K .......... .......... .......... .......... .......... 10% 121M 13s Step #1: 232800K .......... .......... .......... .......... .......... 10% 149M 13s Step #1: 232850K .......... .......... .......... .......... .......... 10% 142M 13s Step #1: 232900K .......... .......... .......... .......... .......... 10% 154M 13s Step #1: 232950K .......... .......... .......... .......... .......... 10% 134M 13s Step #1: 233000K .......... .......... .......... .......... .......... 10% 146M 13s Step #1: 233050K .......... .......... .......... .......... .......... 10% 156M 13s Step #1: 233100K .......... .......... .......... .......... .......... 10% 135M 13s Step #1: 233150K .......... .......... .......... .......... .......... 10% 117M 13s Step #1: 233200K .......... .......... .......... .......... .......... 10% 216M 13s Step #1: 233250K .......... .......... .......... .......... .......... 10% 202M 13s Step #1: 233300K .......... .......... .......... .......... .......... 10% 170M 13s Step #1: 233350K .......... .......... .......... .......... .......... 10% 139M 13s Step #1: 233400K .......... .......... .......... .......... .......... 10% 182M 13s Step #1: 233450K .......... .......... .......... .......... .......... 10% 200M 13s Step #1: 233500K .......... .......... .......... .......... .......... 10% 192M 13s Step #1: 233550K .......... .......... .......... .......... .......... 10% 126M 13s Step #1: 233600K .......... .......... .......... .......... .......... 10% 193M 13s Step #1: 233650K .......... .......... .......... .......... .......... 10% 185M 13s Step #1: 233700K .......... .......... .......... .......... .......... 10% 204M 13s Step #1: 233750K .......... .......... .......... .......... .......... 10% 179M 13s Step #1: 233800K .......... .......... .......... .......... .......... 10% 197M 13s Step #1: 233850K .......... .......... .......... .......... .......... 10% 200M 13s Step #1: 233900K .......... .......... .......... .......... .......... 10% 202M 13s Step #1: 233950K .......... .......... .......... .......... .......... 10% 161M 13s Step #1: 234000K .......... .......... .......... .......... .......... 10% 140M 13s Step #1: 234050K .......... .......... .......... .......... .......... 10% 151M 13s Step #1: 234100K .......... .......... .......... .......... .......... 10% 198M 13s Step #1: 234150K .......... .......... .......... .......... .......... 10% 173M 13s Step #1: 234200K .......... .......... .......... .......... .......... 10% 210M 13s Step #1: 234250K .......... .......... .......... .......... .......... 10% 212M 13s Step #1: 234300K .......... .......... .......... .......... .......... 10% 220M 13s Step #1: 234350K .......... .......... .......... .......... .......... 10% 172M 13s Step #1: 234400K .......... .......... .......... .......... .......... 10% 61.3M 13s Step #1: 234450K .......... .......... .......... .......... .......... 10% 150M 13s Step #1: 234500K .......... .......... .......... .......... .......... 10% 147M 13s Step #1: 234550K .......... .......... .......... .......... .......... 10% 111M 13s Step #1: 234600K .......... .......... .......... .......... .......... 10% 152M 13s Step #1: 234650K .......... .......... .......... .......... .......... 10% 142M 13s Step #1: 234700K .......... .......... .......... .......... .......... 10% 147M 13s Step #1: 234750K .......... .......... .......... .......... .......... 10% 131M 13s Step #1: 234800K .......... .......... .......... .......... .......... 10% 148M 13s Step #1: 234850K .......... .......... .......... .......... .......... 10% 147M 13s Step #1: 234900K .......... .......... .......... .......... .......... 10% 145M 13s Step #1: 234950K .......... .......... .......... .......... .......... 10% 137M 13s Step #1: 235000K .......... .......... .......... .......... .......... 10% 140M 13s Step #1: 235050K .......... .......... .......... .......... .......... 10% 165M 13s Step #1: 235100K .......... .......... .......... .......... .......... 10% 208M 13s Step #1: 235150K .......... .......... .......... .......... .......... 10% 119M 13s Step #1: 235200K .......... .......... .......... .......... .......... 10% 183M 13s Step #1: 235250K .......... .......... .......... .......... .......... 10% 211M 13s Step #1: 235300K .......... .......... .......... .......... .......... 10% 216M 13s Step #1: 235350K .......... .......... .......... .......... .......... 10% 136M 13s Step #1: 235400K .......... .......... .......... .......... .......... 10% 199M 13s Step #1: 235450K .......... .......... .......... .......... .......... 10% 202M 13s Step #1: 235500K .......... .......... .......... .......... .......... 10% 206M 13s Step #1: 235550K .......... .......... .......... .......... .......... 10% 175M 13s Step #1: 235600K .......... .......... .......... .......... .......... 10% 136M 13s Step #1: 235650K .......... .......... .......... .......... .......... 10% 130M 13s Step #1: 235700K .......... .......... .......... .......... .......... 10% 134M 13s Step #1: 235750K .......... .......... .......... .......... .......... 10% 138M 13s Step #1: 235800K .......... .......... .......... .......... .......... 10% 154M 13s Step #1: 235850K .......... .......... .......... .......... .......... 10% 148M 13s Step #1: 235900K .......... .......... .......... .......... .......... 10% 154M 13s Step #1: 235950K .......... .......... .......... .......... .......... 10% 115M 13s Step #1: 236000K .......... .......... .......... .......... .......... 10% 128M 13s Step #1: 236050K .......... .......... .......... .......... .......... 10% 150M 13s Step #1: 236100K .......... .......... .......... .......... .......... 10% 131M 13s Step #1: 236150K .......... .......... .......... .......... .......... 10% 129M 13s Step #1: 236200K .......... .......... .......... .......... .......... 10% 139M 13s Step #1: 236250K .......... .......... .......... .......... .......... 10% 149M 13s Step #1: 236300K .......... .......... .......... .......... .......... 10% 148M 13s Step #1: 236350K .......... .......... .......... .......... .......... 10% 130M 13s Step #1: 236400K .......... .......... .......... .......... .......... 10% 142M 13s Step #1: 236450K .......... .......... .......... .......... .......... 10% 63.7M 13s Step #1: 236500K .......... .......... .......... .......... .......... 10% 143M 13s Step #1: 236550K .......... .......... .......... .......... .......... 10% 153M 13s Step #1: 236600K .......... .......... .......... .......... .......... 10% 162M 13s Step #1: 236650K .......... .......... .......... .......... .......... 10% 139M 13s Step #1: 236700K .......... .......... .......... .......... .......... 10% 129M 13s Step #1: 236750K .......... .......... .......... .......... .......... 10% 120M 13s Step #1: 236800K .......... .......... .......... .......... .......... 10% 93.6M 13s Step #1: 236850K .......... .......... .......... .......... .......... 10% 140M 13s Step #1: 236900K .......... .......... .......... .......... .......... 10% 125M 13s Step #1: 236950K .......... .......... .......... .......... .......... 10% 117M 13s Step #1: 237000K .......... .......... .......... .......... .......... 10% 111M 13s Step #1: 237050K .......... .......... .......... .......... .......... 10% 97.9M 13s Step #1: 237100K .......... .......... .......... .......... .......... 10% 96.1M 13s Step #1: 237150K .......... .......... .......... .......... .......... 10% 127M 13s Step #1: 237200K .......... .......... .......... .......... .......... 10% 118M 13s Step #1: 237250K .......... .......... .......... .......... .......... 10% 158M 13s Step #1: 237300K .......... .......... .......... .......... .......... 10% 178M 13s Step #1: 237350K .......... .......... .......... .......... .......... 10% 144M 13s Step #1: 237400K .......... .......... .......... .......... .......... 10% 156M 13s Step #1: 237450K .......... .......... .......... .......... .......... 10% 167M 13s Step #1: 237500K .......... .......... .......... .......... .......... 10% 158M 13s Step #1: 237550K .......... .......... .......... .......... .......... 10% 120M 13s Step #1: 237600K .......... .......... .......... .......... .......... 10% 152M 13s Step #1: 237650K .......... .......... .......... .......... .......... 10% 163M 13s Step #1: 237700K .......... .......... .......... .......... .......... 10% 152M 13s Step #1: 237750K .......... .......... .......... .......... .......... 10% 103M 13s Step #1: 237800K .......... .......... .......... .......... .......... 10% 144M 13s Step #1: 237850K .......... .......... .......... .......... .......... 10% 125M 13s Step #1: 237900K .......... .......... .......... .......... .......... 10% 131M 13s Step #1: 237950K .......... .......... .......... .......... .......... 10% 161M 13s Step #1: 238000K .......... .......... .......... .......... .......... 10% 184M 13s Step #1: 238050K .......... .......... .......... .......... .......... 10% 199M 13s Step #1: 238100K .......... .......... .......... .......... .......... 10% 138M 13s Step #1: 238150K .......... .......... .......... .......... .......... 10% 168M 13s Step #1: 238200K .......... .......... .......... .......... .......... 10% 206M 13s Step #1: 238250K .......... .......... .......... .......... .......... 10% 156M 13s Step #1: 238300K .......... .......... .......... .......... .......... 10% 148M 13s Step #1: 238350K .......... .......... .......... .......... .......... 10% 168M 13s Step #1: 238400K .......... .......... .......... .......... .......... 10% 208M 13s Step #1: 238450K .......... .......... .......... .......... .......... 10% 166M 13s Step #1: 238500K .......... .......... .......... .......... .......... 10% 60.3M 13s Step #1: 238550K .......... .......... .......... .......... .......... 10% 156M 13s Step #1: 238600K .......... .......... .......... .......... .......... 10% 177M 13s Step #1: 238650K .......... .......... .......... .......... .......... 10% 185M 13s Step #1: 238700K .......... .......... .......... .......... .......... 10% 199M 13s Step #1: 238750K .......... .......... .......... .......... .......... 10% 124M 13s Step #1: 238800K .......... .......... .......... .......... .......... 10% 139M 13s Step #1: 238850K .......... .......... .......... .......... .......... 10% 142M 13s Step #1: 238900K .......... .......... .......... .......... .......... 10% 145M 13s Step #1: 238950K .......... .......... .......... .......... .......... 10% 132M 13s Step #1: 239000K .......... .......... .......... .......... .......... 10% 145M 13s Step #1: 239050K .......... .......... .......... .......... .......... 10% 141M 13s Step #1: 239100K .......... .......... .......... .......... .......... 10% 150M 13s Step #1: 239150K .......... .......... .......... .......... .......... 10% 106M 13s Step #1: 239200K .......... .......... .......... .......... .......... 10% 152M 13s Step #1: 239250K .......... .......... .......... .......... .......... 10% 122M 13s Step #1: 239300K .......... .......... .......... .......... .......... 10% 138M 13s Step #1: 239350K .......... .......... .......... .......... .......... 10% 119M 13s Step #1: 239400K .......... .......... .......... .......... .......... 10% 121M 13s Step #1: 239450K .......... .......... .......... .......... .......... 10% 141M 13s Step #1: 239500K .......... .......... .......... .......... .......... 10% 150M 13s Step #1: 239550K .......... .......... .......... .......... .......... 10% 100M 13s Step #1: 239600K .......... .......... .......... .......... .......... 10% 140M 13s Step #1: 239650K .......... .......... .......... .......... .......... 10% 146M 13s Step #1: 239700K .......... .......... .......... .......... .......... 10% 125M 13s Step #1: 239750K .......... .......... .......... .......... .......... 10% 133M 13s Step #1: 239800K .......... .......... .......... .......... .......... 10% 144M 13s Step #1: 239850K .......... .......... .......... .......... .......... 10% 123M 13s Step #1: 239900K .......... .......... .......... .......... .......... 10% 160M 13s Step #1: 239950K .......... .......... .......... .......... .......... 10% 114M 13s Step #1: 240000K .......... .......... .......... .......... .......... 10% 140M 13s Step #1: 240050K .......... .......... .......... .......... .......... 10% 123M 13s Step #1: 240100K .......... .......... .......... .......... .......... 10% 143M 13s Step #1: 240150K .......... .......... .......... .......... .......... 10% 120M 13s Step #1: 240200K .......... .......... .......... .......... .......... 10% 122M 13s Step #1: 240250K .......... .......... .......... .......... .......... 10% 134M 13s Step #1: 240300K .......... .......... .......... .......... .......... 10% 142M 13s Step #1: 240350K .......... .......... .......... .......... .......... 10% 119M 13s Step #1: 240400K .......... .......... .......... .......... .......... 10% 192M 13s Step #1: 240450K .......... .......... .......... .......... .......... 10% 203M 13s Step #1: 240500K .......... .......... .......... .......... .......... 10% 166M 13s Step #1: 240550K .......... .......... .......... .......... .......... 10% 57.6M 13s Step #1: 240600K .......... .......... .......... .......... .......... 10% 177M 13s Step #1: 240650K .......... .......... .......... .......... .......... 10% 188M 13s Step #1: 240700K .......... .......... .......... .......... .......... 10% 156M 13s Step #1: 240750K .......... .......... .......... .......... .......... 10% 108M 13s Step #1: 240800K .......... .......... .......... .......... .......... 10% 143M 13s Step #1: 240850K .......... .......... .......... .......... .......... 10% 177M 13s Step #1: 240900K .......... .......... .......... .......... .......... 10% 193M 13s Step #1: 240950K .......... .......... .......... .......... .......... 10% 145M 13s Step #1: 241000K .......... .......... .......... .......... .......... 10% 205M 13s Step #1: 241050K .......... .......... .......... .......... .......... 10% 191M 13s Step #1: 241100K .......... .......... .......... .......... .......... 10% 210M 13s Step #1: 241150K .......... .......... .......... .......... .......... 10% 145M 13s Step #1: 241200K .......... .......... .......... .......... .......... 10% 205M 13s Step #1: 241250K .......... .......... .......... .......... .......... 10% 213M 13s Step #1: 241300K .......... .......... .......... .......... .......... 10% 199M 13s Step #1: 241350K .......... .......... .......... .......... .......... 10% 171M 13s Step #1: 241400K .......... .......... .......... .......... .......... 10% 169M 13s Step #1: 241450K .......... .......... .......... .......... .......... 10% 189M 13s Step #1: 241500K .......... .......... .......... .......... .......... 10% 160M 13s Step #1: 241550K .......... .......... .......... .......... .......... 10% 123M 13s Step #1: 241600K .......... .......... .......... .......... .......... 10% 129M 13s Step #1: 241650K .......... .......... .......... .......... .......... 10% 146M 13s Step #1: 241700K .......... .......... .......... .......... .......... 10% 146M 13s Step #1: 241750K .......... .......... .......... .......... .......... 10% 128M 13s Step #1: 241800K .......... .......... .......... .......... .......... 10% 131M 13s Step #1: 241850K .......... .......... .......... .......... .......... 10% 142M 13s Step #1: 241900K .......... .......... .......... .......... .......... 10% 144M 13s Step #1: 241950K .......... .......... .......... .......... .......... 10% 114M 13s Step #1: 242000K .......... .......... .......... .......... .......... 10% 151M 13s Step #1: 242050K .......... .......... .......... .......... .......... 10% 135M 13s Step #1: 242100K .......... .......... .......... .......... .......... 10% 143M 13s Step #1: 242150K .......... .......... .......... .......... .......... 10% 183M 13s Step #1: 242200K .......... .......... .......... .......... .......... 10% 139M 13s Step #1: 242250K .......... .......... .......... .......... .......... 10% 167M 13s Step #1: 242300K .......... .......... .......... .......... .......... 10% 207M 13s Step #1: 242350K .......... .......... .......... .......... .......... 10% 113M 13s Step #1: 242400K .......... .......... .......... .......... .......... 10% 142M 13s Step #1: 242450K .......... .......... .......... .......... .......... 10% 155M 13s Step #1: 242500K .......... .......... .......... .......... .......... 10% 141M 13s Step #1: 242550K .......... .......... .......... .......... .......... 10% 53.1M 13s Step #1: 242600K .......... .......... .......... .......... .......... 10% 186M 13s Step #1: 242650K .......... .......... .......... .......... .......... 10% 142M 13s Step #1: 242700K .......... .......... .......... .......... .......... 10% 151M 13s Step #1: 242750K .......... .......... .......... .......... .......... 10% 131M 13s Step #1: 242800K .......... .......... .......... .......... .......... 10% 153M 13s Step #1: 242850K .......... .......... .......... .......... .......... 10% 122M 13s Step #1: 242900K .......... .......... .......... .......... .......... 10% 146M 13s Step #1: 242950K .......... .......... .......... .......... .......... 10% 121M 13s Step #1: 243000K .......... .......... .......... .......... .......... 10% 140M 13s Step #1: 243050K .......... .......... .......... .......... .......... 10% 138M 13s Step #1: 243100K .......... .......... .......... .......... .......... 10% 121M 13s Step #1: 243150K .......... .......... .......... .......... .......... 10% 106M 13s Step #1: 243200K .......... .......... .......... .......... .......... 10% 141M 13s Step #1: 243250K .......... .......... .......... .......... .......... 10% 142M 13s Step #1: 243300K .......... .......... .......... .......... .......... 10% 138M 13s Step #1: 243350K .......... .......... .......... .......... .......... 10% 118M 13s Step #1: 243400K .......... .......... .......... .......... .......... 10% 126M 13s Step #1: 243450K .......... .......... .......... .......... .......... 10% 130M 13s Step #1: 243500K .......... .......... .......... .......... .......... 10% 150M 13s Step #1: 243550K .......... .......... .......... .......... .......... 10% 84.6M 13s Step #1: 243600K .......... .......... .......... .......... .......... 10% 127M 13s Step #1: 243650K .......... .......... .......... .......... .......... 10% 150M 13s Step #1: 243700K .......... .......... .......... .......... .......... 10% 97.7M 13s Step #1: 243750K .......... .......... .......... .......... .......... 10% 94.3M 13s Step #1: 243800K .......... .......... .......... .......... .......... 10% 131M 13s Step #1: 243850K .......... .......... .......... .......... .......... 10% 116M 13s Step #1: 243900K .......... .......... .......... .......... .......... 10% 147M 13s Step #1: 243950K .......... .......... .......... .......... .......... 10% 121M 13s Step #1: 244000K .......... .......... .......... .......... .......... 10% 140M 13s Step #1: 244050K .......... .......... .......... .......... .......... 10% 110M 13s Step #1: 244100K .......... .......... .......... .......... .......... 10% 139M 13s Step #1: 244150K .......... .......... .......... .......... .......... 10% 115M 13s Step #1: 244200K .......... .......... .......... .......... .......... 10% 108M 13s Step #1: 244250K .......... .......... .......... .......... .......... 10% 137M 13s Step #1: 244300K .......... .......... .......... .......... .......... 10% 138M 13s Step #1: 244350K .......... .......... .......... .......... .......... 10% 121M 13s Step #1: 244400K .......... .......... .......... .......... .......... 10% 127M 13s Step #1: 244450K .......... .......... .......... .......... .......... 10% 140M 13s Step #1: 244500K .......... .......... .......... .......... .......... 10% 149M 13s Step #1: 244550K .......... .......... .......... .......... .......... 10% 129M 13s Step #1: 244600K .......... .......... .......... .......... .......... 10% 54.7M 13s Step #1: 244650K .......... .......... .......... .......... .......... 10% 146M 13s Step #1: 244700K .......... .......... .......... .......... .......... 10% 141M 13s Step #1: 244750K .......... .......... .......... .......... .......... 10% 115M 13s Step #1: 244800K .......... .......... .......... .......... .......... 10% 140M 13s Step #1: 244850K .......... .......... .......... .......... .......... 10% 139M 13s Step #1: 244900K .......... .......... .......... .......... .......... 10% 140M 13s Step #1: 244950K .......... .......... .......... .......... .......... 10% 128M 13s Step #1: 245000K .......... .......... .......... .......... .......... 10% 132M 13s Step #1: 245050K .......... .......... .......... .......... .......... 10% 136M 13s Step #1: 245100K .......... .......... .......... .......... .......... 10% 132M 13s Step #1: 245150K .......... .......... .......... .......... .......... 10% 119M 13s Step #1: 245200K .......... .......... .......... .......... .......... 10% 149M 13s Step #1: 245250K .......... .......... .......... .......... .......... 10% 135M 13s Step #1: 245300K .......... .......... .......... .......... .......... 10% 137M 13s Step #1: 245350K .......... .......... .......... .......... .......... 10% 129M 13s Step #1: 245400K .......... .......... .......... .......... .......... 10% 137M 13s Step #1: 245450K .......... .......... .......... .......... .......... 10% 131M 13s Step #1: 245500K .......... .......... .......... .......... .......... 10% 139M 13s Step #1: 245550K .......... .......... .......... .......... .......... 10% 116M 13s Step #1: 245600K .......... .......... .......... .......... .......... 10% 139M 13s Step #1: 245650K .......... .......... .......... .......... .......... 10% 139M 13s Step #1: 245700K .......... .......... .......... .......... .......... 10% 141M 13s Step #1: 245750K .......... .......... .......... .......... .......... 10% 111M 13s Step #1: 245800K .......... .......... .......... .......... .......... 10% 151M 13s Step #1: 245850K .......... .......... .......... .......... .......... 10% 150M 13s Step #1: 245900K .......... .......... .......... .......... .......... 10% 140M 13s Step #1: 245950K .......... .......... .......... .......... .......... 10% 110M 13s Step #1: 246000K .......... .......... .......... .......... .......... 10% 149M 13s Step #1: 246050K .......... .......... .......... .......... .......... 10% 134M 13s Step #1: 246100K .......... .......... .......... .......... .......... 10% 153M 13s Step #1: 246150K .......... .......... .......... .......... .......... 10% 136M 13s Step #1: 246200K .......... .......... .......... .......... .......... 10% 123M 13s Step #1: 246250K .......... .......... .......... .......... .......... 10% 124M 13s Step #1: 246300K .......... .......... .......... .......... .......... 10% 135M 13s Step #1: 246350K .......... .......... .......... .......... .......... 10% 129M 13s Step #1: 246400K .......... .......... .......... .......... .......... 10% 138M 13s Step #1: 246450K .......... .......... .......... .......... .......... 10% 140M 13s Step #1: 246500K .......... .......... .......... .......... .......... 10% 138M 13s Step #1: 246550K .......... .......... .......... .......... .......... 10% 123M 13s Step #1: 246600K .......... .......... .......... .......... .......... 10% 142M 13s Step #1: 246650K .......... .......... .......... .......... .......... 10% 55.0M 13s Step #1: 246700K .......... .......... .......... .......... .......... 10% 136M 13s Step #1: 246750K .......... .......... .......... .......... .......... 10% 124M 13s Step #1: 246800K .......... .......... .......... .......... .......... 10% 136M 13s Step #1: 246850K .......... .......... .......... .......... .......... 10% 144M 13s Step #1: 246900K .......... .......... .......... .......... .......... 10% 123M 13s Step #1: 246950K .......... .......... .......... .......... .......... 10% 124M 13s Step #1: 247000K .......... .......... .......... .......... .......... 10% 148M 13s Step #1: 247050K .......... .......... .......... .......... .......... 10% 130M 13s Step #1: 247100K .......... .......... .......... .......... .......... 10% 144M 13s Step #1: 247150K .......... .......... .......... .......... .......... 10% 114M 13s Step #1: 247200K .......... .......... .......... .......... .......... 10% 131M 13s Step #1: 247250K .......... .......... .......... .......... .......... 10% 118M 13s Step #1: 247300K .......... .......... .......... .......... .......... 10% 134M 13s Step #1: 247350K .......... .......... .......... .......... .......... 10% 114M 13s Step #1: 247400K .......... .......... .......... .......... .......... 10% 131M 13s Step #1: 247450K .......... .......... .......... .......... .......... 10% 133M 13s Step #1: 247500K .......... .......... .......... .......... .......... 10% 155M 13s Step #1: 247550K .......... .......... .......... .......... .......... 10% 107M 13s Step #1: 247600K .......... .......... .......... .......... .......... 10% 140M 13s Step #1: 247650K .......... .......... .......... .......... .......... 10% 145M 13s Step #1: 247700K .......... .......... .......... .......... .......... 10% 106M 13s Step #1: 247750K .......... .......... .......... .......... .......... 10% 127M 13s Step #1: 247800K .......... .......... .......... .......... .......... 11% 140M 13s Step #1: 247850K .......... .......... .......... .......... .......... 11% 141M 13s Step #1: 247900K .......... .......... .......... .......... .......... 11% 143M 13s Step #1: 247950K .......... .......... .......... .......... .......... 11% 126M 13s Step #1: 248000K .......... .......... .......... .......... .......... 11% 131M 13s Step #1: 248050K .......... .......... .......... .......... .......... 11% 132M 13s Step #1: 248100K .......... .......... .......... .......... .......... 11% 141M 13s Step #1: 248150K .......... .......... .......... .......... .......... 11% 127M 13s Step #1: 248200K .......... .......... .......... .......... .......... 11% 115M 13s Step #1: 248250K .......... .......... .......... .......... .......... 11% 128M 13s Step #1: 248300K .......... .......... .......... .......... .......... 11% 141M 13s Step #1: 248350K .......... .......... .......... .......... .......... 11% 119M 13s Step #1: 248400K .......... .......... .......... .......... .......... 11% 134M 13s Step #1: 248450K .......... .......... .......... .......... .......... 11% 147M 13s Step #1: 248500K .......... .......... .......... .......... .......... 11% 136M 13s Step #1: 248550K .......... .......... .......... .......... .......... 11% 134M 13s Step #1: 248600K .......... .......... .......... .......... .......... 11% 130M 13s Step #1: 248650K .......... .......... .......... .......... .......... 11% 141M 13s Step #1: 248700K .......... .......... .......... .......... .......... 11% 55.3M 13s Step #1: 248750K .......... .......... .......... .......... .......... 11% 134M 13s Step #1: 248800K .......... .......... .......... .......... .......... 11% 148M 13s Step #1: 248850K .......... .......... .......... .......... .......... 11% 142M 13s Step #1: 248900K .......... .......... .......... .......... .......... 11% 146M 13s Step #1: 248950K .......... .......... .......... .......... .......... 11% 132M 13s Step #1: 249000K .......... .......... .......... .......... .......... 11% 143M 13s Step #1: 249050K .......... .......... .......... .......... .......... 11% 126M 13s Step #1: 249100K .......... .......... .......... .......... .......... 11% 147M 13s Step #1: 249150K .......... .......... .......... .......... .......... 11% 130M 13s Step #1: 249200K .......... .......... .......... .......... .......... 11% 150M 13s Step #1: 249250K .......... .......... .......... .......... .......... 11% 129M 13s Step #1: 249300K .......... .......... .......... .......... .......... 11% 150M 13s Step #1: 249350K .......... .......... .......... .......... .......... 11% 136M 13s Step #1: 249400K .......... .......... .......... .......... .......... 11% 145M 13s Step #1: 249450K .......... .......... .......... .......... .......... 11% 149M 13s Step #1: 249500K .......... .......... .......... .......... .......... 11% 143M 13s Step #1: 249550K .......... .......... .......... .......... .......... 11% 116M 13s Step #1: 249600K .......... .......... .......... .......... .......... 11% 143M 13s Step #1: 249650K .......... .......... .......... .......... .......... 11% 143M 13s Step #1: 249700K .......... .......... .......... .......... .......... 11% 151M 13s Step #1: 249750K .......... .......... .......... .......... .......... 11% 137M 13s Step #1: 249800K .......... .......... .......... .......... .......... 11% 108M 13s Step #1: 249850K .......... .......... .......... .......... .......... 11% 138M 13s Step #1: 249900K .......... .......... .......... .......... .......... 11% 159M 13s Step #1: 249950K .......... .......... .......... .......... .......... 11% 116M 13s Step #1: 250000K .......... .......... .......... .......... .......... 11% 137M 13s Step #1: 250050K .......... .......... .......... .......... .......... 11% 155M 13s Step #1: 250100K .......... .......... .......... .......... .......... 11% 152M 13s Step #1: 250150K .......... .......... .......... .......... .......... 11% 121M 13s Step #1: 250200K .......... .......... .......... .......... .......... 11% 142M 13s Step #1: 250250K .......... .......... .......... .......... .......... 11% 150M 13s Step #1: 250300K .......... .......... .......... .......... .......... 11% 95.1M 13s Step #1: 250350K .......... .......... .......... .......... .......... 11% 104M 13s Step #1: 250400K .......... .......... .......... .......... .......... 11% 136M 13s Step #1: 250450K .......... .......... .......... .......... .......... 11% 116M 13s Step #1: 250500K .......... .......... .......... .......... .......... 11% 67.2M 13s Step #1: 250550K .......... .......... .......... .......... .......... 11% 144M 13s Step #1: 250600K .......... .......... .......... .......... .......... 11% 139M 13s Step #1: 250650K .......... .......... .......... .......... .......... 11% 225M 13s Step #1: 250700K .......... .......... .......... .......... .......... 11% 218M 13s Step #1: 250750K .......... .......... .......... .......... .......... 11% 184M 13s Step #1: 250800K .......... .......... .......... .......... .......... 11% 139M 13s Step #1: 250850K .......... .......... .......... .......... .......... 11% 170M 13s Step #1: 250900K .......... .......... .......... .......... .......... 11% 193M 13s Step #1: 250950K .......... .......... .......... .......... .......... 11% 119M 13s Step #1: 251000K .......... .......... .......... .......... .......... 11% 159M 13s Step #1: 251050K .......... .......... .......... .......... .......... 11% 138M 13s Step #1: 251100K .......... .......... .......... .......... .......... 11% 144M 13s Step #1: 251150K .......... .......... .......... .......... .......... 11% 119M 13s Step #1: 251200K .......... .......... .......... .......... .......... 11% 133M 13s Step #1: 251250K .......... .......... .......... .......... .......... 11% 150M 13s Step #1: 251300K .......... .......... .......... .......... .......... 11% 122M 13s Step #1: 251350K .......... .......... .......... .......... .......... 11% 126M 13s Step #1: 251400K .......... .......... .......... .......... .......... 11% 137M 13s Step #1: 251450K .......... .......... .......... .......... .......... 11% 147M 13s Step #1: 251500K .......... .......... .......... .......... .......... 11% 146M 13s Step #1: 251550K .......... .......... .......... .......... .......... 11% 110M 13s Step #1: 251600K .......... .......... .......... .......... .......... 11% 130M 13s Step #1: 251650K .......... .......... .......... .......... .......... 11% 145M 13s Step #1: 251700K .......... .......... .......... .......... .......... 11% 158M 13s Step #1: 251750K .......... .......... .......... .......... .......... 11% 132M 13s Step #1: 251800K .......... .......... .......... .......... .......... 11% 139M 13s Step #1: 251850K .......... .......... .......... .......... .......... 11% 196M 13s Step #1: 251900K .......... .......... .......... .......... .......... 11% 160M 13s Step #1: 251950K .......... .......... .......... .......... .......... 11% 110M 13s Step #1: 252000K .......... .......... .......... .......... .......... 11% 196M 13s Step #1: 252050K .......... .......... .......... .......... .......... 11% 98.9M 13s Step #1: 252100K .......... .......... .......... .......... .......... 11% 145M 13s Step #1: 252150K .......... .......... .......... .......... .......... 11% 146M 13s Step #1: 252200K .......... .......... .......... .......... .......... 11% 201M 13s Step #1: 252250K .......... .......... .......... .......... .......... 11% 215M 13s Step #1: 252300K .......... .......... .......... .......... .......... 11% 201M 13s Step #1: 252350K .......... .......... .......... .......... .......... 11% 75.1M 13s Step #1: 252400K .......... .......... .......... .......... .......... 11% 155M 13s Step #1: 252450K .......... .......... .......... .......... .......... 11% 130M 13s Step #1: 252500K .......... .......... .......... .......... .......... 11% 186M 13s Step #1: 252550K .......... .......... .......... .......... .......... 11% 54.7M 13s Step #1: 252600K .......... .......... .......... .......... .......... 11% 170M 13s Step #1: 252650K .......... .......... .......... .......... .......... 11% 205M 13s Step #1: 252700K .......... .......... .......... .......... .......... 11% 215M 13s Step #1: 252750K .......... .......... .......... .......... .......... 11% 124M 13s Step #1: 252800K .......... .......... .......... .......... .......... 11% 89.1M 13s Step #1: 252850K .......... .......... .......... .......... .......... 11% 127M 13s Step #1: 252900K .......... .......... .......... .......... .......... 11% 139M 13s Step #1: 252950K .......... .......... .......... .......... .......... 11% 129M 13s Step #1: 253000K .......... .......... .......... .......... .......... 11% 130M 13s Step #1: 253050K .......... .......... .......... .......... .......... 11% 187M 13s Step #1: 253100K .......... .......... .......... .......... .......... 11% 181M 13s Step #1: 253150K .......... .......... .......... .......... .......... 11% 128M 13s Step #1: 253200K .......... .......... .......... .......... .......... 11% 141M 13s Step #1: 253250K .......... .......... .......... .......... .......... 11% 137M 13s Step #1: 253300K .......... .......... .......... .......... .......... 11% 122M 13s Step #1: 253350K .......... .......... .......... .......... .......... 11% 112M 13s Step #1: 253400K .......... .......... .......... .......... .......... 11% 146M 13s Step #1: 253450K .......... .......... .......... .......... .......... 11% 151M 13s Step #1: 253500K .......... .......... .......... .......... .......... 11% 94.2M 13s Step #1: 253550K .......... .......... .......... .......... .......... 11% 124M 13s Step #1: 253600K .......... .......... .......... .......... .......... 11% 140M 13s Step #1: 253650K .......... .......... .......... .......... .......... 11% 127M 13s Step #1: 253700K .......... .......... .......... .......... .......... 11% 132M 13s Step #1: 253750K .......... .......... .......... .......... .......... 11% 117M 13s Step #1: 253800K .......... .......... .......... .......... .......... 11% 130M 13s Step #1: 253850K .......... .......... .......... .......... .......... 11% 126M 13s Step #1: 253900K .......... .......... .......... .......... .......... 11% 155M 13s Step #1: 253950K .......... .......... .......... .......... .......... 11% 125M 13s Step #1: 254000K .......... .......... .......... .......... .......... 11% 130M 13s Step #1: 254050K .......... .......... .......... .......... .......... 11% 141M 13s Step #1: 254100K .......... .......... .......... .......... .......... 11% 148M 13s Step #1: 254150K .......... .......... .......... .......... .......... 11% 132M 13s Step #1: 254200K .......... .......... .......... .......... .......... 11% 108M 13s Step #1: 254250K .......... .......... .......... .......... .......... 11% 141M 13s Step #1: 254300K .......... .......... .......... .......... .......... 11% 145M 13s Step #1: 254350K .......... .......... .......... .......... .......... 11% 119M 13s Step #1: 254400K .......... .......... .......... .......... .......... 11% 120M 13s Step #1: 254450K .......... .......... .......... .......... .......... 11% 181M 13s Step #1: 254500K .......... .......... .......... .......... .......... 11% 200M 13s Step #1: 254550K .......... .......... .......... .......... .......... 11% 165M 13s Step #1: 254600K .......... .......... .......... .......... .......... 11% 56.5M 13s Step #1: 254650K .......... .......... .......... .......... .......... 11% 144M 13s Step #1: 254700K .......... .......... .......... .......... .......... 11% 131M 13s Step #1: 254750K .......... .......... .......... .......... .......... 11% 127M 13s Step #1: 254800K .......... .......... .......... .......... .......... 11% 138M 13s Step #1: 254850K .......... .......... .......... .......... .......... 11% 135M 13s Step #1: 254900K .......... .......... .......... .......... .......... 11% 148M 13s Step #1: 254950K .......... .......... .......... .......... .......... 11% 135M 13s Step #1: 255000K .......... .......... .......... .......... .......... 11% 143M 13s Step #1: 255050K .......... .......... .......... .......... .......... 11% 155M 13s Step #1: 255100K .......... .......... .......... .......... .......... 11% 132M 13s Step #1: 255150K .......... .......... .......... .......... .......... 11% 107M 13s Step #1: 255200K .......... .......... .......... .......... .......... 11% 149M 13s Step #1: 255250K .......... .......... .......... .......... .......... 11% 151M 13s Step #1: 255300K .......... .......... .......... .......... .......... 11% 127M 13s Step #1: 255350K .......... .......... .......... .......... .......... 11% 116M 13s Step #1: 255400K .......... .......... .......... .......... .......... 11% 131M 13s Step #1: 255450K .......... .......... .......... .......... .......... 11% 157M 13s Step #1: 255500K .......... .......... .......... .......... .......... 11% 143M 13s Step #1: 255550K .......... .......... .......... .......... .......... 11% 112M 13s Step #1: 255600K .......... .......... .......... .......... .......... 11% 128M 13s Step #1: 255650K .......... .......... .......... .......... .......... 11% 130M 13s Step #1: 255700K .......... .......... .......... .......... .......... 11% 150M 13s Step #1: 255750K .......... .......... .......... .......... .......... 11% 129M 13s Step #1: 255800K .......... .......... .......... .......... .......... 11% 126M 13s Step #1: 255850K .......... .......... .......... .......... .......... 11% 145M 13s Step #1: 255900K .......... .......... .......... .......... .......... 11% 93.6M 13s Step #1: 255950K .......... .......... .......... .......... .......... 11% 117M 13s Step #1: 256000K .......... .......... .......... .......... .......... 11% 146M 13s Step #1: 256050K .......... .......... .......... .......... .......... 11% 129M 13s Step #1: 256100K .......... .......... .......... .......... .......... 11% 130M 13s Step #1: 256150K .......... .......... .......... .......... .......... 11% 130M 13s Step #1: 256200K .......... .......... .......... .......... .......... 11% 119M 13s Step #1: 256250K .......... .......... .......... .......... .......... 11% 133M 13s Step #1: 256300K .......... .......... .......... .......... .......... 11% 145M 13s Step #1: 256350K .......... .......... .......... .......... .......... 11% 120M 13s Step #1: 256400K .......... .......... .......... .......... .......... 11% 118M 13s Step #1: 256450K .......... .......... .......... .......... .......... 11% 107M 13s Step #1: 256500K .......... .......... .......... .......... .......... 11% 132M 13s Step #1: 256550K .......... .......... .......... .......... .......... 11% 128M 13s Step #1: 256600K .......... .......... .......... .......... .......... 11% 153M 13s Step #1: 256650K .......... .......... .......... .......... .......... 11% 53.1M 13s Step #1: 256700K .......... .......... .......... .......... .......... 11% 133M 13s Step #1: 256750K .......... .......... .......... .......... .......... 11% 153M 13s Step #1: 256800K .......... .......... .......... .......... .......... 11% 146M 13s Step #1: 256850K .......... .......... .......... .......... .......... 11% 137M 13s Step #1: 256900K .......... .......... .......... .......... .......... 11% 126M 13s Step #1: 256950K .......... .......... .......... .......... .......... 11% 117M 13s Step #1: 257000K .......... .......... .......... .......... .......... 11% 130M 13s Step #1: 257050K .......... .......... .......... .......... .......... 11% 137M 13s Step #1: 257100K .......... .......... .......... .......... .......... 11% 153M 13s Step #1: 257150K .......... .......... .......... .......... .......... 11% 126M 13s Step #1: 257200K .......... .......... .......... .......... .......... 11% 123M 13s Step #1: 257250K .......... .......... .......... .......... .......... 11% 136M 13s Step #1: 257300K .......... .......... .......... .......... .......... 11% 154M 13s Step #1: 257350K .......... .......... .......... .......... .......... 11% 113M 13s Step #1: 257400K .......... .......... .......... .......... .......... 11% 143M 13s Step #1: 257450K .......... .......... .......... .......... .......... 11% 143M 13s Step #1: 257500K .......... .......... .......... .......... .......... 11% 152M 13s Step #1: 257550K .......... .......... .......... .......... .......... 11% 115M 13s Step #1: 257600K .......... .......... .......... .......... .......... 11% 161M 13s Step #1: 257650K .......... .......... .......... .......... .......... 11% 155M 13s Step #1: 257700K .......... .......... .......... .......... .......... 11% 128M 13s Step #1: 257750K .......... .......... .......... .......... .......... 11% 115M 13s Step #1: 257800K .......... .......... .......... .......... .......... 11% 149M 13s Step #1: 257850K .......... .......... .......... .......... .......... 11% 144M 13s Step #1: 257900K .......... .......... .......... .......... .......... 11% 136M 13s Step #1: 257950K .......... .......... .......... .......... .......... 11% 118M 13s Step #1: 258000K .......... .......... .......... .......... .......... 11% 135M 13s Step #1: 258050K .......... .......... .......... .......... .......... 11% 148M 13s Step #1: 258100K .......... .......... .......... .......... .......... 11% 152M 13s Step #1: 258150K .......... .......... .......... .......... .......... 11% 128M 13s Step #1: 258200K .......... .......... .......... .......... .......... 11% 144M 13s Step #1: 258250K .......... .......... .......... .......... .......... 11% 149M 13s Step #1: 258300K .......... .......... .......... .......... .......... 11% 131M 13s Step #1: 258350K .......... .......... .......... .......... .......... 11% 129M 13s Step #1: 258400K .......... .......... .......... .......... .......... 11% 149M 13s Step #1: 258450K .......... .......... .......... .......... .......... 11% 131M 13s Step #1: 258500K .......... .......... .......... .......... .......... 11% 155M 13s Step #1: 258550K .......... .......... .......... .......... .......... 11% 134M 13s Step #1: 258600K .......... .......... .......... .......... .......... 11% 142M 13s Step #1: 258650K .......... .......... .......... .......... .......... 11% 112M 13s Step #1: 258700K .......... .......... .......... .......... .......... 11% 58.8M 13s Step #1: 258750K .......... .......... .......... .......... .......... 11% 121M 13s Step #1: 258800K .......... .......... .......... .......... .......... 11% 200M 13s Step #1: 258850K .......... .......... .......... .......... .......... 11% 211M 13s Step #1: 258900K .......... .......... .......... .......... .......... 11% 181M 13s Step #1: 258950K .......... .......... .......... .......... .......... 11% 135M 13s Step #1: 259000K .......... .......... .......... .......... .......... 11% 140M 13s Step #1: 259050K .......... .......... .......... .......... .......... 11% 152M 13s Step #1: 259100K .......... .......... .......... .......... .......... 11% 148M 13s Step #1: 259150K .......... .......... .......... .......... .......... 11% 123M 13s Step #1: 259200K .......... .......... .......... .......... .......... 11% 150M 13s Step #1: 259250K .......... .......... .......... .......... .......... 11% 142M 13s Step #1: 259300K .......... .......... .......... .......... .......... 11% 149M 13s Step #1: 259350K .......... .......... .......... .......... .......... 11% 136M 13s Step #1: 259400K .......... .......... .......... .......... .......... 11% 131M 13s Step #1: 259450K .......... .......... .......... .......... .......... 11% 123M 13s Step #1: 259500K .......... .......... .......... .......... .......... 11% 139M 13s Step #1: 259550K .......... .......... .......... .......... .......... 11% 111M 13s Step #1: 259600K .......... .......... .......... .......... .......... 11% 152M 13s Step #1: 259650K .......... .......... .......... .......... .......... 11% 139M 13s Step #1: 259700K .......... .......... .......... .......... .......... 11% 132M 13s Step #1: 259750K .......... .......... .......... .......... .......... 11% 124M 13s Step #1: 259800K .......... .......... .......... .......... .......... 11% 131M 13s Step #1: 259850K .......... .......... .......... .......... .......... 11% 142M 13s Step #1: 259900K .......... .......... .......... .......... .......... 11% 141M 13s Step #1: 259950K .......... .......... .......... .......... .......... 11% 120M 13s Step #1: 260000K .......... .......... .......... .......... .......... 11% 132M 13s Step #1: 260050K .......... .......... .......... .......... .......... 11% 140M 13s Step #1: 260100K .......... .......... .......... .......... .......... 11% 135M 13s Step #1: 260150K .......... .......... .......... .......... .......... 11% 134M 13s Step #1: 260200K .......... .......... .......... .......... .......... 11% 131M 13s Step #1: 260250K .......... .......... .......... .......... .......... 11% 142M 13s Step #1: 260300K .......... .......... .......... .......... .......... 11% 144M 13s Step #1: 260350K .......... .......... .......... .......... .......... 11% 111M 13s Step #1: 260400K .......... .......... .......... .......... .......... 11% 138M 13s Step #1: 260450K .......... .......... .......... .......... .......... 11% 146M 13s Step #1: 260500K .......... .......... .......... .......... .......... 11% 125M 13s Step #1: 260550K .......... .......... .......... .......... .......... 11% 125M 13s Step #1: 260600K .......... .......... .......... .......... .......... 11% 142M 13s Step #1: 260650K .......... .......... .......... .......... .......... 11% 131M 13s Step #1: 260700K .......... .......... .......... .......... .......... 11% 132M 13s Step #1: 260750K .......... .......... .......... .......... .......... 11% 51.5M 13s Step #1: 260800K .......... .......... .......... .......... .......... 11% 122M 13s Step #1: 260850K .......... .......... .......... .......... .......... 11% 141M 13s Step #1: 260900K .......... .......... .......... .......... .......... 11% 142M 13s Step #1: 260950K .......... .......... .......... .......... .......... 11% 119M 13s Step #1: 261000K .......... .......... .......... .......... .......... 11% 151M 13s Step #1: 261050K .......... .......... .......... .......... .......... 11% 133M 13s Step #1: 261100K .......... .......... .......... .......... .......... 11% 141M 13s Step #1: 261150K .......... .......... .......... .......... .......... 11% 114M 13s Step #1: 261200K .......... .......... .......... .......... .......... 11% 153M 13s Step #1: 261250K .......... .......... .......... .......... .......... 11% 146M 13s Step #1: 261300K .......... .......... .......... .......... .......... 11% 151M 13s Step #1: 261350K .......... .......... .......... .......... .......... 11% 136M 13s Step #1: 261400K .......... .......... .......... .......... .......... 11% 119M 13s Step #1: 261450K .......... .......... .......... .......... .......... 11% 153M 13s Step #1: 261500K .......... .......... .......... .......... .......... 11% 147M 13s Step #1: 261550K .......... .......... .......... .......... .......... 11% 107M 13s Step #1: 261600K .......... .......... .......... .......... .......... 11% 148M 13s Step #1: 261650K .......... .......... .......... .......... .......... 11% 142M 13s Step #1: 261700K .......... .......... .......... .......... .......... 11% 137M 13s Step #1: 261750K .......... .......... .......... .......... .......... 11% 129M 13s Step #1: 261800K .......... .......... .......... .......... .......... 11% 139M 13s Step #1: 261850K .......... .......... .......... .......... .......... 11% 132M 13s Step #1: 261900K .......... .......... .......... .......... .......... 11% 155M 13s Step #1: 261950K .......... .......... .......... .......... .......... 11% 118M 13s Step #1: 262000K .......... .......... .......... .......... .......... 11% 149M 13s Step #1: 262050K .......... .......... .......... .......... .......... 11% 105M 13s Step #1: 262100K .......... .......... .......... .......... .......... 11% 149M 13s Step #1: 262150K .......... .......... .......... .......... .......... 11% 137M 13s Step #1: 262200K .......... .......... .......... .......... .......... 11% 139M 13s Step #1: 262250K .......... .......... .......... .......... .......... 11% 143M 13s Step #1: 262300K .......... .......... .......... .......... .......... 11% 143M 13s Step #1: 262350K .......... .......... .......... .......... .......... 11% 126M 13s Step #1: 262400K .......... .......... .......... .......... .......... 11% 132M 13s Step #1: 262450K .......... .......... .......... .......... .......... 11% 141M 13s Step #1: 262500K .......... .......... .......... .......... .......... 11% 140M 13s Step #1: 262550K .......... .......... .......... .......... .......... 11% 142M 13s Step #1: 262600K .......... .......... .......... .......... .......... 11% 128M 13s Step #1: 262650K .......... .......... .......... .......... .......... 11% 142M 13s Step #1: 262700K .......... .......... .......... .......... .......... 11% 157M 13s Step #1: 262750K .......... .......... .......... .......... .......... 11% 102M 13s Step #1: 262800K .......... .......... .......... .......... .......... 11% 55.4M 13s Step #1: 262850K .......... .......... .......... .......... .......... 11% 153M 13s Step #1: 262900K .......... .......... .......... .......... .......... 11% 135M 13s Step #1: 262950K .......... .......... .......... .......... .......... 11% 134M 13s Step #1: 263000K .......... .......... .......... .......... .......... 11% 145M 13s Step #1: 263050K .......... .......... .......... .......... .......... 11% 123M 13s Step #1: 263100K .......... .......... .......... .......... .......... 11% 126M 13s Step #1: 263150K .......... .......... .......... .......... .......... 11% 128M 13s Step #1: 263200K .......... .......... .......... .......... .......... 11% 138M 13s Step #1: 263250K .......... .......... .......... .......... .......... 11% 132M 13s Step #1: 263300K .......... .......... .......... .......... .......... 11% 145M 13s Step #1: 263350K .......... .......... .......... .......... .......... 11% 119M 13s Step #1: 263400K .......... .......... .......... .......... .......... 11% 133M 13s Step #1: 263450K .......... .......... .......... .......... .......... 11% 149M 13s Step #1: 263500K .......... .......... .......... .......... .......... 11% 145M 13s Step #1: 263550K .......... .......... .......... .......... .......... 11% 109M 13s Step #1: 263600K .......... .......... .......... .......... .......... 11% 137M 13s Step #1: 263650K .......... .......... .......... .......... .......... 11% 151M 13s Step #1: 263700K .......... .......... .......... .......... .......... 11% 143M 13s Step #1: 263750K .......... .......... .......... .......... .......... 11% 124M 13s Step #1: 263800K .......... .......... .......... .......... .......... 11% 131M 13s Step #1: 263850K .......... .......... .......... .......... .......... 11% 137M 13s Step #1: 263900K .......... .......... .......... .......... .......... 11% 151M 13s Step #1: 263950K .......... .......... .......... .......... .......... 11% 117M 13s Step #1: 264000K .......... .......... .......... .......... .......... 11% 161M 13s Step #1: 264050K .......... .......... .......... .......... .......... 11% 145M 13s Step #1: 264100K .......... .......... .......... .......... .......... 11% 130M 13s Step #1: 264150K .......... .......... .......... .......... .......... 11% 131M 13s Step #1: 264200K .......... .......... .......... .......... .......... 11% 150M 13s Step #1: 264250K .......... .......... .......... .......... .......... 11% 140M 13s Step #1: 264300K .......... .......... .......... .......... .......... 11% 133M 13s Step #1: 264350K .......... .......... .......... .......... .......... 11% 114M 13s Step #1: 264400K .......... .......... .......... .......... .......... 11% 151M 13s Step #1: 264450K .......... .......... .......... .......... .......... 11% 145M 13s Step #1: 264500K .......... .......... .......... .......... .......... 11% 148M 13s Step #1: 264550K .......... .......... .......... .......... .......... 11% 131M 13s Step #1: 264600K .......... .......... .......... .......... .......... 11% 128M 13s Step #1: 264650K .......... .......... .......... .......... .......... 11% 131M 13s Step #1: 264700K .......... .......... .......... .......... .......... 11% 149M 13s Step #1: 264750K .......... .......... .......... .......... .......... 11% 119M 13s Step #1: 264800K .......... .......... .......... .......... .......... 11% 119M 13s Step #1: 264850K .......... .......... .......... .......... .......... 11% 56.7M 13s Step #1: 264900K .......... .......... .......... .......... .......... 11% 165M 13s Step #1: 264950K .......... .......... .......... .......... .......... 11% 110M 13s Step #1: 265000K .......... .......... .......... .......... .......... 11% 154M 13s Step #1: 265050K .......... .......... .......... .......... .......... 11% 150M 13s Step #1: 265100K .......... .......... .......... .......... .......... 11% 135M 13s Step #1: 265150K .......... .......... .......... .......... .......... 11% 105M 13s Step #1: 265200K .......... .......... .......... .......... .......... 11% 147M 13s Step #1: 265250K .......... .......... .......... .......... .......... 11% 124M 13s Step #1: 265300K .......... .......... .......... .......... .......... 11% 144M 13s Step #1: 265350K .......... .......... .......... .......... .......... 11% 135M 13s Step #1: 265400K .......... .......... .......... .......... .......... 11% 127M 13s Step #1: 265450K .......... .......... .......... .......... .......... 11% 131M 13s Step #1: 265500K .......... .......... .......... .......... .......... 11% 143M 13s Step #1: 265550K .......... .......... .......... .......... .......... 11% 111M 13s Step #1: 265600K .......... .......... .......... .......... .......... 11% 133M 13s Step #1: 265650K .......... .......... .......... .......... .......... 11% 140M 13s Step #1: 265700K .......... .......... .......... .......... .......... 11% 156M 13s Step #1: 265750K .......... .......... .......... .......... .......... 11% 119M 13s Step #1: 265800K .......... .......... .......... .......... .......... 11% 137M 13s Step #1: 265850K .......... .......... .......... .......... .......... 11% 159M 13s Step #1: 265900K .......... .......... .......... .......... .......... 11% 184M 13s Step #1: 265950K .......... .......... .......... .......... .......... 11% 127M 13s Step #1: 266000K .......... .......... .......... .......... .......... 11% 126M 13s Step #1: 266050K .......... .......... .......... .......... .......... 11% 142M 13s Step #1: 266100K .......... .......... .......... .......... .......... 11% 147M 13s Step #1: 266150K .......... .......... .......... .......... .......... 11% 111M 13s Step #1: 266200K .......... .......... .......... .......... .......... 11% 146M 13s Step #1: 266250K .......... .......... .......... .......... .......... 11% 157M 13s Step #1: 266300K .......... .......... .......... .......... .......... 11% 139M 13s Step #1: 266350K .......... .......... .......... .......... .......... 11% 112M 13s Step #1: 266400K .......... .......... .......... .......... .......... 11% 136M 13s Step #1: 266450K .......... .......... .......... .......... .......... 11% 137M 13s Step #1: 266500K .......... .......... .......... .......... .......... 11% 124M 13s Step #1: 266550K .......... .......... .......... .......... .......... 11% 122M 13s Step #1: 266600K .......... .......... .......... .......... .......... 11% 146M 13s Step #1: 266650K .......... .......... .......... .......... .......... 11% 131M 13s Step #1: 266700K .......... .......... .......... .......... .......... 11% 139M 13s Step #1: 266750K .......... .......... .......... .......... .......... 11% 122M 13s Step #1: 266800K .......... .......... .......... .......... .......... 11% 144M 13s Step #1: 266850K .......... .......... .......... .......... .......... 11% 140M 13s Step #1: 266900K .......... .......... .......... .......... .......... 11% 55.5M 13s Step #1: 266950K .......... .......... .......... .......... .......... 11% 121M 13s Step #1: 267000K .......... .......... .......... .......... .......... 11% 155M 13s Step #1: 267050K .......... .......... .......... .......... .......... 11% 163M 13s Step #1: 267100K .......... .......... .......... .......... .......... 11% 130M 13s Step #1: 267150K .......... .......... .......... .......... .......... 11% 116M 13s Step #1: 267200K .......... .......... .......... .......... .......... 11% 133M 13s Step #1: 267250K .......... .......... .......... .......... .......... 11% 138M 13s Step #1: 267300K .......... .......... .......... .......... .......... 11% 131M 13s Step #1: 267350K .......... .......... .......... .......... .......... 11% 110M 13s Step #1: 267400K .......... .......... .......... .......... .......... 11% 146M 13s Step #1: 267450K .......... .......... .......... .......... .......... 11% 136M 13s Step #1: 267500K .......... .......... .......... .......... .......... 11% 119M 13s Step #1: 267550K .......... .......... .......... .......... .......... 11% 129M 13s Step #1: 267600K .......... .......... .......... .......... .......... 11% 154M 13s Step #1: 267650K .......... .......... .......... .......... .......... 11% 135M 13s Step #1: 267700K .......... .......... .......... .......... .......... 11% 137M 13s Step #1: 267750K .......... .......... .......... .......... .......... 11% 128M 13s Step #1: 267800K .......... .......... .......... .......... .......... 11% 145M 13s Step #1: 267850K .......... .......... .......... .......... .......... 11% 128M 13s Step #1: 267900K .......... .......... .......... .......... .......... 11% 144M 13s Step #1: 267950K .......... .......... .......... .......... .......... 11% 115M 13s Step #1: 268000K .......... .......... .......... .......... .......... 11% 133M 13s Step #1: 268050K .......... .......... .......... .......... .......... 11% 131M 13s Step #1: 268100K .......... .......... .......... .......... .......... 11% 143M 13s Step #1: 268150K .......... .......... .......... .......... .......... 11% 111M 13s Step #1: 268200K .......... .......... .......... .......... .......... 11% 135M 13s Step #1: 268250K .......... .......... .......... .......... .......... 11% 148M 13s Step #1: 268300K .......... .......... .......... .......... .......... 11% 140M 13s Step #1: 268350K .......... .......... .......... .......... .......... 11% 125M 13s Step #1: 268400K .......... .......... .......... .......... .......... 11% 134M 13s Step #1: 268450K .......... .......... .......... .......... .......... 11% 136M 13s Step #1: 268500K .......... .......... .......... .......... .......... 11% 138M 13s Step #1: 268550K .......... .......... .......... .......... .......... 11% 128M 13s Step #1: 268600K .......... .......... .......... .......... .......... 11% 139M 13s Step #1: 268650K .......... .......... .......... .......... .......... 11% 157M 13s Step #1: 268700K .......... .......... .......... .......... .......... 11% 133M 13s Step #1: 268750K .......... .......... .......... .......... .......... 11% 112M 13s Step #1: 268800K .......... .......... .......... .......... .......... 11% 145M 13s Step #1: 268850K .......... .......... .......... .......... .......... 11% 153M 13s Step #1: 268900K .......... .......... .......... .......... .......... 11% 147M 13s Step #1: 268950K .......... .......... .......... .......... .......... 11% 54.1M 13s Step #1: 269000K .......... .......... .......... .......... .......... 11% 129M 13s Step #1: 269050K .......... .......... .......... .......... .......... 11% 143M 13s Step #1: 269100K .......... .......... .......... .......... .......... 11% 141M 13s Step #1: 269150K .......... .......... .......... .......... .......... 11% 115M 13s Step #1: 269200K .......... .......... .......... .......... .......... 11% 123M 13s Step #1: 269250K .......... .......... .......... .......... .......... 11% 149M 13s Step #1: 269300K .......... .......... .......... .......... .......... 11% 141M 13s Step #1: 269350K .......... .......... .......... .......... .......... 11% 124M 13s Step #1: 269400K .......... .......... .......... .......... .......... 11% 131M 13s Step #1: 269450K .......... .......... .......... .......... .......... 11% 165M 13s Step #1: 269500K .......... .......... .......... .......... .......... 11% 100M 13s Step #1: 269550K .......... .......... .......... .......... .......... 11% 125M 13s Step #1: 269600K .......... .......... .......... .......... .......... 11% 119M 13s Step #1: 269650K .......... .......... .......... .......... .......... 11% 148M 13s Step #1: 269700K .......... .......... .......... .......... .......... 11% 146M 13s Step #1: 269750K .......... .......... .......... .......... .......... 11% 126M 13s Step #1: 269800K .......... .......... .......... .......... .......... 11% 128M 13s Step #1: 269850K .......... .......... .......... .......... .......... 11% 138M 13s Step #1: 269900K .......... .......... .......... .......... .......... 11% 145M 13s Step #1: 269950K .......... .......... .......... .......... .......... 11% 121M 13s Step #1: 270000K .......... .......... .......... .......... .......... 11% 130M 13s Step #1: 270050K .......... .......... .......... .......... .......... 11% 129M 13s Step #1: 270100K .......... .......... .......... .......... .......... 11% 154M 13s Step #1: 270150K .......... .......... .......... .......... .......... 11% 126M 13s Step #1: 270200K .......... .......... .......... .......... .......... 11% 131M 13s Step #1: 270250K .......... .......... .......... .......... .......... 11% 133M 13s Step #1: 270300K .......... .......... .......... .......... .......... 12% 144M 13s Step #1: 270350K .......... .......... .......... .......... .......... 12% 116M 13s Step #1: 270400K .......... .......... .......... .......... .......... 12% 145M 13s Step #1: 270450K .......... .......... .......... .......... .......... 12% 149M 13s Step #1: 270500K .......... .......... .......... .......... .......... 12% 116M 13s Step #1: 270550K .......... .......... .......... .......... .......... 12% 123M 13s Step #1: 270600K .......... .......... .......... .......... .......... 12% 126M 13s Step #1: 270650K .......... .......... .......... .......... .......... 12% 144M 13s Step #1: 270700K .......... .......... .......... .......... .......... 12% 126M 13s Step #1: 270750K .......... .......... .......... .......... .......... 12% 109M 13s Step #1: 270800K .......... .......... .......... .......... .......... 12% 141M 13s Step #1: 270850K .......... .......... .......... .......... .......... 12% 148M 13s Step #1: 270900K .......... .......... .......... .......... .......... 12% 130M 13s Step #1: 270950K .......... .......... .......... .......... .......... 12% 125M 13s Step #1: 271000K .......... .......... .......... .......... .......... 12% 58.6M 13s Step #1: 271050K .......... .......... .......... .......... .......... 12% 155M 13s Step #1: 271100K .......... .......... .......... .......... .......... 12% 165M 13s Step #1: 271150K .......... .......... .......... .......... .......... 12% 128M 13s Step #1: 271200K .......... .......... .......... .......... .......... 12% 140M 13s Step #1: 271250K .......... .......... .......... .......... .......... 12% 130M 13s Step #1: 271300K .......... .......... .......... .......... .......... 12% 148M 13s Step #1: 271350K .......... .......... .......... .......... .......... 12% 127M 13s Step #1: 271400K .......... .......... .......... .......... .......... 12% 141M 13s Step #1: 271450K .......... .......... .......... .......... .......... 12% 142M 13s Step #1: 271500K .......... .......... .......... .......... .......... 12% 150M 13s Step #1: 271550K .......... .......... .......... .......... .......... 12% 117M 13s Step #1: 271600K .......... .......... .......... .......... .......... 12% 150M 13s Step #1: 271650K .......... .......... .......... .......... .......... 12% 155M 13s Step #1: 271700K .......... .......... .......... .......... .......... 12% 125M 13s Step #1: 271750K .......... .......... .......... .......... .......... 12% 121M 13s Step #1: 271800K .......... .......... .......... .......... .......... 12% 141M 13s Step #1: 271850K .......... .......... .......... .......... .......... 12% 127M 13s Step #1: 271900K .......... .......... .......... .......... .......... 12% 139M 13s Step #1: 271950K .......... .......... .......... .......... .......... 12% 125M 13s Step #1: 272000K .......... .......... .......... .......... .......... 12% 144M 13s Step #1: 272050K .......... .......... .......... .......... .......... 12% 130M 13s Step #1: 272100K .......... .......... .......... .......... .......... 12% 155M 13s Step #1: 272150K .......... .......... .......... .......... .......... 12% 131M 13s Step #1: 272200K .......... .......... .......... .......... .......... 12% 158M 13s Step #1: 272250K .......... .......... .......... .......... .......... 12% 136M 13s Step #1: 272300K .......... .......... .......... .......... .......... 12% 129M 13s Step #1: 272350K .......... .......... .......... .......... .......... 12% 129M 13s Step #1: 272400K .......... .......... .......... .......... .......... 12% 156M 13s Step #1: 272450K .......... .......... .......... .......... .......... 12% 149M 13s Step #1: 272500K .......... .......... .......... .......... .......... 12% 154M 13s Step #1: 272550K .......... .......... .......... .......... .......... 12% 134M 13s Step #1: 272600K .......... .......... .......... .......... .......... 12% 127M 13s Step #1: 272650K .......... .......... .......... .......... .......... 12% 155M 13s Step #1: 272700K .......... .......... .......... .......... .......... 12% 121M 13s Step #1: 272750K .......... .......... .......... .......... .......... 12% 115M 13s Step #1: 272800K .......... .......... .......... .......... .......... 12% 134M 13s Step #1: 272850K .......... .......... .......... .......... .......... 12% 136M 13s Step #1: 272900K .......... .......... .......... .......... .......... 12% 156M 13s Step #1: 272950K .......... .......... .......... .......... .......... 12% 139M 13s Step #1: 273000K .......... .......... .......... .......... .......... 12% 124M 13s Step #1: 273050K .......... .......... .......... .......... .......... 12% 57.0M 13s Step #1: 273100K .......... .......... .......... .......... .......... 12% 157M 13s Step #1: 273150K .......... .......... .......... .......... .......... 12% 123M 13s Step #1: 273200K .......... .......... .......... .......... .......... 12% 142M 13s Step #1: 273250K .......... .......... .......... .......... .......... 12% 137M 13s Step #1: 273300K .......... .......... .......... .......... .......... 12% 143M 13s Step #1: 273350K .......... .......... .......... .......... .......... 12% 133M 13s Step #1: 273400K .......... .......... .......... .......... .......... 12% 160M 13s Step #1: 273450K .......... .......... .......... .......... .......... 12% 145M 13s Step #1: 273500K .......... .......... .......... .......... .......... 12% 162M 13s Step #1: 273550K .......... .......... .......... .......... .......... 12% 133M 13s Step #1: 273600K .......... .......... .......... .......... .......... 12% 122M 13s Step #1: 273650K .......... .......... .......... .......... .......... 12% 158M 13s Step #1: 273700K .......... .......... .......... .......... .......... 12% 152M 13s Step #1: 273750K .......... .......... .......... .......... .......... 12% 137M 13s Step #1: 273800K .......... .......... .......... .......... .......... 12% 144M 13s Step #1: 273850K .......... .......... .......... .......... .......... 12% 146M 13s Step #1: 273900K .......... .......... .......... .......... .......... 12% 152M 13s Step #1: 273950K .......... .......... .......... .......... .......... 12% 123M 13s Step #1: 274000K .......... .......... .......... .......... .......... 12% 147M 13s Step #1: 274050K .......... .......... .......... .......... .......... 12% 158M 13s Step #1: 274100K .......... .......... .......... .......... .......... 12% 118M 13s Step #1: 274150K .......... .......... .......... .......... .......... 12% 114M 13s Step #1: 274200K .......... .......... .......... .......... .......... 12% 140M 13s Step #1: 274250K .......... .......... .......... .......... .......... 12% 154M 13s Step #1: 274300K .......... .......... .......... .......... .......... 12% 158M 13s Step #1: 274350K .......... .......... .......... .......... .......... 12% 117M 13s Step #1: 274400K .......... .......... .......... .......... .......... 12% 132M 13s Step #1: 274450K .......... .......... .......... .......... .......... 12% 153M 13s Step #1: 274500K .......... .......... .......... .......... .......... 12% 146M 13s Step #1: 274550K .......... .......... .......... .......... .......... 12% 130M 13s Step #1: 274600K .......... .......... .......... .......... .......... 12% 148M 13s Step #1: 274650K .......... .......... .......... .......... .......... 12% 127M 13s Step #1: 274700K .......... .......... .......... .......... .......... 12% 142M 13s Step #1: 274750K .......... .......... .......... .......... .......... 12% 125M 13s Step #1: 274800K .......... .......... .......... .......... .......... 12% 143M 13s Step #1: 274850K .......... .......... .......... .......... .......... 12% 139M 13s Step #1: 274900K .......... .......... .......... .......... .......... 12% 123M 13s Step #1: 274950K .......... .......... .......... .......... .......... 12% 129M 13s Step #1: 275000K .......... .......... .......... .......... .......... 12% 193M 13s Step #1: 275050K .......... .......... .......... .......... .......... 12% 173M 13s Step #1: 275100K .......... .......... .......... .......... .......... 12% 63.6M 13s Step #1: 275150K .......... .......... .......... .......... .......... 12% 178M 13s Step #1: 275200K .......... .......... .......... .......... .......... 12% 174M 13s Step #1: 275250K .......... .......... .......... .......... .......... 12% 183M 13s Step #1: 275300K .......... .......... .......... .......... .......... 12% 207M 13s Step #1: 275350K .......... .......... .......... .......... .......... 12% 193M 13s Step #1: 275400K .......... .......... .......... .......... .......... 12% 168M 13s Step #1: 275450K .......... .......... .......... .......... .......... 12% 203M 13s Step #1: 275500K .......... .......... .......... .......... .......... 12% 193M 13s Step #1: 275550K .......... .......... .......... .......... .......... 12% 136M 13s Step #1: 275600K .......... .......... .......... .......... .......... 12% 124M 13s Step #1: 275650K .......... .......... .......... .......... .......... 12% 155M 13s Step #1: 275700K .......... .......... .......... .......... .......... 12% 135M 13s Step #1: 275750K .......... .......... .......... .......... .......... 12% 133M 13s Step #1: 275800K .......... .......... .......... .......... .......... 12% 146M 13s Step #1: 275850K .......... .......... .......... .......... .......... 12% 139M 13s Step #1: 275900K .......... .......... .......... .......... .......... 12% 128M 13s Step #1: 275950K .......... .......... .......... .......... .......... 12% 128M 13s Step #1: 276000K .......... .......... .......... .......... .......... 12% 152M 13s Step #1: 276050K .......... .......... .......... .......... .......... 12% 146M 13s Step #1: 276100K .......... .......... .......... .......... .......... 12% 161M 13s Step #1: 276150K .......... .......... .......... .......... .......... 12% 128M 13s Step #1: 276200K .......... .......... .......... .......... .......... 12% 141M 13s Step #1: 276250K .......... .......... .......... .......... .......... 12% 141M 13s Step #1: 276300K .......... .......... .......... .......... .......... 12% 160M 13s Step #1: 276350K .......... .......... .......... .......... .......... 12% 132M 13s Step #1: 276400K .......... .......... .......... .......... .......... 12% 127M 13s Step #1: 276450K .......... .......... .......... .......... .......... 12% 147M 13s Step #1: 276500K .......... .......... .......... .......... .......... 12% 142M 13s Step #1: 276550K .......... .......... .......... .......... .......... 12% 119M 13s Step #1: 276600K .......... .......... .......... .......... .......... 12% 154M 13s Step #1: 276650K .......... .......... .......... .......... .......... 12% 134M 13s Step #1: 276700K .......... .......... .......... .......... .......... 12% 154M 13s Step #1: 276750K .......... .......... .......... .......... .......... 12% 51.9M 13s Step #1: 276800K .......... .......... .......... .......... .......... 12% 145M 13s Step #1: 276850K .......... .......... .......... .......... .......... 12% 153M 13s Step #1: 276900K .......... .......... .......... .......... .......... 12% 149M 13s Step #1: 276950K .......... .......... .......... .......... .......... 12% 138M 13s Step #1: 277000K .......... .......... .......... .......... .......... 12% 122M 13s Step #1: 277050K .......... .......... .......... .......... .......... 12% 149M 13s Step #1: 277100K .......... .......... .......... .......... .......... 12% 153M 13s Step #1: 277150K .......... .......... .......... .......... .......... 12% 107M 13s Step #1: 277200K .......... .......... .......... .......... .......... 12% 137M 13s Step #1: 277250K .......... .......... .......... .......... .......... 12% 151M 13s Step #1: 277300K .......... .......... .......... .......... .......... 12% 135M 13s Step #1: 277350K .......... .......... .......... .......... .......... 12% 142M 13s Step #1: 277400K .......... .......... .......... .......... .......... 12% 117M 13s Step #1: 277450K .......... .......... .......... .......... .......... 12% 139M 13s Step #1: 277500K .......... .......... .......... .......... .......... 12% 152M 13s Step #1: 277550K .......... .......... .......... .......... .......... 12% 120M 13s Step #1: 277600K .......... .......... .......... .......... .......... 12% 137M 13s Step #1: 277650K .......... .......... .......... .......... .......... 12% 138M 13s Step #1: 277700K .......... .......... .......... .......... .......... 12% 150M 13s Step #1: 277750K .......... .......... .......... .......... .......... 12% 122M 13s Step #1: 277800K .......... .......... .......... .......... .......... 12% 144M 13s Step #1: 277850K .......... .......... .......... .......... .......... 12% 120M 13s Step #1: 277900K .......... .......... .......... .......... .......... 12% 119M 13s Step #1: 277950K .......... .......... .......... .......... .......... 12% 109M 13s Step #1: 278000K .......... .......... .......... .......... .......... 12% 163M 13s Step #1: 278050K .......... .......... .......... .......... .......... 12% 149M 13s Step #1: 278100K .......... .......... .......... .......... .......... 12% 96.5M 13s Step #1: 278150K .......... .......... .......... .......... .......... 12% 185M 13s Step #1: 278200K .......... .......... .......... .......... .......... 12% 208M 13s Step #1: 278250K .......... .......... .......... .......... .......... 12% 167M 13s Step #1: 278300K .......... .......... .......... .......... .......... 12% 162M 13s Step #1: 278350K .......... .......... .......... .......... .......... 12% 129M 13s Step #1: 278400K .......... .......... .......... .......... .......... 12% 134M 13s Step #1: 278450K .......... .......... .......... .......... .......... 12% 116M 13s Step #1: 278500K .......... .......... .......... .......... .......... 12% 149M 13s Step #1: 278550K .......... .......... .......... .......... .......... 12% 124M 13s Step #1: 278600K .......... .......... .......... .......... .......... 12% 152M 13s Step #1: 278650K .......... .......... .......... .......... .......... 12% 154M 13s Step #1: 278700K .......... .......... .......... .......... .......... 12% 52.6M 13s Step #1: 278750K .......... .......... .......... .......... .......... 12% 119M 13s Step #1: 278800K .......... .......... .......... .......... .......... 12% 156M 13s Step #1: 278850K .......... .......... .......... .......... .......... 12% 151M 13s Step #1: 278900K .......... .......... .......... .......... .......... 12% 148M 13s Step #1: 278950K .......... .......... .......... .......... .......... 12% 126M 13s Step #1: 279000K .......... .......... .......... .......... .......... 12% 154M 13s Step #1: 279050K .......... .......... .......... .......... .......... 12% 151M 13s Step #1: 279100K .......... .......... .......... .......... .......... 12% 157M 13s Step #1: 279150K .......... .......... .......... .......... .......... 12% 119M 13s Step #1: 279200K .......... .......... .......... .......... .......... 12% 148M 13s Step #1: 279250K .......... .......... .......... .......... .......... 12% 162M 13s Step #1: 279300K .......... .......... .......... .......... .......... 12% 136M 13s Step #1: 279350K .......... .......... .......... .......... .......... 12% 128M 13s Step #1: 279400K .......... .......... .......... .......... .......... 12% 146M 13s Step #1: 279450K .......... .......... .......... .......... .......... 12% 133M 13s Step #1: 279500K .......... .......... .......... .......... .......... 12% 89.7M 13s Step #1: 279550K .......... .......... .......... .......... .......... 12% 84.1M 13s Step #1: 279600K .......... .......... .......... .......... .......... 12% 137M 13s Step #1: 279650K .......... .......... .......... .......... .......... 12% 135M 13s Step #1: 279700K .......... .......... .......... .......... .......... 12% 125M 13s Step #1: 279750K .......... .......... .......... .......... .......... 12% 126M 13s Step #1: 279800K .......... .......... .......... .......... .......... 12% 152M 13s Step #1: 279850K .......... .......... .......... .......... .......... 12% 140M 13s Step #1: 279900K .......... .......... .......... .......... .......... 12% 128M 13s Step #1: 279950K .......... .......... .......... .......... .......... 12% 128M 13s Step #1: 280000K .......... .......... .......... .......... .......... 12% 114M 13s Step #1: 280050K .......... .......... .......... .......... .......... 12% 131M 13s Step #1: 280100K .......... .......... .......... .......... .......... 12% 144M 13s Step #1: 280150K .......... .......... .......... .......... .......... 12% 114M 13s Step #1: 280200K .......... .......... .......... .......... .......... 12% 149M 13s Step #1: 280250K .......... .......... .......... .......... .......... 12% 135M 13s Step #1: 280300K .......... .......... .......... .......... .......... 12% 136M 13s Step #1: 280350K .......... .......... .......... .......... .......... 12% 124M 13s Step #1: 280400K .......... .......... .......... .......... .......... 12% 198M 13s Step #1: 280450K .......... .......... .......... .......... .......... 12% 159M 13s Step #1: 280500K .......... .......... .......... .......... .......... 12% 133M 13s Step #1: 280550K .......... .......... .......... .......... .......... 12% 157M 13s Step #1: 280600K .......... .......... .......... .......... .......... 12% 201M 13s Step #1: 280650K .......... .......... .......... .......... .......... 12% 201M 13s Step #1: 280700K .......... .......... .......... .......... .......... 12% 147M 13s Step #1: 280750K .......... .......... .......... .......... .......... 12% 61.9M 13s Step #1: 280800K .......... .......... .......... .......... .......... 12% 142M 13s Step #1: 280850K .......... .......... .......... .......... .......... 12% 133M 13s Step #1: 280900K .......... .......... .......... .......... .......... 12% 168M 13s Step #1: 280950K .......... .......... .......... .......... .......... 12% 170M 13s Step #1: 281000K .......... .......... .......... .......... .......... 12% 199M 13s Step #1: 281050K .......... .......... .......... .......... .......... 12% 200M 13s Step #1: 281100K .......... .......... .......... .......... .......... 12% 112M 13s Step #1: 281150K .......... .......... .......... .......... .......... 12% 141M 13s Step #1: 281200K .......... .......... .......... .......... .......... 12% 199M 13s Step #1: 281250K .......... .......... .......... .......... .......... 12% 193M 13s Step #1: 281300K .......... .......... .......... .......... .......... 12% 204M 13s Step #1: 281350K .......... .......... .......... .......... .......... 12% 180M 13s Step #1: 281400K .......... .......... .......... .......... .......... 12% 142M 13s Step #1: 281450K .......... .......... .......... .......... .......... 12% 162M 13s Step #1: 281500K .......... .......... .......... .......... .......... 12% 194M 13s Step #1: 281550K .......... .......... .......... .......... .......... 12% 170M 13s Step #1: 281600K .......... .......... .......... .......... .......... 12% 179M 13s Step #1: 281650K .......... .......... .......... .......... .......... 12% 197M 13s Step #1: 281700K .......... .......... .......... .......... .......... 12% 171M 13s Step #1: 281750K .......... .......... .......... .......... .......... 12% 76.5M 13s Step #1: 281800K .......... .......... .......... .......... .......... 12% 165M 13s Step #1: 281850K .......... .......... .......... .......... .......... 12% 196M 13s Step #1: 281900K .......... .......... .......... .......... .......... 12% 163M 13s Step #1: 281950K .......... .......... .......... .......... .......... 12% 177M 13s Step #1: 282000K .......... .......... .......... .......... .......... 12% 190M 13s Step #1: 282050K .......... .......... .......... .......... .......... 12% 191M 13s Step #1: 282100K .......... .......... .......... .......... .......... 12% 137M 13s Step #1: 282150K .......... .......... .......... .......... .......... 12% 165M 13s Step #1: 282200K .......... .......... .......... .......... .......... 12% 174M 13s Step #1: 282250K .......... .......... .......... .......... .......... 12% 193M 13s Step #1: 282300K .......... .......... .......... .......... .......... 12% 138M 13s Step #1: 282350K .......... .......... .......... .......... .......... 12% 153M 13s Step #1: 282400K .......... .......... .......... .......... .......... 12% 196M 13s Step #1: 282450K .......... .......... .......... .......... .......... 12% 204M 13s Step #1: 282500K .......... .......... .......... .......... .......... 12% 188M 13s Step #1: 282550K .......... .......... .......... .......... .......... 12% 134M 13s Step #1: 282600K .......... .......... .......... .......... .......... 12% 153M 13s Step #1: 282650K .......... .......... .......... .......... .......... 12% 145M 13s Step #1: 282700K .......... .......... .......... .......... .......... 12% 154M 13s Step #1: 282750K .......... .......... .......... .......... .......... 12% 50.9M 13s Step #1: 282800K .......... .......... .......... .......... .......... 12% 130M 13s Step #1: 282850K .......... .......... .......... .......... .......... 12% 156M 13s Step #1: 282900K .......... .......... .......... .......... .......... 12% 143M 13s Step #1: 282950K .......... .......... .......... .......... .......... 12% 125M 13s Step #1: 283000K .......... .......... .......... .......... .......... 12% 143M 13s Step #1: 283050K .......... .......... .......... .......... .......... 12% 198M 13s Step #1: 283100K .......... .......... .......... .......... .......... 12% 153M 13s Step #1: 283150K .......... .......... .......... .......... .......... 12% 122M 13s Step #1: 283200K .......... .......... .......... .......... .......... 12% 136M 13s Step #1: 283250K .......... .......... .......... .......... .......... 12% 119M 13s Step #1: 283300K .......... .......... .......... .......... .......... 12% 193M 13s Step #1: 283350K .......... .......... .......... .......... .......... 12% 176M 13s Step #1: 283400K .......... .......... .......... .......... .......... 12% 175M 13s Step #1: 283450K .......... .......... .......... .......... .......... 12% 147M 13s Step #1: 283500K .......... .......... .......... .......... .......... 12% 199M 13s Step #1: 283550K .......... .......... .......... .......... .......... 12% 149M 13s Step #1: 283600K .......... .......... .......... .......... .......... 12% 115M 13s Step #1: 283650K .......... .......... .......... .......... .......... 12% 194M 13s Step #1: 283700K .......... .......... .......... .......... .......... 12% 201M 13s Step #1: 283750K .......... .......... .......... .......... .......... 12% 154M 13s Step #1: 283800K .......... .......... .......... .......... .......... 12% 128M 13s Step #1: 283850K .......... .......... .......... .......... .......... 12% 154M 13s Step #1: 283900K .......... .......... .......... .......... .......... 12% 211M 13s Step #1: 283950K .......... .......... .......... .......... .......... 12% 196M 13s Step #1: 284000K .......... .......... .......... .......... .......... 12% 206M 13s Step #1: 284050K .......... .......... .......... .......... .......... 12% 184M 13s Step #1: 284100K .......... .......... .......... .......... .......... 12% 125M 13s Step #1: 284150K .......... .......... .......... .......... .......... 12% 137M 13s Step #1: 284200K .......... .......... .......... .......... .......... 12% 147M 13s Step #1: 284250K .......... .......... .......... .......... .......... 12% 131M 13s Step #1: 284300K .......... .......... .......... .......... .......... 12% 144M 13s Step #1: 284350K .......... .......... .......... .......... .......... 12% 96.9M 13s Step #1: 284400K .......... .......... .......... .......... .......... 12% 145M 13s Step #1: 284450K .......... .......... .......... .......... .......... 12% 153M 13s Step #1: 284500K .......... .......... .......... .......... .......... 12% 150M 13s Step #1: 284550K .......... .......... .......... .......... .......... 12% 115M 13s Step #1: 284600K .......... .......... .......... .......... .......... 12% 129M 13s Step #1: 284650K .......... .......... .......... .......... .......... 12% 150M 13s Step #1: 284700K .......... .......... .......... .......... .......... 12% 149M 13s Step #1: 284750K .......... .......... .......... .......... .......... 12% 122M 13s Step #1: 284800K .......... .......... .......... .......... .......... 12% 55.7M 13s Step #1: 284850K .......... .......... .......... .......... .......... 12% 131M 13s Step #1: 284900K .......... .......... .......... .......... .......... 12% 140M 13s Step #1: 284950K .......... .......... .......... .......... .......... 12% 127M 13s Step #1: 285000K .......... .......... .......... .......... .......... 12% 193M 13s Step #1: 285050K .......... .......... .......... .......... .......... 12% 145M 13s Step #1: 285100K .......... .......... .......... .......... .......... 12% 198M 13s Step #1: 285150K .......... .......... .......... .......... .......... 12% 181M 13s Step #1: 285200K .......... .......... .......... .......... .......... 12% 219M 13s Step #1: 285250K .......... .......... .......... .......... .......... 12% 169M 13s Step #1: 285300K .......... .......... .......... .......... .......... 12% 157M 13s Step #1: 285350K .......... .......... .......... .......... .......... 12% 121M 13s Step #1: 285400K .......... .......... .......... .......... .......... 12% 152M 13s Step #1: 285450K .......... .......... .......... .......... .......... 12% 154M 13s Step #1: 285500K .......... .......... .......... .......... .......... 12% 144M 13s Step #1: 285550K .......... .......... .......... .......... .......... 12% 123M 13s Step #1: 285600K .......... .......... .......... .......... .......... 12% 126M 13s Step #1: 285650K .......... .......... .......... .......... .......... 12% 150M 13s Step #1: 285700K .......... .......... .......... .......... .......... 12% 140M 13s Step #1: 285750K .......... .......... .......... .......... .......... 12% 52.4M 13s Step #1: 285800K .......... .......... .......... .......... .......... 12% 160M 13s Step #1: 285850K .......... .......... .......... .......... .......... 12% 126M 13s Step #1: 285900K .......... .......... .......... .......... .......... 12% 136M 13s Step #1: 285950K .......... .......... .......... .......... .......... 12% 109M 13s Step #1: 286000K .......... .......... .......... .......... .......... 12% 147M 13s Step #1: 286050K .......... .......... .......... .......... .......... 12% 152M 13s Step #1: 286100K .......... .......... .......... .......... .......... 12% 132M 13s Step #1: 286150K .......... .......... .......... .......... .......... 12% 119M 13s Step #1: 286200K .......... .......... .......... .......... .......... 12% 145M 13s Step #1: 286250K .......... .......... .......... .......... .......... 12% 141M 13s Step #1: 286300K .......... .......... .......... .......... .......... 12% 136M 13s Step #1: 286350K .......... .......... .......... .......... .......... 12% 119M 13s Step #1: 286400K .......... .......... .......... .......... .......... 12% 121M 13s Step #1: 286450K .......... .......... .......... .......... .......... 12% 117M 13s Step #1: 286500K .......... .......... .......... .......... .......... 12% 134M 13s Step #1: 286550K .......... .......... .......... .......... .......... 12% 128M 13s Step #1: 286600K .......... .......... .......... .......... .......... 12% 125M 13s Step #1: 286650K .......... .......... .......... .......... .......... 12% 136M 13s Step #1: 286700K .......... .......... .......... .......... .......... 12% 139M 13s Step #1: 286750K .......... .......... .......... .......... .......... 12% 115M 13s Step #1: 286800K .......... .......... .......... .......... .......... 12% 131M 13s Step #1: 286850K .......... .......... .......... .......... .......... 12% 52.8M 13s Step #1: 286900K .......... .......... .......... .......... .......... 12% 166M 13s Step #1: 286950K .......... .......... .......... .......... .......... 12% 108M 13s Step #1: 287000K .......... .......... .......... .......... .......... 12% 150M 13s Step #1: 287050K .......... .......... .......... .......... .......... 12% 150M 13s Step #1: 287100K .......... .......... .......... .......... .......... 12% 146M 13s Step #1: 287150K .......... .......... .......... .......... .......... 12% 120M 13s Step #1: 287200K .......... .......... .......... .......... .......... 12% 126M 13s Step #1: 287250K .......... .......... .......... .......... .......... 12% 135M 13s Step #1: 287300K .......... .......... .......... .......... .......... 12% 147M 13s Step #1: 287350K .......... .......... .......... .......... .......... 12% 134M 13s Step #1: 287400K .......... .......... .......... .......... .......... 12% 125M 13s Step #1: 287450K .......... .......... .......... .......... .......... 12% 142M 13s Step #1: 287500K .......... .......... .......... .......... .......... 12% 146M 13s Step #1: 287550K .......... .......... .......... .......... .......... 12% 110M 13s Step #1: 287600K .......... .......... .......... .......... .......... 12% 137M 13s Step #1: 287650K .......... .......... .......... .......... .......... 12% 126M 13s Step #1: 287700K .......... .......... .......... .......... .......... 12% 144M 13s Step #1: 287750K .......... .......... .......... .......... .......... 12% 118M 13s Step #1: 287800K .......... .......... .......... .......... .......... 12% 130M 13s Step #1: 287850K .......... .......... .......... .......... .......... 12% 150M 13s Step #1: 287900K .......... .......... .......... .......... .......... 12% 144M 13s Step #1: 287950K .......... .......... .......... .......... .......... 12% 123M 13s Step #1: 288000K .......... .......... .......... .......... .......... 12% 149M 13s Step #1: 288050K .......... .......... .......... .......... .......... 12% 146M 13s Step #1: 288100K .......... .......... .......... .......... .......... 12% 148M 13s Step #1: 288150K .......... .......... .......... .......... .......... 12% 118M 13s Step #1: 288200K .......... .......... .......... .......... .......... 12% 115M 13s Step #1: 288250K .......... .......... .......... .......... .......... 12% 141M 13s Step #1: 288300K .......... .......... .......... .......... .......... 12% 146M 13s Step #1: 288350K .......... .......... .......... .......... .......... 12% 104M 13s Step #1: 288400K .......... .......... .......... .......... .......... 12% 138M 13s Step #1: 288450K .......... .......... .......... .......... .......... 12% 148M 13s Step #1: 288500K .......... .......... .......... .......... .......... 12% 140M 13s Step #1: 288550K .......... .......... .......... .......... .......... 12% 129M 13s Step #1: 288600K .......... .......... .......... .......... .......... 12% 130M 13s Step #1: 288650K .......... .......... .......... .......... .......... 12% 119M 13s Step #1: 288700K .......... .......... .......... .......... .......... 12% 135M 13s Step #1: 288750K .......... .......... .......... .......... .......... 12% 127M 13s Step #1: 288800K .......... .......... .......... .......... .......... 12% 141M 13s Step #1: 288850K .......... .......... .......... .......... .......... 12% 129M 13s Step #1: 288900K .......... .......... .......... .......... .......... 12% 55.4M 13s Step #1: 288950K .......... .......... .......... .......... .......... 12% 121M 13s Step #1: 289000K .......... .......... .......... .......... .......... 12% 205M 13s Step #1: 289050K .......... .......... .......... .......... .......... 12% 210M 13s Step #1: 289100K .......... .......... .......... .......... .......... 12% 180M 13s Step #1: 289150K .......... .......... .......... .......... .......... 12% 116M 13s Step #1: 289200K .......... .......... .......... .......... .......... 12% 143M 13s Step #1: 289250K .......... .......... .......... .......... .......... 12% 143M 13s Step #1: 289300K .......... .......... .......... .......... .......... 12% 127M 13s Step #1: 289350K .......... .......... .......... .......... .......... 12% 120M 13s Step #1: 289400K .......... .......... .......... .......... .......... 12% 140M 13s Step #1: 289450K .......... .......... .......... .......... .......... 12% 140M 13s Step #1: 289500K .......... .......... .......... .......... .......... 12% 138M 13s Step #1: 289550K .......... .......... .......... .......... .......... 12% 105M 13s Step #1: 289600K .......... .......... .......... .......... .......... 12% 138M 13s Step #1: 289650K .......... .......... .......... .......... .......... 12% 148M 13s Step #1: 289700K .......... .......... .......... .......... .......... 12% 127M 13s Step #1: 289750K .......... .......... .......... .......... .......... 12% 133M 13s Step #1: 289800K .......... .......... .......... .......... .......... 12% 142M 13s Step #1: 289850K .......... .......... .......... .......... .......... 12% 151M 13s Step #1: 289900K .......... .......... .......... .......... .......... 12% 149M 13s Step #1: 289950K .......... .......... .......... .......... .......... 12% 92.1M 13s Step #1: 290000K .......... .......... .......... .......... .......... 12% 141M 13s Step #1: 290050K .......... .......... .......... .......... .......... 12% 139M 13s Step #1: 290100K .......... .......... .......... .......... .......... 12% 137M 13s Step #1: 290150K .......... .......... .......... .......... .......... 12% 112M 13s Step #1: 290200K .......... .......... .......... .......... .......... 12% 128M 13s Step #1: 290250K .......... .......... .......... .......... .......... 12% 142M 13s Step #1: 290300K .......... .......... .......... .......... .......... 12% 119M 13s Step #1: 290350K .......... .......... .......... .......... .......... 12% 116M 13s Step #1: 290400K .......... .......... .......... .......... .......... 12% 148M 13s Step #1: 290450K .......... .......... .......... .......... .......... 12% 140M 13s Step #1: 290500K .......... .......... .......... .......... .......... 12% 145M 13s Step #1: 290550K .......... .......... .......... .......... .......... 12% 121M 13s Step #1: 290600K .......... .......... .......... .......... .......... 12% 131M 13s Step #1: 290650K .......... .......... .......... .......... .......... 12% 121M 13s Step #1: 290700K .......... .......... .......... .......... .......... 12% 56.9M 13s Step #1: 290750K .......... .......... .......... .......... .......... 12% 136M 13s Step #1: 290800K .......... .......... .......... .......... .......... 12% 167M 13s Step #1: 290850K .......... .......... .......... .......... .......... 12% 137M 13s Step #1: 290900K .......... .......... .......... .......... .......... 12% 143M 13s Step #1: 290950K .......... .......... .......... .......... .......... 12% 134M 13s Step #1: 291000K .......... .......... .......... .......... .......... 12% 137M 13s Step #1: 291050K .......... .......... .......... .......... .......... 12% 140M 13s Step #1: 291100K .......... .......... .......... .......... .......... 12% 174M 13s Step #1: 291150K .......... .......... .......... .......... .......... 12% 176M 13s Step #1: 291200K .......... .......... .......... .......... .......... 12% 212M 13s Step #1: 291250K .......... .......... .......... .......... .......... 12% 158M 13s Step #1: 291300K .......... .......... .......... .......... .......... 12% 171M 13s Step #1: 291350K .......... .......... .......... .......... .......... 12% 132M 13s Step #1: 291400K .......... .......... .......... .......... .......... 12% 210M 13s Step #1: 291450K .......... .......... .......... .......... .......... 12% 207M 13s Step #1: 291500K .......... .......... .......... .......... .......... 12% 208M 13s Step #1: 291550K .......... .......... .......... .......... .......... 12% 177M 13s Step #1: 291600K .......... .......... .......... .......... .......... 12% 201M 13s Step #1: 291650K .......... .......... .......... .......... .......... 12% 135M 13s Step #1: 291700K .......... .......... .......... .......... .......... 12% 148M 13s Step #1: 291750K .......... .......... .......... .......... .......... 12% 131M 13s Step #1: 291800K .......... .......... .......... .......... .......... 12% 132M 13s Step #1: 291850K .......... .......... .......... .......... .......... 12% 148M 13s Step #1: 291900K .......... .......... .......... .......... .......... 12% 142M 13s Step #1: 291950K .......... .......... .......... .......... .......... 12% 127M 13s Step #1: 292000K .......... .......... .......... .......... .......... 12% 108M 13s Step #1: 292050K .......... .......... .......... .......... .......... 12% 143M 13s Step #1: 292100K .......... .......... .......... .......... .......... 12% 137M 13s Step #1: 292150K .......... .......... .......... .......... .......... 12% 109M 13s Step #1: 292200K .......... .......... .......... .......... .......... 12% 144M 13s Step #1: 292250K .......... .......... .......... .......... .......... 12% 138M 13s Step #1: 292300K .......... .......... .......... .......... .......... 12% 158M 13s Step #1: 292350K .......... .......... .......... .......... .......... 12% 125M 13s Step #1: 292400K .......... .......... .......... .......... .......... 12% 141M 13s Step #1: 292450K .......... .......... .......... .......... .......... 12% 142M 13s Step #1: 292500K .......... .......... .......... .......... .......... 12% 136M 13s Step #1: 292550K .......... .......... .......... .......... .......... 12% 137M 13s Step #1: 292600K .......... .......... .......... .......... .......... 12% 153M 13s Step #1: 292650K .......... .......... .......... .......... .......... 12% 70.2M 13s Step #1: 292700K .......... .......... .......... .......... .......... 12% 67.6M 13s Step #1: 292750K .......... .......... .......... .......... .......... 12% 53.8M 13s Step #1: 292800K .......... .......... .......... .......... .......... 12% 199M 13s Step #1: 292850K .......... .......... .......... .......... .......... 13% 215M 13s Step #1: 292900K .......... .......... .......... .......... .......... 13% 222M 13s Step #1: 292950K .......... .......... .......... .......... .......... 13% 128M 13s Step #1: 293000K .......... .......... .......... .......... .......... 13% 158M 13s Step #1: 293050K .......... .......... .......... .......... .......... 13% 194M 13s Step #1: 293100K .......... .......... .......... .......... .......... 13% 210M 13s Step #1: 293150K .......... .......... .......... .......... .......... 13% 145M 13s Step #1: 293200K .......... .......... .......... .......... .......... 13% 201M 13s Step #1: 293250K .......... .......... .......... .......... .......... 13% 203M 13s Step #1: 293300K .......... .......... .......... .......... .......... 13% 197M 13s Step #1: 293350K .......... .......... .......... .......... .......... 13% 181M 13s Step #1: 293400K .......... .......... .......... .......... .......... 13% 148M 13s Step #1: 293450K .......... .......... .......... .......... .......... 13% 135M 13s Step #1: 293500K .......... .......... .......... .......... .......... 13% 149M 13s Step #1: 293550K .......... .......... .......... .......... .......... 13% 99.0M 13s Step #1: 293600K .......... .......... .......... .......... .......... 13% 145M 13s Step #1: 293650K .......... .......... .......... .......... .......... 13% 140M 13s Step #1: 293700K .......... .......... .......... .......... .......... 13% 136M 13s Step #1: 293750K .......... .......... .......... .......... .......... 13% 119M 13s Step #1: 293800K .......... .......... .......... .......... .......... 13% 143M 13s Step #1: 293850K .......... .......... .......... .......... .......... 13% 148M 13s Step #1: 293900K .......... .......... .......... .......... .......... 13% 161M 13s Step #1: 293950K .......... .......... .......... .......... .......... 13% 159M 13s Step #1: 294000K .......... .......... .......... .......... .......... 13% 172M 13s Step #1: 294050K .......... .......... .......... .......... .......... 13% 179M 13s Step #1: 294100K .......... .......... .......... .......... .......... 13% 193M 13s Step #1: 294150K .......... .......... .......... .......... .......... 13% 178M 13s Step #1: 294200K .......... .......... .......... .......... .......... 13% 205M 13s Step #1: 294250K .......... .......... .......... .......... .......... 13% 168M 13s Step #1: 294300K .......... .......... .......... .......... .......... 13% 115M 13s Step #1: 294350K .......... .......... .......... .......... .......... 13% 134M 13s Step #1: 294400K .......... .......... .......... .......... .......... 13% 203M 13s Step #1: 294450K .......... .......... .......... .......... .......... 13% 203M 13s Step #1: 294500K .......... .......... .......... .......... .......... 13% 191M 13s Step #1: 294550K .......... .......... .......... .......... .......... 13% 187M 13s Step #1: 294600K .......... .......... .......... .......... .......... 13% 165M 13s Step #1: 294650K .......... .......... .......... .......... .......... 13% 126M 13s Step #1: 294700K .......... .......... .......... .......... .......... 13% 146M 13s Step #1: 294750K .......... .......... .......... .......... .......... 13% 171M 13s Step #1: 294800K .......... .......... .......... .......... .......... 13% 61.3M 13s Step #1: 294850K .......... .......... .......... .......... .......... 13% 163M 13s Step #1: 294900K .......... .......... .......... .......... .......... 13% 197M 13s Step #1: 294950K .......... .......... .......... .......... .......... 13% 185M 13s Step #1: 295000K .......... .......... .......... .......... .......... 13% 137M 13s Step #1: 295050K .......... .......... .......... .......... .......... 13% 162M 13s Step #1: 295100K .......... .......... .......... .......... .......... 13% 113M 13s Step #1: 295150K .......... .......... .......... .......... .......... 13% 124M 13s Step #1: 295200K .......... .......... .......... .......... .......... 13% 145M 13s Step #1: 295250K .......... .......... .......... .......... .......... 13% 147M 13s Step #1: 295300K .......... .......... .......... .......... .......... 13% 158M 13s Step #1: 295350K .......... .......... .......... .......... .......... 13% 112M 13s Step #1: 295400K .......... .......... .......... .......... .......... 13% 143M 13s Step #1: 295450K .......... .......... .......... .......... .......... 13% 147M 13s Step #1: 295500K .......... .......... .......... .......... .......... 13% 144M 13s Step #1: 295550K .......... .......... .......... .......... .......... 13% 111M 13s Step #1: 295600K .......... .......... .......... .......... .......... 13% 141M 13s Step #1: 295650K .......... .......... .......... .......... .......... 13% 136M 13s Step #1: 295700K .......... .......... .......... .......... .......... 13% 145M 13s Step #1: 295750K .......... .......... .......... .......... .......... 13% 111M 13s Step #1: 295800K .......... .......... .......... .......... .......... 13% 127M 13s Step #1: 295850K .......... .......... .......... .......... .......... 13% 128M 13s Step #1: 295900K .......... .......... .......... .......... .......... 13% 146M 13s Step #1: 295950K .......... .......... .......... .......... .......... 13% 126M 13s Step #1: 296000K .......... .......... .......... .......... .......... 13% 145M 13s Step #1: 296050K .......... .......... .......... .......... .......... 13% 128M 13s Step #1: 296100K .......... .......... .......... .......... .......... 13% 139M 13s Step #1: 296150K .......... .......... .......... .......... .......... 13% 126M 13s Step #1: 296200K .......... .......... .......... .......... .......... 13% 149M 13s Step #1: 296250K .......... .......... .......... .......... .......... 13% 145M 13s Step #1: 296300K .......... .......... .......... .......... .......... 13% 142M 13s Step #1: 296350K .......... .......... .......... .......... .......... 13% 116M 13s Step #1: 296400K .......... .......... .......... .......... .......... 13% 122M 13s Step #1: 296450K .......... .......... .......... .......... .......... 13% 126M 13s Step #1: 296500K .......... .......... .......... .......... .......... 13% 131M 13s Step #1: 296550K .......... .......... .......... .......... .......... 13% 128M 13s Step #1: 296600K .......... .......... .......... .......... .......... 13% 56.3M 13s Step #1: 296650K .......... .......... .......... .......... .......... 13% 169M 13s Step #1: 296700K .......... .......... .......... .......... .......... 13% 127M 13s Step #1: 296750K .......... .......... .......... .......... .......... 13% 130M 13s Step #1: 296800K .......... .......... .......... .......... .......... 13% 133M 13s Step #1: 296850K .......... .......... .......... .......... .......... 13% 149M 13s Step #1: 296900K .......... .......... .......... .......... .......... 13% 159M 13s Step #1: 296950K .......... .......... .......... .......... .......... 13% 133M 13s Step #1: 297000K .......... .......... .......... .......... .......... 13% 152M 13s Step #1: 297050K .......... .......... .......... .......... .......... 13% 158M 13s Step #1: 297100K .......... .......... .......... .......... .......... 13% 132M 13s Step #1: 297150K .......... .......... .......... .......... .......... 13% 104M 13s Step #1: 297200K .......... .......... .......... .......... .......... 13% 149M 13s Step #1: 297250K .......... .......... .......... .......... .......... 13% 155M 13s Step #1: 297300K .......... .......... .......... .......... .......... 13% 158M 13s Step #1: 297350K .......... .......... .......... .......... .......... 13% 135M 13s Step #1: 297400K .......... .......... .......... .......... .......... 13% 132M 13s Step #1: 297450K .......... .......... .......... .......... .......... 13% 137M 13s Step #1: 297500K .......... .......... .......... .......... .......... 13% 142M 13s Step #1: 297550K .......... .......... .......... .......... .......... 13% 124M 13s Step #1: 297600K .......... .......... .......... .......... .......... 13% 145M 13s Step #1: 297650K .......... .......... .......... .......... .......... 13% 133M 13s Step #1: 297700K .......... .......... .......... .......... .......... 13% 147M 13s Step #1: 297750K .......... .......... .......... .......... .......... 13% 103M 13s Step #1: 297800K .......... .......... .......... .......... .......... 13% 130M 13s Step #1: 297850K .......... .......... .......... .......... .......... 13% 122M 13s Step #1: 297900K .......... .......... .......... .......... .......... 13% 132M 13s Step #1: 297950K .......... .......... .......... .......... .......... 13% 103M 13s Step #1: 298000K .......... .......... .......... .......... .......... 13% 133M 13s Step #1: 298050K .......... .......... .......... .......... .......... 13% 145M 13s Step #1: 298100K .......... .......... .......... .......... .......... 13% 148M 13s Step #1: 298150K .......... .......... .......... .......... .......... 13% 113M 13s Step #1: 298200K .......... .......... .......... .......... .......... 13% 129M 13s Step #1: 298250K .......... .......... .......... .......... .......... 13% 156M 13s Step #1: 298300K .......... .......... .......... .......... .......... 13% 149M 13s Step #1: 298350K .......... .......... .......... .......... .......... 13% 127M 13s Step #1: 298400K .......... .......... .......... .......... .......... 13% 143M 13s Step #1: 298450K .......... .......... .......... .......... .......... 13% 145M 13s Step #1: 298500K .......... .......... .......... .......... .......... 13% 138M 13s Step #1: 298550K .......... .......... .......... .......... .......... 13% 113M 13s Step #1: 298600K .......... .......... .......... .......... .......... 13% 141M 13s Step #1: 298650K .......... .......... .......... .......... .......... 13% 57.3M 13s Step #1: 298700K .......... .......... .......... .......... .......... 13% 152M 13s Step #1: 298750K .......... .......... .......... .......... .......... 13% 103M 13s Step #1: 298800K .......... .......... .......... .......... .......... 13% 149M 13s Step #1: 298850K .......... .......... .......... .......... .......... 13% 158M 13s Step #1: 298900K .......... .......... .......... .......... .......... 13% 139M 13s Step #1: 298950K .......... .......... .......... .......... .......... 13% 127M 13s Step #1: 299000K .......... .......... .......... .......... .......... 13% 147M 13s Step #1: 299050K .......... .......... .......... .......... .......... 13% 136M 13s Step #1: 299100K .......... .......... .......... .......... .......... 13% 128M 13s Step #1: 299150K .......... .......... .......... .......... .......... 13% 109M 13s Step #1: 299200K .......... .......... .......... .......... .......... 13% 118M 13s Step #1: 299250K .......... .......... .......... .......... .......... 13% 149M 13s Step #1: 299300K .......... .......... .......... .......... .......... 13% 133M 13s Step #1: 299350K .......... .......... .......... .......... .......... 13% 129M 13s Step #1: 299400K .......... .......... .......... .......... .......... 13% 135M 13s Step #1: 299450K .......... .......... .......... .......... .......... 13% 130M 13s Step #1: 299500K .......... .......... .......... .......... .......... 13% 145M 13s Step #1: 299550K .......... .......... .......... .......... .......... 13% 110M 13s Step #1: 299600K .......... .......... .......... .......... .......... 13% 146M 13s Step #1: 299650K .......... .......... .......... .......... .......... 13% 146M 13s Step #1: 299700K .......... .......... .......... .......... .......... 13% 141M 13s Step #1: 299750K .......... .......... .......... .......... .......... 13% 127M 13s Step #1: 299800K .......... .......... .......... .......... .......... 13% 143M 13s Step #1: 299850K .......... .......... .......... .......... .......... 13% 117M 13s Step #1: 299900K .......... .......... .......... .......... .......... 13% 137M 13s Step #1: 299950K .......... .......... .......... .......... .......... 13% 112M 13s Step #1: 300000K .......... .......... .......... .......... .......... 13% 134M 13s Step #1: 300050K .......... .......... .......... .......... .......... 13% 153M 13s Step #1: 300100K .......... .......... .......... .......... .......... 13% 159M 13s Step #1: 300150K .......... .......... .......... .......... .......... 13% 121M 13s Step #1: 300200K .......... .......... .......... .......... .......... 13% 159M 13s Step #1: 300250K .......... .......... .......... .......... .......... 13% 187M 13s Step #1: 300300K .......... .......... .......... .......... .......... 13% 163M 13s Step #1: 300350K .......... .......... .......... .......... .......... 13% 111M 13s Step #1: 300400K .......... .......... .......... .......... .......... 13% 133M 13s Step #1: 300450K .......... .......... .......... .......... .......... 13% 49.0M 13s Step #1: 300500K .......... .......... .......... .......... .......... 13% 149M 13s Step #1: 300550K .......... .......... .......... .......... .......... 13% 113M 13s Step #1: 300600K .......... .......... .......... .......... .......... 13% 204M 13s Step #1: 300650K .......... .......... .......... .......... .......... 13% 215M 13s Step #1: 300700K .......... .......... .......... .......... .......... 13% 175M 13s Step #1: 300750K .......... .......... .......... .......... .......... 13% 190M 13s Step #1: 300800K .......... .......... .......... .......... .......... 13% 202M 13s Step #1: 300850K .......... .......... .......... .......... .......... 13% 168M 13s Step #1: 300900K .......... .......... .......... .......... .......... 13% 204M 13s Step #1: 300950K .......... .......... .......... .......... .......... 13% 193M 13s Step #1: 301000K .......... .......... .......... .......... .......... 13% 171M 13s Step #1: 301050K .......... .......... .......... .......... .......... 13% 206M 13s Step #1: 301100K .......... .......... .......... .......... .......... 13% 219M 13s Step #1: 301150K .......... .......... .......... .......... .......... 13% 186M 13s Step #1: 301200K .......... .......... .......... .......... .......... 13% 194M 13s Step #1: 301250K .......... .......... .......... .......... .......... 13% 184M 13s Step #1: 301300K .......... .......... .......... .......... .......... 13% 205M 13s Step #1: 301350K .......... .......... .......... .......... .......... 13% 178M 13s Step #1: 301400K .......... .......... .......... .......... .......... 13% 185M 13s Step #1: 301450K .......... .......... .......... .......... .......... 13% 186M 13s Step #1: 301500K .......... .......... .......... .......... .......... 13% 191M 13s Step #1: 301550K .......... .......... .......... .......... .......... 13% 157M 13s Step #1: 301600K .......... .......... .......... .......... .......... 13% 199M 13s Step #1: 301650K .......... .......... .......... .......... .......... 13% 204M 13s Step #1: 301700K .......... .......... .......... .......... .......... 13% 206M 13s Step #1: 301750K .......... .......... .......... .......... .......... 13% 150M 13s Step #1: 301800K .......... .......... .......... .......... .......... 13% 202M 13s Step #1: 301850K .......... .......... .......... .......... .......... 13% 185M 13s Step #1: 301900K .......... .......... .......... .......... .......... 13% 188M 13s Step #1: 301950K .......... .......... .......... .......... .......... 13% 180M 13s Step #1: 302000K .......... .......... .......... .......... .......... 13% 178M 13s Step #1: 302050K .......... .......... .......... .......... .......... 13% 195M 13s Step #1: 302100K .......... .......... .......... .......... .......... 13% 204M 13s Step #1: 302150K .......... .......... .......... .......... .......... 13% 177M 13s Step #1: 302200K .......... .......... .......... .......... .......... 13% 201M 13s Step #1: 302250K .......... .......... .......... .......... .......... 13% 193M 13s Step #1: 302300K .......... .......... .......... .......... .......... 13% 193M 13s Step #1: 302350K .......... .......... .......... .......... .......... 13% 163M 13s Step #1: 302400K .......... .......... .......... .......... .......... 13% 64.9M 13s Step #1: 302450K .......... .......... .......... .......... .......... 13% 181M 13s Step #1: 302500K .......... .......... .......... .......... .......... 13% 215M 13s Step #1: 302550K .......... .......... .......... .......... .......... 13% 175M 13s Step #1: 302600K .......... .......... .......... .......... .......... 13% 188M 13s Step #1: 302650K .......... .......... .......... .......... .......... 13% 131M 13s Step #1: 302700K .......... .......... .......... .......... .......... 13% 192M 13s Step #1: 302750K .......... .......... .......... .......... .......... 13% 168M 13s Step #1: 302800K .......... .......... .......... .......... .......... 13% 203M 13s Step #1: 302850K .......... .......... .......... .......... .......... 13% 179M 13s Step #1: 302900K .......... .......... .......... .......... .......... 13% 209M 13s Step #1: 302950K .......... .......... .......... .......... .......... 13% 176M 13s Step #1: 303000K .......... .......... .......... .......... .......... 13% 189M 13s Step #1: 303050K .......... .......... .......... .......... .......... 13% 203M 13s Step #1: 303100K .......... .......... .......... .......... .......... 13% 206M 13s Step #1: 303150K .......... .......... .......... .......... .......... 13% 177M 13s Step #1: 303200K .......... .......... .......... .......... .......... 13% 196M 13s Step #1: 303250K .......... .......... .......... .......... .......... 13% 174M 13s Step #1: 303300K .......... .......... .......... .......... .......... 13% 188M 13s Step #1: 303350K .......... .......... .......... .......... .......... 13% 188M 13s Step #1: 303400K .......... .......... .......... .......... .......... 13% 196M 13s Step #1: 303450K .......... .......... .......... .......... .......... 13% 183M 13s Step #1: 303500K .......... .......... .......... .......... .......... 13% 229M 13s Step #1: 303550K .......... .......... .......... .......... .......... 13% 168M 13s Step #1: 303600K .......... .......... .......... .......... .......... 13% 204M 13s Step #1: 303650K .......... .......... .......... .......... .......... 13% 201M 13s Step #1: 303700K .......... .......... .......... .......... .......... 13% 189M 13s Step #1: 303750K .......... .......... .......... .......... .......... 13% 163M 13s Step #1: 303800K .......... .......... .......... .......... .......... 13% 190M 13s Step #1: 303850K .......... .......... .......... .......... .......... 13% 201M 13s Step #1: 303900K .......... .......... .......... .......... .......... 13% 208M 13s Step #1: 303950K .......... .......... .......... .......... .......... 13% 173M 13s Step #1: 304000K .......... .......... .......... .......... .......... 13% 188M 13s Step #1: 304050K .......... .......... .......... .......... .......... 13% 199M 13s Step #1: 304100K .......... .......... .......... .......... .......... 13% 211M 13s Step #1: 304150K .......... .......... .......... .......... .......... 13% 174M 13s Step #1: 304200K .......... .......... .......... .......... .......... 13% 181M 13s Step #1: 304250K .......... .......... .......... .......... .......... 13% 186M 13s Step #1: 304300K .......... .......... .......... .......... .......... 13% 193M 13s Step #1: 304350K .......... .......... .......... .......... .......... 13% 159M 13s Step #1: 304400K .......... .......... .......... .......... .......... 13% 212M 13s Step #1: 304450K .......... .......... .......... .......... .......... 13% 68.1M 13s Step #1: 304500K .......... .......... .......... .......... .......... 13% 210M 13s Step #1: 304550K .......... .......... .......... .......... .......... 13% 195M 13s Step #1: 304600K .......... .......... .......... .......... .......... 13% 233M 13s Step #1: 304650K .......... .......... .......... .......... .......... 13% 231M 13s Step #1: 304700K .......... .......... .......... .......... .......... 13% 206M 13s Step #1: 304750K .......... .......... .......... .......... .......... 13% 169M 13s Step #1: 304800K .......... .......... .......... .......... .......... 13% 173M 13s Step #1: 304850K .......... .......... .......... .......... .......... 13% 211M 13s Step #1: 304900K .......... .......... .......... .......... .......... 13% 220M 13s Step #1: 304950K .......... .......... .......... .......... .......... 13% 178M 13s Step #1: 305000K .......... .......... .......... .......... .......... 13% 215M 13s Step #1: 305050K .......... .......... .......... .......... .......... 13% 210M 13s Step #1: 305100K .......... .......... .......... .......... .......... 13% 215M 13s Step #1: 305150K .......... .......... .......... .......... .......... 13% 181M 13s Step #1: 305200K .......... .......... .......... .......... .......... 13% 212M 13s Step #1: 305250K .......... .......... .......... .......... .......... 13% 199M 13s Step #1: 305300K .......... .......... .......... .......... .......... 13% 189M 13s Step #1: 305350K .......... .......... .......... .......... .......... 13% 188M 13s Step #1: 305400K .......... .......... .......... .......... .......... 13% 202M 13s Step #1: 305450K .......... .......... .......... .......... .......... 13% 220M 13s Step #1: 305500K .......... .......... .......... .......... .......... 13% 217M 13s Step #1: 305550K .......... .......... .......... .......... .......... 13% 183M 13s Step #1: 305600K .......... .......... .......... .......... .......... 13% 187M 13s Step #1: 305650K .......... .......... .......... .......... .......... 13% 206M 13s Step #1: 305700K .......... .......... .......... .......... .......... 13% 218M 13s Step #1: 305750K .......... .......... .......... .......... .......... 13% 179M 13s Step #1: 305800K .......... .......... .......... .......... .......... 13% 212M 13s Step #1: 305850K .......... .......... .......... .......... .......... 13% 191M 13s Step #1: 305900K .......... .......... .......... .......... .......... 13% 174M 13s Step #1: 305950K .......... .......... .......... .......... .......... 13% 184M 13s Step #1: 306000K .......... .......... .......... .......... .......... 13% 210M 13s Step #1: 306050K .......... .......... .......... .......... .......... 13% 209M 13s Step #1: 306100K .......... .......... .......... .......... .......... 13% 191M 13s Step #1: 306150K .......... .......... .......... .......... .......... 13% 167M 13s Step #1: 306200K .......... .......... .......... .......... .......... 13% 197M 13s Step #1: 306250K .......... .......... .......... .......... .......... 13% 193M 13s Step #1: 306300K .......... .......... .......... .......... .......... 13% 202M 13s Step #1: 306350K .......... .......... .......... .......... .......... 13% 175M 13s Step #1: 306400K .......... .......... .......... .......... .......... 13% 196M 13s Step #1: 306450K .......... .......... .......... .......... .......... 13% 210M 13s Step #1: 306500K .......... .......... .......... .......... .......... 13% 67.1M 13s Step #1: 306550K .......... .......... .......... .......... .......... 13% 194M 13s Step #1: 306600K .......... .......... .......... .......... .......... 13% 195M 13s Step #1: 306650K .......... .......... .......... .......... .......... 13% 193M 13s Step #1: 306700K .......... .......... .......... .......... .......... 13% 193M 13s Step #1: 306750K .......... .......... .......... .......... .......... 13% 186M 13s Step #1: 306800K .......... .......... .......... .......... .......... 13% 194M 13s Step #1: 306850K .......... .......... .......... .......... .......... 13% 204M 13s Step #1: 306900K .......... .......... .......... .......... .......... 13% 232M 13s Step #1: 306950K .......... .......... .......... .......... .......... 13% 185M 13s Step #1: 307000K .......... .......... .......... .......... .......... 13% 211M 13s Step #1: 307050K .......... .......... .......... .......... .......... 13% 224M 13s Step #1: 307100K .......... .......... .......... .......... .......... 13% 164M 13s Step #1: 307150K .......... .......... .......... .......... .......... 13% 159M 13s Step #1: 307200K .......... .......... .......... .......... .......... 13% 196M 13s Step #1: 307250K .......... .......... .......... .......... .......... 13% 190M 13s Step #1: 307300K .......... .......... .......... .......... .......... 13% 210M 13s Step #1: 307350K .......... .......... .......... .......... .......... 13% 180M 13s Step #1: 307400K .......... .......... .......... .......... .......... 13% 170M 13s Step #1: 307450K .......... .......... .......... .......... .......... 13% 226M 13s Step #1: 307500K .......... .......... .......... .......... .......... 13% 210M 13s Step #1: 307550K .......... .......... .......... .......... .......... 13% 182M 13s Step #1: 307600K .......... .......... .......... .......... .......... 13% 183M 13s Step #1: 307650K .......... .......... .......... .......... .......... 13% 196M 13s Step #1: 307700K .......... .......... .......... .......... .......... 13% 208M 13s Step #1: 307750K .......... .......... .......... .......... .......... 13% 183M 13s Step #1: 307800K .......... .......... .......... .......... .......... 13% 188M 13s Step #1: 307850K .......... .......... .......... .......... .......... 13% 186M 13s Step #1: 307900K .......... .......... .......... .......... .......... 13% 195M 13s Step #1: 307950K .......... .......... .......... .......... .......... 13% 172M 13s Step #1: 308000K .......... .......... .......... .......... .......... 13% 211M 13s Step #1: 308050K .......... .......... .......... .......... .......... 13% 189M 13s Step #1: 308100K .......... .......... .......... .......... .......... 13% 194M 13s Step #1: 308150K .......... .......... .......... .......... .......... 13% 164M 13s Step #1: 308200K .......... .......... .......... .......... .......... 13% 201M 13s Step #1: 308250K .......... .......... .......... .......... .......... 13% 219M 13s Step #1: 308300K .......... .......... .......... .......... .......... 13% 214M 13s Step #1: 308350K .......... .......... .......... .......... .......... 13% 173M 13s Step #1: 308400K .......... .......... .......... .......... .......... 13% 180M 13s Step #1: 308450K .......... .......... .......... .......... .......... 13% 196M 13s Step #1: 308500K .......... .......... .......... .......... .......... 13% 203M 13s Step #1: 308550K .......... .......... .......... .......... .......... 13% 66.7M 13s Step #1: 308600K .......... .......... .......... .......... .......... 13% 197M 13s Step #1: 308650K .......... .......... .......... .......... .......... 13% 193M 13s Step #1: 308700K .......... .......... .......... .......... .......... 13% 213M 13s Step #1: 308750K .......... .......... .......... .......... .......... 13% 170M 13s Step #1: 308800K .......... .......... .......... .......... .......... 13% 218M 13s Step #1: 308850K .......... .......... .......... .......... .......... 13% 210M 13s Step #1: 308900K .......... .......... .......... .......... .......... 13% 194M 13s Step #1: 308950K .......... .......... .......... .......... .......... 13% 198M 13s Step #1: 309000K .......... .......... .......... .......... .......... 13% 209M 13s Step #1: 309050K .......... .......... .......... .......... .......... 13% 202M 13s Step #1: 309100K .......... .......... .......... .......... .......... 13% 192M 13s Step #1: 309150K .......... .......... .......... .......... .......... 13% 149M 13s Step #1: 309200K .......... .......... .......... .......... .......... 13% 204M 13s Step #1: 309250K .......... .......... .......... .......... .......... 13% 205M 13s Step #1: 309300K .......... .......... .......... .......... .......... 13% 213M 13s Step #1: 309350K .......... .......... .......... .......... .......... 13% 189M 13s Step #1: 309400K .......... .......... .......... .......... .......... 13% 196M 13s Step #1: 309450K .......... .......... .......... .......... .......... 13% 209M 13s Step #1: 309500K .......... .......... .......... .......... .......... 13% 180M 13s Step #1: 309550K .......... .......... .......... .......... .......... 13% 161M 13s Step #1: 309600K .......... .......... .......... .......... .......... 13% 211M 13s Step #1: 309650K .......... .......... .......... .......... .......... 13% 188M 13s Step #1: 309700K .......... .......... .......... .......... .......... 13% 201M 13s Step #1: 309750K .......... .......... .......... .......... .......... 13% 168M 13s Step #1: 309800K .......... .......... .......... .......... .......... 13% 213M 13s Step #1: 309850K .......... .......... .......... .......... .......... 13% 199M 13s Step #1: 309900K .......... .......... .......... .......... .......... 13% 202M 13s Step #1: 309950K .......... .......... .......... .......... .......... 13% 161M 13s Step #1: 310000K .......... .......... .......... .......... .......... 13% 185M 13s Step #1: 310050K .......... .......... .......... .......... .......... 13% 202M 13s Step #1: 310100K .......... .......... .......... .......... .......... 13% 92.8M 13s Step #1: 310150K .......... .......... .......... .......... .......... 13% 177M 13s Step #1: 310200K .......... .......... .......... .......... .......... 13% 162M 13s Step #1: 310250K .......... .......... .......... .......... .......... 13% 159M 13s Step #1: 310300K .......... .......... .......... .......... .......... 13% 198M 13s Step #1: 310350K .......... .......... .......... .......... .......... 13% 173M 13s Step #1: 310400K .......... .......... .......... .......... .......... 13% 177M 13s Step #1: 310450K .......... .......... .......... .......... .......... 13% 195M 13s Step #1: 310500K .......... .......... .......... .......... .......... 13% 212M 13s Step #1: 310550K .......... .......... .......... .......... .......... 13% 166M 13s Step #1: 310600K .......... .......... .......... .......... .......... 13% 189M 13s Step #1: 310650K .......... .......... .......... .......... .......... 13% 199M 13s Step #1: 310700K .......... .......... .......... .......... .......... 13% 182M 13s Step #1: 310750K .......... .......... .......... .......... .......... 13% 112M 13s Step #1: 310800K .......... .......... .......... .......... .......... 13% 166M 13s Step #1: 310850K .......... .......... .......... .......... .......... 13% 229M 13s Step #1: 310900K .......... .......... .......... .......... .......... 13% 122M 13s Step #1: 310950K .......... .......... .......... .......... .......... 13% 139M 13s Step #1: 311000K .......... .......... .......... .......... .......... 13% 185M 13s Step #1: 311050K .......... .......... .......... .......... .......... 13% 211M 13s Step #1: 311100K .......... .......... .......... .......... .......... 13% 203M 13s Step #1: 311150K .......... .......... .......... .......... .......... 13% 178M 13s Step #1: 311200K .......... .......... .......... .......... .......... 13% 81.5M 13s Step #1: 311250K .......... .......... .......... .......... .......... 13% 156M 13s Step #1: 311300K .......... .......... .......... .......... .......... 13% 190M 13s Step #1: 311350K .......... .......... .......... .......... .......... 13% 159M 13s Step #1: 311400K .......... .......... .......... .......... .......... 13% 199M 13s Step #1: 311450K .......... .......... .......... .......... .......... 13% 183M 13s Step #1: 311500K .......... .......... .......... .......... .......... 13% 188M 13s Step #1: 311550K .......... .......... .......... .......... .......... 13% 159M 13s Step #1: 311600K .......... .......... .......... .......... .......... 13% 192M 13s Step #1: 311650K .......... .......... .......... .......... .......... 13% 193M 13s Step #1: 311700K .......... .......... .......... .......... .......... 13% 66.2M 13s Step #1: 311750K .......... .......... .......... .......... .......... 13% 180M 13s Step #1: 311800K .......... .......... .......... .......... .......... 13% 207M 13s Step #1: 311850K .......... .......... .......... .......... .......... 13% 200M 13s Step #1: 311900K .......... .......... .......... .......... .......... 13% 208M 13s Step #1: 311950K .......... .......... .......... .......... .......... 13% 181M 13s Step #1: 312000K .......... .......... .......... .......... .......... 13% 168M 13s Step #1: 312050K .......... .......... .......... .......... .......... 13% 188M 13s Step #1: 312100K .......... .......... .......... .......... .......... 13% 199M 13s Step #1: 312150K .......... .......... .......... .......... .......... 13% 178M 13s Step #1: 312200K .......... .......... .......... .......... .......... 13% 200M 13s Step #1: 312250K .......... .......... .......... .......... .......... 13% 175M 13s Step #1: 312300K .......... .......... .......... .......... .......... 13% 167M 13s Step #1: 312350K .......... .......... .......... .......... .......... 13% 169M 13s Step #1: 312400K .......... .......... .......... .......... .......... 13% 189M 13s Step #1: 312450K .......... .......... .......... .......... .......... 13% 194M 13s Step #1: 312500K .......... .......... .......... .......... .......... 13% 198M 13s Step #1: 312550K .......... .......... .......... .......... .......... 13% 179M 13s Step #1: 312600K .......... .......... .......... .......... .......... 13% 179M 13s Step #1: 312650K .......... .......... .......... .......... .......... 13% 202M 13s Step #1: 312700K .......... .......... .......... .......... .......... 13% 198M 13s Step #1: 312750K .......... .......... .......... .......... .......... 13% 157M 13s Step #1: 312800K .......... .......... .......... .......... .......... 13% 184M 13s Step #1: 312850K .......... .......... .......... .......... .......... 13% 203M 13s Step #1: 312900K .......... .......... .......... .......... .......... 13% 200M 13s Step #1: 312950K .......... .......... .......... .......... .......... 13% 172M 13s Step #1: 313000K .......... .......... .......... .......... .......... 13% 186M 13s Step #1: 313050K .......... .......... .......... .......... .......... 13% 188M 13s Step #1: 313100K .......... .......... .......... .......... .......... 13% 196M 13s Step #1: 313150K .......... .......... .......... .......... .......... 13% 173M 13s Step #1: 313200K .......... .......... .......... .......... .......... 13% 196M 13s Step #1: 313250K .......... .......... .......... .......... .......... 13% 65.5M 13s Step #1: 313300K .......... .......... .......... .......... .......... 13% 200M 13s Step #1: 313350K .......... .......... .......... .......... .......... 13% 185M 13s Step #1: 313400K .......... .......... .......... .......... .......... 13% 193M 13s Step #1: 313450K .......... .......... .......... .......... .......... 13% 184M 13s Step #1: 313500K .......... .......... .......... .......... .......... 13% 180M 13s Step #1: 313550K .......... .......... .......... .......... .......... 13% 168M 13s Step #1: 313600K .......... .......... .......... .......... .......... 13% 205M 13s Step #1: 313650K .......... .......... .......... .......... .......... 13% 209M 13s Step #1: 313700K .......... .......... .......... .......... .......... 13% 189M 13s Step #1: 313750K .......... .......... .......... .......... .......... 13% 200M 13s Step #1: 313800K .......... .......... .......... .......... .......... 13% 180M 13s Step #1: 313850K .......... .......... .......... .......... .......... 13% 179M 13s Step #1: 313900K .......... .......... .......... .......... .......... 13% 211M 13s Step #1: 313950K .......... .......... .......... .......... .......... 13% 174M 13s Step #1: 314000K .......... .......... .......... .......... .......... 13% 204M 13s Step #1: 314050K .......... .......... .......... .......... .......... 13% 198M 13s Step #1: 314100K .......... .......... .......... .......... .......... 13% 185M 13s Step #1: 314150K .......... .......... .......... .......... .......... 13% 166M 13s Step #1: 314200K .......... .......... .......... .......... .......... 13% 186M 13s Step #1: 314250K .......... .......... .......... .......... .......... 13% 186M 13s Step #1: 314300K .......... .......... .......... .......... .......... 13% 191M 13s Step #1: 314350K .......... .......... .......... .......... .......... 13% 171M 13s Step #1: 314400K .......... .......... .......... .......... .......... 13% 213M 13s Step #1: 314450K .......... .......... .......... .......... .......... 13% 219M 13s Step #1: 314500K .......... .......... .......... .......... .......... 13% 170M 13s Step #1: 314550K .......... .......... .......... .......... .......... 13% 169M 13s Step #1: 314600K .......... .......... .......... .......... .......... 13% 193M 13s Step #1: 314650K .......... .......... .......... .......... .......... 13% 204M 13s Step #1: 314700K .......... .......... .......... .......... .......... 13% 205M 13s Step #1: 314750K .......... .......... .......... .......... .......... 13% 166M 13s Step #1: 314800K .......... .......... .......... .......... .......... 13% 175M 13s Step #1: 314850K .......... .......... .......... .......... .......... 13% 212M 13s Step #1: 314900K .......... .......... .......... .......... .......... 13% 212M 13s Step #1: 314950K .......... .......... .......... .......... .......... 13% 182M 13s Step #1: 315000K .......... .......... .......... .......... .......... 13% 171M 13s Step #1: 315050K .......... .......... .......... .......... .......... 13% 183M 13s Step #1: 315100K .......... .......... .......... .......... .......... 13% 204M 13s Step #1: 315150K .......... .......... .......... .......... .......... 13% 174M 13s Step #1: 315200K .......... .......... .......... .......... .......... 13% 192M 13s Step #1: 315250K .......... .......... .......... .......... .......... 13% 183M 13s Step #1: 315300K .......... .......... .......... .......... .......... 13% 178M 13s Step #1: 315350K .......... .......... .......... .......... .......... 13% 169M 13s Step #1: 315400K .......... .......... .......... .......... .......... 14% 198M 13s Step #1: 315450K .......... .......... .......... .......... .......... 14% 208M 13s Step #1: 315500K .......... .......... .......... .......... .......... 14% 188M 13s Step #1: 315550K .......... .......... .......... .......... .......... 14% 160M 13s Step #1: 315600K .......... .......... .......... .......... .......... 14% 213M 13s Step #1: 315650K .......... .......... .......... .......... .......... 14% 209M 13s Step #1: 315700K .......... .......... .......... .......... .......... 14% 204M 13s Step #1: 315750K .......... .......... .......... .......... .......... 14% 174M 13s Step #1: 315800K .......... .......... .......... .......... .......... 14% 171M 13s Step #1: 315850K .......... .......... .......... .......... .......... 14% 194M 13s Step #1: 315900K .......... .......... .......... .......... .......... 14% 200M 13s Step #1: 315950K .......... .......... .......... .......... .......... 14% 181M 13s Step #1: 316000K .......... .......... .......... .......... .......... 14% 185M 13s Step #1: 316050K .......... .......... .......... .......... .......... 14% 161M 13s Step #1: 316100K .......... .......... .......... .......... .......... 14% 207M 13s Step #1: 316150K .......... .......... .......... .......... .......... 14% 170M 13s Step #1: 316200K .......... .......... .......... .......... .......... 14% 194M 13s Step #1: 316250K .......... .......... .......... .......... .......... 14% 211M 13s Step #1: 316300K .......... .......... .......... .......... .......... 14% 201M 13s Step #1: 316350K .......... .......... .......... .......... .......... 14% 164M 13s Step #1: 316400K .......... .......... .......... .......... .......... 14% 217M 13s Step #1: 316450K .......... .......... .......... .......... .......... 14% 190M 13s Step #1: 316500K .......... .......... .......... .......... .......... 14% 198M 13s Step #1: 316550K .......... .......... .......... .......... .......... 14% 160M 13s Step #1: 316600K .......... .......... .......... .......... .......... 14% 193M 13s Step #1: 316650K .......... .......... .......... .......... .......... 14% 196M 13s Step #1: 316700K .......... .......... .......... .......... .......... 14% 200M 13s Step #1: 316750K .......... .......... .......... .......... .......... 14% 156M 13s Step #1: 316800K .......... .......... .......... .......... .......... 14% 184M 13s Step #1: 316850K .......... .......... .......... .......... .......... 14% 191M 13s Step #1: 316900K .......... .......... .......... .......... .......... 14% 201M 13s Step #1: 316950K .......... .......... .......... .......... .......... 14% 186M 13s Step #1: 317000K .......... .......... .......... .......... .......... 14% 193M 13s Step #1: 317050K .......... .......... .......... .......... .......... 14% 198M 13s Step #1: 317100K .......... .......... .......... .......... .......... 14% 194M 13s Step #1: 317150K .......... .......... .......... .......... .......... 14% 149M 13s Step #1: 317200K .......... .......... .......... .......... .......... 14% 208M 13s Step #1: 317250K .......... .......... .......... .......... .......... 14% 196M 13s Step #1: 317300K .......... .......... .......... .......... .......... 14% 209M 13s Step #1: 317350K .......... .......... .......... .......... .......... 14% 62.4M 13s Step #1: 317400K .......... .......... .......... .......... .......... 14% 209M 13s Step #1: 317450K .......... .......... .......... .......... .......... 14% 182M 13s Step #1: 317500K .......... .......... .......... .......... .......... 14% 205M 13s Step #1: 317550K .......... .......... .......... .......... .......... 14% 171M 13s Step #1: 317600K .......... .......... .......... .......... .......... 14% 172M 13s Step #1: 317650K .......... .......... .......... .......... .......... 14% 207M 13s Step #1: 317700K .......... .......... .......... .......... .......... 14% 184M 13s Step #1: 317750K .......... .......... .......... .......... .......... 14% 167M 13s Step #1: 317800K .......... .......... .......... .......... .......... 14% 196M 13s Step #1: 317850K .......... .......... .......... .......... .......... 14% 192M 13s Step #1: 317900K .......... .......... .......... .......... .......... 14% 206M 13s Step #1: 317950K .......... .......... .......... .......... .......... 14% 166M 13s Step #1: 318000K .......... .......... .......... .......... .......... 14% 190M 13s Step #1: 318050K .......... .......... .......... .......... .......... 14% 205M 13s Step #1: 318100K .......... .......... .......... .......... .......... 14% 187M 13s Step #1: 318150K .......... .......... .......... .......... .......... 14% 184M 13s Step #1: 318200K .......... .......... .......... .......... .......... 14% 196M 13s Step #1: 318250K .......... .......... .......... .......... .......... 14% 198M 13s Step #1: 318300K .......... .......... .......... .......... .......... 14% 207M 13s Step #1: 318350K .......... .......... .......... .......... .......... 14% 154M 13s Step #1: 318400K .......... .......... .......... .......... .......... 14% 166M 13s Step #1: 318450K .......... .......... .......... .......... .......... 14% 208M 13s Step #1: 318500K .......... .......... .......... .......... .......... 14% 203M 13s Step #1: 318550K .......... .......... .......... .......... .......... 14% 187M 13s Step #1: 318600K .......... .......... .......... .......... .......... 14% 185M 13s Step #1: 318650K .......... .......... .......... .......... .......... 14% 196M 13s Step #1: 318700K .......... .......... .......... .......... .......... 14% 205M 13s Step #1: 318750K .......... .......... .......... .......... .......... 14% 153M 13s Step #1: 318800K .......... .......... .......... .......... .......... 14% 211M 13s Step #1: 318850K .......... .......... .......... .......... .......... 14% 194M 13s Step #1: 318900K .......... .......... .......... .......... .......... 14% 182M 13s Step #1: 318950K .......... .......... .......... .......... .......... 14% 180M 13s Step #1: 319000K .......... .......... .......... .......... .......... 14% 178M 13s Step #1: 319050K .......... .......... .......... .......... .......... 14% 203M 13s Step #1: 319100K .......... .......... .......... .......... .......... 14% 201M 13s Step #1: 319150K .......... .......... .......... .......... .......... 14% 162M 13s Step #1: 319200K .......... .......... .......... .......... .......... 14% 199M 13s Step #1: 319250K .......... .......... .......... .......... .......... 14% 205M 13s Step #1: 319300K .......... .......... .......... .......... .......... 14% 207M 13s Step #1: 319350K .......... .......... .......... .......... .......... 14% 172M 13s Step #1: 319400K .......... .......... .......... .......... .......... 14% 67.2M 13s Step #1: 319450K .......... .......... .......... .......... .......... 14% 200M 13s Step #1: 319500K .......... .......... .......... .......... .......... 14% 212M 13s Step #1: 319550K .......... .......... .......... .......... .......... 14% 179M 13s Step #1: 319600K .......... .......... .......... .......... .......... 14% 197M 13s Step #1: 319650K .......... .......... .......... .......... .......... 14% 181M 13s Step #1: 319700K .......... .......... .......... .......... .......... 14% 194M 13s Step #1: 319750K .......... .......... .......... .......... .......... 14% 181M 13s Step #1: 319800K .......... .......... .......... .......... .......... 14% 211M 13s Step #1: 319850K .......... .......... .......... .......... .......... 14% 182M 13s Step #1: 319900K .......... .......... .......... .......... .......... 14% 185M 13s Step #1: 319950K .......... .......... .......... .......... .......... 14% 178M 13s Step #1: 320000K .......... .......... .......... .......... .......... 14% 240M 13s Step #1: 320050K .......... .......... .......... .......... .......... 14% 201M 13s Step #1: 320100K .......... .......... .......... .......... .......... 14% 194M 13s Step #1: 320150K .......... .......... .......... .......... .......... 14% 198M 13s Step #1: 320200K .......... .......... .......... .......... .......... 14% 180M 13s Step #1: 320250K .......... .......... .......... .......... .......... 14% 188M 13s Step #1: 320300K .......... .......... .......... .......... .......... 14% 213M 13s Step #1: 320350K .......... .......... .......... .......... .......... 14% 180M 13s Step #1: 320400K .......... .......... .......... .......... .......... 14% 201M 13s Step #1: 320450K .......... .......... .......... .......... .......... 14% 207M 13s Step #1: 320500K .......... .......... .......... .......... .......... 14% 184M 13s Step #1: 320550K .......... .......... .......... .......... .......... 14% 164M 13s Step #1: 320600K .......... .......... .......... .......... .......... 14% 208M 13s Step #1: 320650K .......... .......... .......... .......... .......... 14% 208M 13s Step #1: 320700K .......... .......... .......... .......... .......... 14% 194M 13s Step #1: 320750K .......... .......... .......... .......... .......... 14% 167M 13s Step #1: 320800K .......... .......... .......... .......... .......... 14% 188M 13s Step #1: 320850K .......... .......... .......... .......... .......... 14% 200M 13s Step #1: 320900K .......... .......... .......... .......... .......... 14% 181M 13s Step #1: 320950K .......... .......... .......... .......... .......... 14% 167M 13s Step #1: 321000K .......... .......... .......... .......... .......... 14% 202M 13s Step #1: 321050K .......... .......... .......... .......... .......... 14% 206M 13s Step #1: 321100K .......... .......... .......... .......... .......... 14% 195M 13s Step #1: 321150K .......... .......... .......... .......... .......... 14% 178M 13s Step #1: 321200K .......... .......... .......... .......... .......... 14% 189M 13s Step #1: 321250K .......... .......... .......... .......... .......... 14% 172M 13s Step #1: 321300K .......... .......... .......... .......... .......... 14% 201M 13s Step #1: 321350K .......... .......... .......... .......... .......... 14% 180M 13s Step #1: 321400K .......... .......... .......... .......... .......... 14% 205M 13s Step #1: 321450K .......... .......... .......... .......... .......... 14% 207M 13s Step #1: 321500K .......... .......... .......... .......... .......... 14% 213M 13s Step #1: 321550K .......... .......... .......... .......... .......... 14% 154M 13s Step #1: 321600K .......... .......... .......... .......... .......... 14% 193M 13s Step #1: 321650K .......... .......... .......... .......... .......... 14% 198M 13s Step #1: 321700K .......... .......... .......... .......... .......... 14% 192M 13s Step #1: 321750K .......... .......... .......... .......... .......... 14% 184M 13s Step #1: 321800K .......... .......... .......... .......... .......... 14% 197M 13s Step #1: 321850K .......... .......... .......... .......... .......... 14% 183M 13s Step #1: 321900K .......... .......... .......... .......... .......... 14% 199M 13s Step #1: 321950K .......... .......... .......... .......... .......... 14% 169M 13s Step #1: 322000K .......... .......... .......... .......... .......... 14% 190M 13s Step #1: 322050K .......... .......... .......... .......... .......... 14% 197M 13s Step #1: 322100K .......... .......... .......... .......... .......... 14% 208M 13s Step #1: 322150K .......... .......... .......... .......... .......... 14% 181M 13s Step #1: 322200K .......... .......... .......... .......... .......... 14% 174M 13s Step #1: 322250K .......... .......... .......... .......... .......... 14% 190M 13s Step #1: 322300K .......... .......... .......... .......... .......... 14% 189M 13s Step #1: 322350K .......... .......... .......... .......... .......... 14% 174M 13s Step #1: 322400K .......... .......... .......... .......... .......... 14% 244M 13s Step #1: 322450K .......... .......... .......... .......... .......... 14% 225M 13s Step #1: 322500K .......... .......... .......... .......... .......... 14% 248M 13s Step #1: 322550K .......... .......... .......... .......... .......... 14% 196M 13s Step #1: 322600K .......... .......... .......... .......... .......... 14% 170M 13s Step #1: 322650K .......... .......... .......... .......... .......... 14% 225M 13s Step #1: 322700K .......... .......... .......... .......... .......... 14% 191M 13s Step #1: 322750K .......... .......... .......... .......... .......... 14% 150M 13s Step #1: 322800K .......... .......... .......... .......... .......... 14% 171M 13s Step #1: 322850K .......... .......... .......... .......... .......... 14% 211M 13s Step #1: 322900K .......... .......... .......... .......... .......... 14% 195M 13s Step #1: 322950K .......... .......... .......... .......... .......... 14% 171M 13s Step #1: 323000K .......... .......... .......... .......... .......... 14% 191M 13s Step #1: 323050K .......... .......... .......... .......... .......... 14% 200M 13s Step #1: 323100K .......... .......... .......... .......... .......... 14% 191M 13s Step #1: 323150K .......... .......... .......... .......... .......... 14% 163M 13s Step #1: 323200K .......... .......... .......... .......... .......... 14% 203M 13s Step #1: 323250K .......... .......... .......... .......... .......... 14% 176M 13s Step #1: 323300K .......... .......... .......... .......... .......... 14% 190M 13s Step #1: 323350K .......... .......... .......... .......... .......... 14% 177M 13s Step #1: 323400K .......... .......... .......... .......... .......... 14% 211M 13s Step #1: 323450K .......... .......... .......... .......... .......... 14% 208M 13s Step #1: 323500K .......... .......... .......... .......... .......... 14% 187M 13s Step #1: 323550K .......... .......... .......... .......... .......... 14% 166M 13s Step #1: 323600K .......... .......... .......... .......... .......... 14% 182M 13s Step #1: 323650K .......... .......... .......... .......... .......... 14% 206M 13s Step #1: 323700K .......... .......... .......... .......... .......... 14% 205M 13s Step #1: 323750K .......... .......... .......... .......... .......... 14% 164M 13s Step #1: 323800K .......... .......... .......... .......... .......... 14% 185M 13s Step #1: 323850K .......... .......... .......... .......... .......... 14% 191M 13s Step #1: 323900K .......... .......... .......... .......... .......... 14% 204M 13s Step #1: 323950K .......... .......... .......... .......... .......... 14% 170M 13s Step #1: 324000K .......... .......... .......... .......... .......... 14% 193M 13s Step #1: 324050K .......... .......... .......... .......... .......... 14% 200M 13s Step #1: 324100K .......... .......... .......... .......... .......... 14% 198M 13s Step #1: 324150K .......... .......... .......... .......... .......... 14% 178M 13s Step #1: 324200K .......... .......... .......... .......... .......... 14% 191M 13s Step #1: 324250K .......... .......... .......... .......... .......... 14% 175M 13s Step #1: 324300K .......... .......... .......... .......... .......... 14% 197M 13s Step #1: 324350K .......... .......... .......... .......... .......... 14% 158M 13s Step #1: 324400K .......... .......... .......... .......... .......... 14% 206M 13s Step #1: 324450K .......... .......... .......... .......... .......... 14% 200M 13s Step #1: 324500K .......... .......... .......... .......... .......... 14% 170M 13s Step #1: 324550K .......... .......... .......... .......... .......... 14% 179M 13s Step #1: 324600K .......... .......... .......... .......... .......... 14% 194M 13s Step #1: 324650K .......... .......... .......... .......... .......... 14% 191M 13s Step #1: 324700K .......... .......... .......... .......... .......... 14% 191M 13s Step #1: 324750K .......... .......... .......... .......... .......... 14% 167M 13s Step #1: 324800K .......... .......... .......... .......... .......... 14% 179M 13s Step #1: 324850K .......... .......... .......... .......... .......... 14% 195M 13s Step #1: 324900K .......... .......... .......... .......... .......... 14% 203M 13s Step #1: 324950K .......... .......... .......... .......... .......... 14% 183M 13s Step #1: 325000K .......... .......... .......... .......... .......... 14% 215M 13s Step #1: 325050K .......... .......... .......... .......... .......... 14% 182M 13s Step #1: 325100K .......... .......... .......... .......... .......... 14% 190M 13s Step #1: 325150K .......... .......... .......... .......... .......... 14% 166M 13s Step #1: 325200K .......... .......... .......... .......... .......... 14% 171M 13s Step #1: 325250K .......... .......... .......... .......... .......... 14% 179M 13s Step #1: 325300K .......... .......... .......... .......... .......... 14% 201M 13s Step #1: 325350K .......... .......... .......... .......... .......... 14% 174M 13s Step #1: 325400K .......... .......... .......... .......... .......... 14% 209M 13s Step #1: 325450K .......... .......... .......... .......... .......... 14% 189M 13s Step #1: 325500K .......... .......... .......... .......... .......... 14% 195M 13s Step #1: 325550K .......... .......... .......... .......... .......... 14% 152M 13s Step #1: 325600K .......... .......... .......... .......... .......... 14% 202M 13s Step #1: 325650K .......... .......... .......... .......... .......... 14% 206M 13s Step #1: 325700K .......... .......... .......... .......... .......... 14% 208M 13s Step #1: 325750K .......... .......... .......... .......... .......... 14% 176M 13s Step #1: 325800K .......... .......... .......... .......... .......... 14% 176M 13s Step #1: 325850K .......... .......... .......... .......... .......... 14% 191M 13s Step #1: 325900K .......... .......... .......... .......... .......... 14% 195M 13s Step #1: 325950K .......... .......... .......... .......... .......... 14% 169M 13s Step #1: 326000K .......... .......... .......... .......... .......... 14% 206M 13s Step #1: 326050K .......... .......... .......... .......... .......... 14% 185M 13s Step #1: 326100K .......... .......... .......... .......... .......... 14% 202M 13s Step #1: 326150K .......... .......... .......... .......... .......... 14% 180M 13s Step #1: 326200K .......... .......... .......... .......... .......... 14% 202M 13s Step #1: 326250K .......... .......... .......... .......... .......... 14% 194M 13s Step #1: 326300K .......... .......... .......... .......... .......... 14% 202M 13s Step #1: 326350K .......... .......... .......... .......... .......... 14% 172M 13s Step #1: 326400K .......... .......... .......... .......... .......... 14% 165M 13s Step #1: 326450K .......... .......... .......... .......... .......... 14% 180M 13s Step #1: 326500K .......... .......... .......... .......... .......... 14% 192M 13s Step #1: 326550K .......... .......... .......... .......... .......... 14% 191M 13s Step #1: 326600K .......... .......... .......... .......... .......... 14% 170M 13s Step #1: 326650K .......... .......... .......... .......... .......... 14% 157M 13s Step #1: 326700K .......... .......... .......... .......... .......... 14% 186M 13s Step #1: 326750K .......... .......... .......... .......... .......... 14% 186M 13s Step #1: 326800K .......... .......... .......... .......... .......... 14% 195M 13s Step #1: 326850K .......... .......... .......... .......... .......... 14% 208M 13s Step #1: 326900K .......... .......... .......... .......... .......... 14% 208M 13s Step #1: 326950K .......... .......... .......... .......... .......... 14% 186M 13s Step #1: 327000K .......... .......... .......... .......... .......... 14% 187M 13s Step #1: 327050K .......... .......... .......... .......... .......... 14% 203M 13s Step #1: 327100K .......... .......... .......... .......... .......... 14% 194M 13s Step #1: 327150K .......... .......... .......... .......... .......... 14% 169M 13s Step #1: 327200K .......... .......... .......... .......... .......... 14% 206M 13s Step #1: 327250K .......... .......... .......... .......... .......... 14% 207M 13s Step #1: 327300K .......... .......... .......... .......... .......... 14% 205M 13s Step #1: 327350K .......... .......... .......... .......... .......... 14% 173M 13s Step #1: 327400K .......... .......... .......... .......... .......... 14% 187M 13s Step #1: 327450K .......... .......... .......... .......... .......... 14% 190M 13s Step #1: 327500K .......... .......... .......... .......... .......... 14% 191M 13s Step #1: 327550K .......... .......... .......... .......... .......... 14% 169M 13s Step #1: 327600K .......... .......... .......... .......... .......... 14% 190M 13s Step #1: 327650K .......... .......... .......... .......... .......... 14% 207M 13s Step #1: 327700K .......... .......... .......... .......... .......... 14% 204M 13s Step #1: 327750K .......... .......... .......... .......... .......... 14% 158M 13s Step #1: 327800K .......... .......... .......... .......... .......... 14% 200M 13s Step #1: 327850K .......... .......... .......... .......... .......... 14% 186M 13s Step #1: 327900K .......... .......... .......... .......... .......... 14% 206M 13s Step #1: 327950K .......... .......... .......... .......... .......... 14% 169M 13s Step #1: 328000K .......... .......... .......... .......... .......... 14% 204M 13s Step #1: 328050K .......... .......... .......... .......... .......... 14% 201M 13s Step #1: 328100K .......... .......... .......... .......... .......... 14% 185M 13s Step #1: 328150K .......... .......... .......... .......... .......... 14% 169M 13s Step #1: 328200K .......... .......... .......... .......... .......... 14% 193M 13s Step #1: 328250K .......... .......... .......... .......... .......... 14% 205M 13s Step #1: 328300K .......... .......... .......... .......... .......... 14% 207M 13s Step #1: 328350K .......... .......... .......... .......... .......... 14% 164M 13s Step #1: 328400K .......... .......... .......... .......... .......... 14% 190M 13s Step #1: 328450K .......... .......... .......... .......... .......... 14% 195M 13s Step #1: 328500K .......... .......... .......... .......... .......... 14% 198M 13s Step #1: 328550K .......... .......... .......... .......... .......... 14% 172M 13s Step #1: 328600K .......... .......... .......... .......... .......... 14% 191M 13s Step #1: 328650K .......... .......... .......... .......... .......... 14% 195M 13s Step #1: 328700K .......... .......... .......... .......... .......... 14% 191M 13s Step #1: 328750K .......... .......... .......... .......... .......... 14% 169M 13s Step #1: 328800K .......... .......... .......... .......... .......... 14% 203M 13s Step #1: 328850K .......... .......... .......... .......... .......... 14% 188M 13s Step #1: 328900K .......... .......... .......... .......... .......... 14% 202M 13s Step #1: 328950K .......... .......... .......... .......... .......... 14% 179M 13s Step #1: 329000K .......... .......... .......... .......... .......... 14% 192M 13s Step #1: 329050K .......... .......... .......... .......... .......... 14% 209M 13s Step #1: 329100K .......... .......... .......... .......... .......... 14% 193M 13s Step #1: 329150K .......... .......... .......... .......... .......... 14% 152M 13s Step #1: 329200K .......... .......... .......... .......... .......... 14% 186M 13s Step #1: 329250K .......... .......... .......... .......... .......... 14% 201M 13s Step #1: 329300K .......... .......... .......... .......... .......... 14% 205M 13s Step #1: 329350K .......... .......... .......... .......... .......... 14% 181M 13s Step #1: 329400K .......... .......... .......... .......... .......... 14% 177M 13s Step #1: 329450K .......... .......... .......... .......... .......... 14% 203M 13s Step #1: 329500K .......... .......... .......... .......... .......... 14% 201M 13s Step #1: 329550K .......... .......... .......... .......... .......... 14% 174M 13s Step #1: 329600K .......... .......... .......... .......... .......... 14% 202M 13s Step #1: 329650K .......... .......... .......... .......... .......... 14% 182M 13s Step #1: 329700K .......... .......... .......... .......... .......... 14% 176M 13s Step #1: 329750K .......... .......... .......... .......... .......... 14% 164M 13s Step #1: 329800K .......... .......... .......... .......... .......... 14% 200M 13s Step #1: 329850K .......... .......... .......... .......... .......... 14% 203M 13s Step #1: 329900K .......... .......... .......... .......... .......... 14% 190M 13s Step #1: 329950K .......... .......... .......... .......... .......... 14% 168M 13s Step #1: 330000K .......... .......... .......... .......... .......... 14% 206M 13s Step #1: 330050K .......... .......... .......... .......... .......... 14% 207M 13s Step #1: 330100K .......... .......... .......... .......... .......... 14% 200M 13s Step #1: 330150K .......... .......... .......... .......... .......... 14% 168M 13s Step #1: 330200K .......... .......... .......... .......... .......... 14% 209M 13s Step #1: 330250K .......... .......... .......... .......... .......... 14% 190M 13s Step #1: 330300K .......... .......... .......... .......... .......... 14% 245M 13s Step #1: 330350K .......... .......... .......... .......... .......... 14% 187M 13s Step #1: 330400K .......... .......... .......... .......... .......... 14% 177M 13s Step #1: 330450K .......... .......... .......... .......... .......... 14% 185M 13s Step #1: 330500K .......... .......... .......... .......... .......... 14% 186M 13s Step #1: 330550K .......... .......... .......... .......... .......... 14% 176M 13s Step #1: 330600K .......... .......... .......... .......... .......... 14% 89.8M 13s Step #1: 330650K .......... .......... .......... .......... .......... 14% 196M 13s Step #1: 330700K .......... .......... .......... .......... .......... 14% 208M 13s Step #1: 330750K .......... .......... .......... .......... .......... 14% 170M 13s Step #1: 330800K .......... .......... .......... .......... .......... 14% 202M 13s Step #1: 330850K .......... .......... .......... .......... .......... 14% 205M 13s Step #1: 330900K .......... .......... .......... .......... .......... 14% 178M 13s Step #1: 330950K .......... .......... .......... .......... .......... 14% 167M 13s Step #1: 331000K .......... .......... .......... .......... .......... 14% 202M 13s Step #1: 331050K .......... .......... .......... .......... .......... 14% 204M 13s Step #1: 331100K .......... .......... .......... .......... .......... 14% 214M 13s Step #1: 331150K .......... .......... .......... .......... .......... 14% 177M 13s Step #1: 331200K .......... .......... .......... .......... .......... 14% 174M 13s Step #1: 331250K .......... .......... .......... .......... .......... 14% 200M 13s Step #1: 331300K .......... .......... .......... .......... .......... 14% 196M 13s Step #1: 331350K .......... .......... .......... .......... .......... 14% 163M 13s Step #1: 331400K .......... .......... .......... .......... .......... 14% 215M 13s Step #1: 331450K .......... .......... .......... .......... .......... 14% 201M 13s Step #1: 331500K .......... .......... .......... .......... .......... 14% 201M 13s Step #1: 331550K .......... .......... .......... .......... .......... 14% 164M 13s Step #1: 331600K .......... .......... .......... .......... .......... 14% 207M 13s Step #1: 331650K .......... .......... .......... .......... .......... 14% 204M 13s Step #1: 331700K .......... .......... .......... .......... .......... 14% 168M 13s Step #1: 331750K .......... .......... .......... .......... .......... 14% 168M 13s Step #1: 331800K .......... .......... .......... .......... .......... 14% 205M 13s Step #1: 331850K .......... .......... .......... .......... .......... 14% 205M 13s Step #1: 331900K .......... .......... .......... .......... .......... 14% 208M 13s Step #1: 331950K .......... .......... .......... .......... .......... 14% 171M 13s Step #1: 332000K .......... .......... .......... .......... .......... 14% 203M 13s Step #1: 332050K .......... .......... .......... .......... .......... 14% 226M 13s Step #1: 332100K .......... .......... .......... .......... .......... 14% 189M 13s Step #1: 332150K .......... .......... .......... .......... .......... 14% 174M 13s Step #1: 332200K .......... .......... .......... .......... .......... 14% 203M 13s Step #1: 332250K .......... .......... .......... .......... .......... 14% 199M 13s Step #1: 332300K .......... .......... .......... .......... .......... 14% 194M 13s Step #1: 332350K .......... .......... .......... .......... .......... 14% 153M 13s Step #1: 332400K .......... .......... .......... .......... .......... 14% 204M 13s Step #1: 332450K .......... .......... .......... .......... .......... 14% 193M 13s Step #1: 332500K .......... .......... .......... .......... .......... 14% 204M 13s Step #1: 332550K .......... .......... .......... .......... .......... 14% 164M 13s Step #1: 332600K .......... .......... .......... .......... .......... 14% 183M 13s Step #1: 332650K .......... .......... .......... .......... .......... 14% 201M 13s Step #1: 332700K .......... .......... .......... .......... .......... 14% 192M 13s Step #1: 332750K .......... .......... .......... .......... .......... 14% 159M 13s Step #1: 332800K .......... .......... .......... .......... .......... 14% 201M 13s Step #1: 332850K .......... .......... .......... .......... .......... 14% 195M 12s Step #1: 332900K .......... .......... .......... .......... .......... 14% 191M 12s Step #1: 332950K .......... .......... .......... .......... .......... 14% 170M 12s Step #1: 333000K .......... .......... .......... .......... .......... 14% 167M 12s Step #1: 333050K .......... .......... .......... .......... .......... 14% 156M 12s Step #1: 333100K .......... .......... .......... .......... .......... 14% 99.0M 12s Step #1: 333150K .......... .......... .......... .......... .......... 14% 166M 12s Step #1: 333200K .......... .......... .......... .......... .......... 14% 137M 12s Step #1: 333250K .......... .......... .......... .......... .......... 14% 175M 12s Step #1: 333300K .......... .......... .......... .......... .......... 14% 201M 12s Step #1: 333350K .......... .......... .......... .......... .......... 14% 180M 12s Step #1: 333400K .......... .......... .......... .......... .......... 14% 223M 12s Step #1: 333450K .......... .......... .......... .......... .......... 14% 179M 12s Step #1: 333500K .......... .......... .......... .......... .......... 14% 195M 12s Step #1: 333550K .......... .......... .......... .......... .......... 14% 167M 12s Step #1: 333600K .......... .......... .......... .......... .......... 14% 125M 12s Step #1: 333650K .......... .......... .......... .......... .......... 14% 215M 12s Step #1: 333700K .......... .......... .......... .......... .......... 14% 202M 12s Step #1: 333750K .......... .......... .......... .......... .......... 14% 171M 12s Step #1: 333800K .......... .......... .......... .......... .......... 14% 164M 12s Step #1: 333850K .......... .......... .......... .......... .......... 14% 219M 12s Step #1: 333900K .......... .......... .......... .......... .......... 14% 184M 12s Step #1: 333950K .......... .......... .......... .......... .......... 14% 103M 12s Step #1: 334000K .......... .......... .......... .......... .......... 14% 191M 12s Step #1: 334050K .......... .......... .......... .......... .......... 14% 193M 12s Step #1: 334100K .......... .......... .......... .......... .......... 14% 165M 12s Step #1: 334150K .......... .......... .......... .......... .......... 14% 146M 12s Step #1: 334200K .......... .......... .......... .......... .......... 14% 216M 12s Step #1: 334250K .......... .......... .......... .......... .......... 14% 199M 12s Step #1: 334300K .......... .......... .......... .......... .......... 14% 195M 12s Step #1: 334350K .......... .......... .......... .......... .......... 14% 155M 12s Step #1: 334400K .......... .......... .......... .......... .......... 14% 189M 12s Step #1: 334450K .......... .......... .......... .......... .......... 14% 204M 12s Step #1: 334500K .......... .......... .......... .......... .......... 14% 198M 12s Step #1: 334550K .......... .......... .......... .......... .......... 14% 175M 12s Step #1: 334600K .......... .......... .......... .......... .......... 14% 212M 12s Step #1: 334650K .......... .......... .......... .......... .......... 14% 202M 12s Step #1: 334700K .......... .......... .......... .......... .......... 14% 214M 12s Step #1: 334750K .......... .......... .......... .......... .......... 14% 157M 12s Step #1: 334800K .......... .......... .......... .......... .......... 14% 189M 12s Step #1: 334850K .......... .......... .......... .......... .......... 14% 198M 12s Step #1: 334900K .......... .......... .......... .......... .......... 14% 179M 12s Step #1: 334950K .......... .......... .......... .......... .......... 14% 180M 12s Step #1: 335000K .......... .......... .......... .......... .......... 14% 202M 12s Step #1: 335050K .......... .......... .......... .......... .......... 14% 206M 12s Step #1: 335100K .......... .......... .......... .......... .......... 14% 181M 12s Step #1: 335150K .......... .......... .......... .......... .......... 14% 156M 12s Step #1: 335200K .......... .......... .......... .......... .......... 14% 202M 12s Step #1: 335250K .......... .......... .......... .......... .......... 14% 193M 12s Step #1: 335300K .......... .......... .......... .......... .......... 14% 215M 12s Step #1: 335350K .......... .......... .......... .......... .......... 14% 170M 12s Step #1: 335400K .......... .......... .......... .......... .......... 14% 206M 12s Step #1: 335450K .......... .......... .......... .......... .......... 14% 211M 12s Step #1: 335500K .......... .......... .......... .......... .......... 14% 189M 12s Step #1: 335550K .......... .......... .......... .......... .......... 14% 127M 12s Step #1: 335600K .......... .......... .......... .......... .......... 14% 155M 12s Step #1: 335650K .......... .......... .......... .......... .......... 14% 146M 12s Step #1: 335700K .......... .......... .......... .......... .......... 14% 176M 12s Step #1: 335750K .......... .......... .......... .......... .......... 14% 171M 12s Step #1: 335800K .......... .......... .......... .......... .......... 14% 190M 12s Step #1: 335850K .......... .......... .......... .......... .......... 14% 183M 12s Step #1: 335900K .......... .......... .......... .......... .......... 14% 203M 12s Step #1: 335950K .......... .......... .......... .......... .......... 14% 173M 12s Step #1: 336000K .......... .......... .......... .......... .......... 14% 181M 12s Step #1: 336050K .......... .......... .......... .......... .......... 14% 181M 12s Step #1: 336100K .......... .......... .......... .......... .......... 14% 204M 12s Step #1: 336150K .......... .......... .......... .......... .......... 14% 179M 12s Step #1: 336200K .......... .......... .......... .......... .......... 14% 185M 12s Step #1: 336250K .......... .......... .......... .......... .......... 14% 191M 12s Step #1: 336300K .......... .......... .......... .......... .......... 14% 191M 12s Step #1: 336350K .......... .......... .......... .......... .......... 14% 175M 12s Step #1: 336400K .......... .......... .......... .......... .......... 14% 189M 12s Step #1: 336450K .......... .......... .......... .......... .......... 14% 194M 12s Step #1: 336500K .......... .......... .......... .......... .......... 14% 187M 12s Step #1: 336550K .......... .......... .......... .......... .......... 14% 65.0M 12s Step #1: 336600K .......... .......... .......... .......... .......... 14% 207M 12s Step #1: 336650K .......... .......... .......... .......... .......... 14% 226M 12s Step #1: 336700K .......... .......... .......... .......... .......... 14% 205M 12s Step #1: 336750K .......... .......... .......... .......... .......... 14% 167M 12s Step #1: 336800K .......... .......... .......... .......... .......... 14% 191M 12s Step #1: 336850K .......... .......... .......... .......... .......... 14% 205M 12s Step #1: 336900K .......... .......... .......... .......... .......... 14% 209M 12s Step #1: 336950K .......... .......... .......... .......... .......... 14% 193M 12s Step #1: 337000K .......... .......... .......... .......... .......... 14% 216M 12s Step #1: 337050K .......... .......... .......... .......... .......... 14% 199M 12s Step #1: 337100K .......... .......... .......... .......... .......... 14% 200M 12s Step #1: 337150K .......... .......... .......... .......... .......... 14% 203M 12s Step #1: 337200K .......... .......... .......... .......... .......... 14% 209M 12s Step #1: 337250K .......... .......... .......... .......... .......... 14% 228M 12s Step #1: 337300K .......... .......... .......... .......... .......... 14% 208M 12s Step #1: 337350K .......... .......... .......... .......... .......... 14% 177M 12s Step #1: 337400K .......... .......... .......... .......... .......... 14% 211M 12s Step #1: 337450K .......... .......... .......... .......... .......... 14% 211M 12s Step #1: 337500K .......... .......... .......... .......... .......... 14% 207M 12s Step #1: 337550K .......... .......... .......... .......... .......... 14% 182M 12s Step #1: 337600K .......... .......... .......... .......... .......... 14% 183M 12s Step #1: 337650K .......... .......... .......... .......... .......... 14% 187M 12s Step #1: 337700K .......... .......... .......... .......... .......... 14% 178M 12s Step #1: 337750K .......... .......... .......... .......... .......... 14% 170M 12s Step #1: 337800K .......... .......... .......... .......... .......... 14% 204M 12s Step #1: 337850K .......... .......... .......... .......... .......... 14% 192M 12s Step #1: 337900K .......... .......... .......... .......... .......... 15% 188M 12s Step #1: 337950K .......... .......... .......... .......... .......... 15% 163M 12s Step #1: 338000K .......... .......... .......... .......... .......... 15% 193M 12s Step #1: 338050K .......... .......... .......... .......... .......... 15% 216M 12s Step #1: 338100K .......... .......... .......... .......... .......... 15% 187M 12s Step #1: 338150K .......... .......... .......... .......... .......... 15% 166M 12s Step #1: 338200K .......... .......... .......... .......... .......... 15% 192M 12s Step #1: 338250K .......... .......... .......... .......... .......... 15% 201M 12s Step #1: 338300K .......... .......... .......... .......... .......... 15% 201M 12s Step #1: 338350K .......... .......... .......... .......... .......... 15% 63.1M 12s Step #1: 338400K .......... .......... .......... .......... .......... 15% 188M 12s Step #1: 338450K .......... .......... .......... .......... .......... 15% 207M 12s Step #1: 338500K .......... .......... .......... .......... .......... 15% 210M 12s Step #1: 338550K .......... .......... .......... .......... .......... 15% 190M 12s Step #1: 338600K .......... .......... .......... .......... .......... 15% 188M 12s Step #1: 338650K .......... .......... .......... .......... .......... 15% 192M 12s Step #1: 338700K .......... .......... .......... .......... .......... 15% 193M 12s Step #1: 338750K .......... .......... .......... .......... .......... 15% 168M 12s Step #1: 338800K .......... .......... .......... .......... .......... 15% 210M 12s Step #1: 338850K .......... .......... .......... .......... .......... 15% 196M 12s Step #1: 338900K .......... .......... .......... .......... .......... 15% 188M 12s Step #1: 338950K .......... .......... .......... .......... .......... 15% 184M 12s Step #1: 339000K .......... .......... .......... .......... .......... 15% 207M 12s Step #1: 339050K .......... .......... .......... .......... .......... 15% 194M 12s Step #1: 339100K .......... .......... .......... .......... .......... 15% 182M 12s Step #1: 339150K .......... .......... .......... .......... .......... 15% 146M 12s Step #1: 339200K .......... .......... .......... .......... .......... 15% 211M 12s Step #1: 339250K .......... .......... .......... .......... .......... 15% 198M 12s Step #1: 339300K .......... .......... .......... .......... .......... 15% 213M 12s Step #1: 339350K .......... .......... .......... .......... .......... 15% 184M 12s Step #1: 339400K .......... .......... .......... .......... .......... 15% 188M 12s Step #1: 339450K .......... .......... .......... .......... .......... 15% 202M 12s Step #1: 339500K .......... .......... .......... .......... .......... 15% 207M 12s Step #1: 339550K .......... .......... .......... .......... .......... 15% 166M 12s Step #1: 339600K .......... .......... .......... .......... .......... 15% 181M 12s Step #1: 339650K .......... .......... .......... .......... .......... 15% 200M 12s Step #1: 339700K .......... .......... .......... .......... .......... 15% 208M 12s Step #1: 339750K .......... .......... .......... .......... .......... 15% 180M 12s Step #1: 339800K .......... .......... .......... .......... .......... 15% 193M 12s Step #1: 339850K .......... .......... .......... .......... .......... 15% 189M 12s Step #1: 339900K .......... .......... .......... .......... .......... 15% 192M 12s Step #1: 339950K .......... .......... .......... .......... .......... 15% 166M 12s Step #1: 340000K .......... .......... .......... .......... .......... 15% 202M 12s Step #1: 340050K .......... .......... .......... .......... .......... 15% 190M 12s Step #1: 340100K .......... .......... .......... .......... .......... 15% 192M 12s Step #1: 340150K .......... .......... .......... .......... .......... 15% 164M 12s Step #1: 340200K .......... .......... .......... .......... .......... 15% 209M 12s Step #1: 340250K .......... .......... .......... .......... .......... 15% 205M 12s Step #1: 340300K .......... .......... .......... .......... .......... 15% 206M 12s Step #1: 340350K .......... .......... .......... .......... .......... 15% 64.9M 12s Step #1: 340400K .......... .......... .......... .......... .......... 15% 199M 12s Step #1: 340450K .......... .......... .......... .......... .......... 15% 222M 12s Step #1: 340500K .......... .......... .......... .......... .......... 15% 213M 12s Step #1: 340550K .......... .......... .......... .......... .......... 15% 166M 12s Step #1: 340600K .......... .......... .......... .......... .......... 15% 201M 12s Step #1: 340650K .......... .......... .......... .......... .......... 15% 200M 12s Step #1: 340700K .......... .......... .......... .......... .......... 15% 212M 12s Step #1: 340750K .......... .......... .......... .......... .......... 15% 184M 12s Step #1: 340800K .......... .......... .......... .......... .......... 15% 180M 12s Step #1: 340850K .......... .......... .......... .......... .......... 15% 186M 12s Step #1: 340900K .......... .......... .......... .......... .......... 15% 194M 12s Step #1: 340950K .......... .......... .......... .......... .......... 15% 176M 12s Step #1: 341000K .......... .......... .......... .......... .......... 15% 193M 12s Step #1: 341050K .......... .......... .......... .......... .......... 15% 194M 12s Step #1: 341100K .......... .......... .......... .......... .......... 15% 207M 12s Step #1: 341150K .......... .......... .......... .......... .......... 15% 159M 12s Step #1: 341200K .......... .......... .......... .......... .......... 15% 201M 12s Step #1: 341250K .......... .......... .......... .......... .......... 15% 204M 12s Step #1: 341300K .......... .......... .......... .......... .......... 15% 208M 12s Step #1: 341350K .......... .......... .......... .......... .......... 15% 165M 12s Step #1: 341400K .......... .......... .......... .......... .......... 15% 179M 12s Step #1: 341450K .......... .......... .......... .......... .......... 15% 215M 12s Step #1: 341500K .......... .......... .......... .......... .......... 15% 207M 12s Step #1: 341550K .......... .......... .......... .......... .......... 15% 170M 12s Step #1: 341600K .......... .......... .......... .......... .......... 15% 201M 12s Step #1: 341650K .......... .......... .......... .......... .......... 15% 189M 12s Step #1: 341700K .......... .......... .......... .......... .......... 15% 204M 12s Step #1: 341750K .......... .......... .......... .......... .......... 15% 163M 12s Step #1: 341800K .......... .......... .......... .......... .......... 15% 203M 12s Step #1: 341850K .......... .......... .......... .......... .......... 15% 207M 12s Step #1: 341900K .......... .......... .......... .......... .......... 15% 211M 12s Step #1: 341950K .......... .......... .......... .......... .......... 15% 162M 12s Step #1: 342000K .......... .......... .......... .......... .......... 15% 183M 12s Step #1: 342050K .......... .......... .......... .......... .......... 15% 210M 12s Step #1: 342100K .......... .......... .......... .......... .......... 15% 207M 12s Step #1: 342150K .......... .......... .......... .......... .......... 15% 189M 12s Step #1: 342200K .......... .......... .......... .......... .......... 15% 191M 12s Step #1: 342250K .......... .......... .......... .......... .......... 15% 205M 12s Step #1: 342300K .......... .......... .......... .......... .......... 15% 194M 12s Step #1: 342350K .......... .......... .......... .......... .......... 15% 171M 12s Step #1: 342400K .......... .......... .......... .......... .......... 15% 185M 12s Step #1: 342450K .......... .......... .......... .......... .......... 15% 152M 12s Step #1: 342500K .......... .......... .......... .......... .......... 15% 147M 12s Step #1: 342550K .......... .......... .......... .......... .......... 15% 113M 12s Step #1: 342600K .......... .......... .......... .......... .......... 15% 145M 12s Step #1: 342650K .......... .......... .......... .......... .......... 15% 150M 12s Step #1: 342700K .......... .......... .......... .......... .......... 15% 119M 12s Step #1: 342750K .......... .......... .......... .......... .......... 15% 127M 12s Step #1: 342800K .......... .......... .......... .......... .......... 15% 158M 12s Step #1: 342850K .......... .......... .......... .......... .......... 15% 134M 12s Step #1: 342900K .......... .......... .......... .......... .......... 15% 160M 12s Step #1: 342950K .......... .......... .......... .......... .......... 15% 174M 12s Step #1: 343000K .......... .......... .......... .......... .......... 15% 182M 12s Step #1: 343050K .......... .......... .......... .......... .......... 15% 182M 12s Step #1: 343100K .......... .......... .......... .......... .......... 15% 163M 12s Step #1: 343150K .......... .......... .......... .......... .......... 15% 141M 12s Step #1: 343200K .......... .......... .......... .......... .......... 15% 60.9M 12s Step #1: 343250K .......... .......... .......... .......... .......... 15% 195M 12s Step #1: 343300K .......... .......... .......... .......... .......... 15% 206M 12s Step #1: 343350K .......... .......... .......... .......... .......... 15% 183M 12s Step #1: 343400K .......... .......... .......... .......... .......... 15% 210M 12s Step #1: 343450K .......... .......... .......... .......... .......... 15% 172M 12s Step #1: 343500K .......... .......... .......... .......... .......... 15% 200M 12s Step #1: 343550K .......... .......... .......... .......... .......... 15% 173M 12s Step #1: 343600K .......... .......... .......... .......... .......... 15% 208M 12s Step #1: 343650K .......... .......... .......... .......... .......... 15% 188M 12s Step #1: 343700K .......... .......... .......... .......... .......... 15% 173M 12s Step #1: 343750K .......... .......... .......... .......... .......... 15% 190M 12s Step #1: 343800K .......... .......... .......... .......... .......... 15% 223M 12s Step #1: 343850K .......... .......... .......... .......... .......... 15% 196M 12s Step #1: 343900K .......... .......... .......... .......... .......... 15% 203M 12s Step #1: 343950K .......... .......... .......... .......... .......... 15% 164M 12s Step #1: 344000K .......... .......... .......... .......... .......... 15% 189M 12s Step #1: 344050K .......... .......... .......... .......... .......... 15% 189M 12s Step #1: 344100K .......... .......... .......... .......... .......... 15% 206M 12s Step #1: 344150K .......... .......... .......... .......... .......... 15% 186M 12s Step #1: 344200K .......... .......... .......... .......... .......... 15% 189M 12s Step #1: 344250K .......... .......... .......... .......... .......... 15% 181M 12s Step #1: 344300K .......... .......... .......... .......... .......... 15% 195M 12s Step #1: 344350K .......... .......... .......... .......... .......... 15% 170M 12s Step #1: 344400K .......... .......... .......... .......... .......... 15% 190M 12s Step #1: 344450K .......... .......... .......... .......... .......... 15% 211M 12s Step #1: 344500K .......... .......... .......... .......... .......... 15% 181M 12s Step #1: 344550K .......... .......... .......... .......... .......... 15% 189M 12s Step #1: 344600K .......... .......... .......... .......... .......... 15% 191M 12s Step #1: 344650K .......... .......... .......... .......... .......... 15% 196M 12s Step #1: 344700K .......... .......... .......... .......... .......... 15% 187M 12s Step #1: 344750K .......... .......... .......... .......... .......... 15% 156M 12s Step #1: 344800K .......... .......... .......... .......... .......... 15% 202M 12s Step #1: 344850K .......... .......... .......... .......... .......... 15% 206M 12s Step #1: 344900K .......... .......... .......... .......... .......... 15% 210M 12s Step #1: 344950K .......... .......... .......... .......... .......... 15% 184M 12s Step #1: 345000K .......... .......... .......... .......... .......... 15% 176M 12s Step #1: 345050K .......... .......... .......... .......... .......... 15% 203M 12s Step #1: 345100K .......... .......... .......... .......... .......... 15% 66.1M 12s Step #1: 345150K .......... .......... .......... .......... .......... 15% 161M 12s Step #1: 345200K .......... .......... .......... .......... .......... 15% 203M 12s Step #1: 345250K .......... .......... .......... .......... .......... 15% 203M 12s Step #1: 345300K .......... .......... .......... .......... .......... 15% 207M 12s Step #1: 345350K .......... .......... .......... .......... .......... 15% 171M 12s Step #1: 345400K .......... .......... .......... .......... .......... 15% 206M 12s Step #1: 345450K .......... .......... .......... .......... .......... 15% 210M 12s Step #1: 345500K .......... .......... .......... .......... .......... 15% 169M 12s Step #1: 345550K .......... .......... .......... .......... .......... 15% 174M 12s Step #1: 345600K .......... .......... .......... .......... .......... 15% 199M 12s Step #1: 345650K .......... .......... .......... .......... .......... 15% 205M 12s Step #1: 345700K .......... .......... .......... .......... .......... 15% 202M 12s Step #1: 345750K .......... .......... .......... .......... .......... 15% 181M 12s Step #1: 345800K .......... .......... .......... .......... .......... 15% 174M 12s Step #1: 345850K .......... .......... .......... .......... .......... 15% 180M 12s Step #1: 345900K .......... .......... .......... .......... .......... 15% 211M 12s Step #1: 345950K .......... .......... .......... .......... .......... 15% 174M 12s Step #1: 346000K .......... .......... .......... .......... .......... 15% 188M 12s Step #1: 346050K .......... .......... .......... .......... .......... 15% 208M 12s Step #1: 346100K .......... .......... .......... .......... .......... 15% 191M 12s Step #1: 346150K .......... .......... .......... .......... .......... 15% 182M 12s Step #1: 346200K .......... .......... .......... .......... .......... 15% 210M 12s Step #1: 346250K .......... .......... .......... .......... .......... 15% 209M 12s Step #1: 346300K .......... .......... .......... .......... .......... 15% 201M 12s Step #1: 346350K .......... .......... .......... .......... .......... 15% 172M 12s Step #1: 346400K .......... .......... .......... .......... .......... 15% 188M 12s Step #1: 346450K .......... .......... .......... .......... .......... 15% 186M 12s Step #1: 346500K .......... .......... .......... .......... .......... 15% 210M 12s Step #1: 346550K .......... .......... .......... .......... .......... 15% 168M 12s Step #1: 346600K .......... .......... .......... .......... .......... 15% 189M 12s Step #1: 346650K .......... .......... .......... .......... .......... 15% 189M 12s Step #1: 346700K .......... .......... .......... .......... .......... 15% 208M 12s Step #1: 346750K .......... .......... .......... .......... .......... 15% 181M 12s Step #1: 346800K .......... .......... .......... .......... .......... 15% 199M 12s Step #1: 346850K .......... .......... .......... .......... .......... 15% 186M 12s Step #1: 346900K .......... .......... .......... .......... .......... 15% 191M 12s Step #1: 346950K .......... .......... .......... .......... .......... 15% 182M 12s Step #1: 347000K .......... .......... .......... .......... .......... 15% 204M 12s Step #1: 347050K .......... .......... .......... .......... .......... 15% 191M 12s Step #1: 347100K .......... .......... .......... .......... .......... 15% 194M 12s Step #1: 347150K .......... .......... .......... .......... .......... 15% 62.7M 12s Step #1: 347200K .......... .......... .......... .......... .......... 15% 218M 12s Step #1: 347250K .......... .......... .......... .......... .......... 15% 187M 12s Step #1: 347300K .......... .......... .......... .......... .......... 15% 198M 12s Step #1: 347350K .......... .......... .......... .......... .......... 15% 176M 12s Step #1: 347400K .......... .......... .......... .......... .......... 15% 201M 12s Step #1: 347450K .......... .......... .......... .......... .......... 15% 207M 12s Step #1: 347500K .......... .......... .......... .......... .......... 15% 188M 12s Step #1: 347550K .......... .......... .......... .......... .......... 15% 157M 12s Step #1: 347600K .......... .......... .......... .......... .......... 15% 214M 12s Step #1: 347650K .......... .......... .......... .......... .......... 15% 206M 12s Step #1: 347700K .......... .......... .......... .......... .......... 15% 203M 12s Step #1: 347750K .......... .......... .......... .......... .......... 15% 180M 12s Step #1: 347800K .......... .......... .......... .......... .......... 15% 195M 12s Step #1: 347850K .......... .......... .......... .......... .......... 15% 218M 12s Step #1: 347900K .......... .......... .......... .......... .......... 15% 208M 12s Step #1: 347950K .......... .......... .......... .......... .......... 15% 173M 12s Step #1: 348000K .......... .......... .......... .......... .......... 15% 195M 12s Step #1: 348050K .......... .......... .......... .......... .......... 15% 178M 12s Step #1: 348100K .......... .......... .......... .......... .......... 15% 211M 12s Step #1: 348150K .......... .......... .......... .......... .......... 15% 168M 12s Step #1: 348200K .......... .......... .......... .......... .......... 15% 215M 12s Step #1: 348250K .......... .......... .......... .......... .......... 15% 210M 12s Step #1: 348300K .......... .......... .......... .......... .......... 15% 188M 12s Step #1: 348350K .......... .......... .......... .......... .......... 15% 162M 12s Step #1: 348400K .......... .......... .......... .......... .......... 15% 207M 12s Step #1: 348450K .......... .......... .......... .......... .......... 15% 207M 12s Step #1: 348500K .......... .......... .......... .......... .......... 15% 194M 12s Step #1: 348550K .......... .......... .......... .......... .......... 15% 175M 12s Step #1: 348600K .......... .......... .......... .......... .......... 15% 202M 12s Step #1: 348650K .......... .......... .......... .......... .......... 15% 201M 12s Step #1: 348700K .......... .......... .......... .......... .......... 15% 186M 12s Step #1: 348750K .......... .......... .......... .......... .......... 15% 157M 12s Step #1: 348800K .......... .......... .......... .......... .......... 15% 193M 12s Step #1: 348850K .......... .......... .......... .......... .......... 15% 192M 12s Step #1: 348900K .......... .......... .......... .......... .......... 15% 192M 12s Step #1: 348950K .......... .......... .......... .......... .......... 15% 140M 12s Step #1: 349000K .......... .......... .......... .......... .......... 15% 169M 12s Step #1: 349050K .......... .......... .......... .......... .......... 15% 179M 12s Step #1: 349100K .......... .......... .......... .......... .......... 15% 161M 12s Step #1: 349150K .......... .......... .......... .......... .......... 15% 167M 12s Step #1: 349200K .......... .......... .......... .......... .......... 15% 65.8M 12s Step #1: 349250K .......... .......... .......... .......... .......... 15% 205M 12s Step #1: 349300K .......... .......... .......... .......... .......... 15% 193M 12s Step #1: 349350K .......... .......... .......... .......... .......... 15% 175M 12s Step #1: 349400K .......... .......... .......... .......... .......... 15% 197M 12s Step #1: 349450K .......... .......... .......... .......... .......... 15% 208M 12s Step #1: 349500K .......... .......... .......... .......... .......... 15% 200M 12s Step #1: 349550K .......... .......... .......... .......... .......... 15% 174M 12s Step #1: 349600K .......... .......... .......... .......... .......... 15% 183M 12s Step #1: 349650K .......... .......... .......... .......... .......... 15% 201M 12s Step #1: 349700K .......... .......... .......... .......... .......... 15% 206M 12s Step #1: 349750K .......... .......... .......... .......... .......... 15% 181M 12s Step #1: 349800K .......... .......... .......... .......... .......... 15% 204M 12s Step #1: 349850K .......... .......... .......... .......... .......... 15% 173M 12s Step #1: 349900K .......... .......... .......... .......... .......... 15% 206M 12s Step #1: 349950K .......... .......... .......... .......... .......... 15% 174M 12s Step #1: 350000K .......... .......... .......... .......... .......... 15% 199M 12s Step #1: 350050K .......... .......... .......... .......... .......... 15% 208M 12s Step #1: 350100K .......... .......... .......... .......... .......... 15% 183M 12s Step #1: 350150K .......... .......... .......... .......... .......... 15% 170M 12s Step #1: 350200K .......... .......... .......... .......... .......... 15% 197M 12s Step #1: 350250K .......... .......... .......... .......... .......... 15% 202M 12s Step #1: 350300K .......... .......... .......... .......... .......... 15% 204M 12s Step #1: 350350K .......... .......... .......... .......... .......... 15% 158M 12s Step #1: 350400K .......... .......... .......... .......... .......... 15% 197M 12s Step #1: 350450K .......... .......... .......... .......... .......... 15% 224M 12s Step #1: 350500K .......... .......... .......... .......... .......... 15% 206M 12s Step #1: 350550K .......... .......... .......... .......... .......... 15% 178M 12s Step #1: 350600K .......... .......... .......... .......... .......... 15% 216M 12s Step #1: 350650K .......... .......... .......... .......... .......... 15% 181M 12s Step #1: 350700K .......... .......... .......... .......... .......... 15% 199M 12s Step #1: 350750K .......... .......... .......... .......... .......... 15% 107M 12s Step #1: 350800K .......... .......... .......... .......... .......... 15% 201M 12s Step #1: 350850K .......... .......... .......... .......... .......... 15% 205M 12s Step #1: 350900K .......... .......... .......... .......... .......... 15% 177M 12s Step #1: 350950K .......... .......... .......... .......... .......... 15% 176M 12s Step #1: 351000K .......... .......... .......... .......... .......... 15% 207M 12s Step #1: 351050K .......... .......... .......... .......... .......... 15% 203M 12s Step #1: 351100K .......... .......... .......... .......... .......... 15% 195M 12s Step #1: 351150K .......... .......... .......... .......... .......... 15% 158M 12s Step #1: 351200K .......... .......... .......... .......... .......... 15% 213M 12s Step #1: 351250K .......... .......... .......... .......... .......... 15% 188M 12s Step #1: 351300K .......... .......... .......... .......... .......... 15% 192M 12s Step #1: 351350K .......... .......... .......... .......... .......... 15% 173M 12s Step #1: 351400K .......... .......... .......... .......... .......... 15% 190M 12s Step #1: 351450K .......... .......... .......... .......... .......... 15% 202M 12s Step #1: 351500K .......... .......... .......... .......... .......... 15% 206M 12s Step #1: 351550K .......... .......... .......... .......... .......... 15% 156M 12s Step #1: 351600K .......... .......... .......... .......... .......... 15% 201M 12s Step #1: 351650K .......... .......... .......... .......... .......... 15% 189M 12s Step #1: 351700K .......... .......... .......... .......... .......... 15% 212M 12s Step #1: 351750K .......... .......... .......... .......... .......... 15% 162M 12s Step #1: 351800K .......... .......... .......... .......... .......... 15% 179M 12s Step #1: 351850K .......... .......... .......... .......... .......... 15% 192M 12s Step #1: 351900K .......... .......... .......... .......... .......... 15% 112M 12s Step #1: 351950K .......... .......... .......... .......... .......... 15% 165M 12s Step #1: 352000K .......... .......... .......... .......... .......... 15% 141M 12s Step #1: 352050K .......... .......... .......... .......... .......... 15% 169M 12s Step #1: 352100K .......... .......... .......... .......... .......... 15% 119M 12s Step #1: 352150K .......... .......... .......... .......... .......... 15% 179M 12s Step #1: 352200K .......... .......... .......... .......... .......... 15% 163M 12s Step #1: 352250K .......... .......... .......... .......... .......... 15% 199M 12s Step #1: 352300K .......... .......... .......... .......... .......... 15% 65.4M 12s Step #1: 352350K .......... .......... .......... .......... .......... 15% 184M 12s Step #1: 352400K .......... .......... .......... .......... .......... 15% 167M 12s Step #1: 352450K .......... .......... .......... .......... .......... 15% 197M 12s Step #1: 352500K .......... .......... .......... .......... .......... 15% 195M 12s Step #1: 352550K .......... .......... .......... .......... .......... 15% 170M 12s Step #1: 352600K .......... .......... .......... .......... .......... 15% 185M 12s Step #1: 352650K .......... .......... .......... .......... .......... 15% 206M 12s Step #1: 352700K .......... .......... .......... .......... .......... 15% 172M 12s Step #1: 352750K .......... .......... .......... .......... .......... 15% 170M 12s Step #1: 352800K .......... .......... .......... .......... .......... 15% 202M 12s Step #1: 352850K .......... .......... .......... .......... .......... 15% 200M 12s Step #1: 352900K .......... .......... .......... .......... .......... 15% 210M 12s Step #1: 352950K .......... .......... .......... .......... .......... 15% 171M 12s Step #1: 353000K .......... .......... .......... .......... .......... 15% 244M 12s Step #1: 353050K .......... .......... .......... .......... .......... 15% 186M 12s Step #1: 353100K .......... .......... .......... .......... .......... 15% 192M 12s Step #1: 353150K .......... .......... .......... .......... .......... 15% 169M 12s Step #1: 353200K .......... .......... .......... .......... .......... 15% 170M 12s Step #1: 353250K .......... .......... .......... .......... .......... 15% 202M 12s Step #1: 353300K .......... .......... .......... .......... .......... 15% 182M 12s Step #1: 353350K .......... .......... .......... .......... .......... 15% 62.6M 12s Step #1: 353400K .......... .......... .......... .......... .......... 15% 223M 12s Step #1: 353450K .......... .......... .......... .......... .......... 15% 191M 12s Step #1: 353500K .......... .......... .......... .......... .......... 15% 195M 12s Step #1: 353550K .......... .......... .......... .......... .......... 15% 160M 12s Step #1: 353600K .......... .......... .......... .......... .......... 15% 192M 12s Step #1: 353650K .......... .......... .......... .......... .......... 15% 115M 12s Step #1: 353700K .......... .......... .......... .......... .......... 15% 187M 12s Step #1: 353750K .......... .......... .......... .......... .......... 15% 164M 12s Step #1: 353800K .......... .......... .......... .......... .......... 15% 184M 12s Step #1: 353850K .......... .......... .......... .......... .......... 15% 177M 12s Step #1: 353900K .......... .......... .......... .......... .......... 15% 180M 12s Step #1: 353950K .......... .......... .......... .......... .......... 15% 152M 12s Step #1: 354000K .......... .......... .......... .......... .......... 15% 203M 12s Step #1: 354050K .......... .......... .......... .......... .......... 15% 205M 12s Step #1: 354100K .......... .......... .......... .......... .......... 15% 214M 12s Step #1: 354150K .......... .......... .......... .......... .......... 15% 208M 12s Step #1: 354200K .......... .......... .......... .......... .......... 15% 224M 12s Step #1: 354250K .......... .......... .......... .......... .......... 15% 221M 12s Step #1: 354300K .......... .......... .......... .......... .......... 15% 223M 12s Step #1: 354350K .......... .......... .......... .......... .......... 15% 63.0M 12s Step #1: 354400K .......... .......... .......... .......... .......... 15% 204M 12s Step #1: 354450K .......... .......... .......... .......... .......... 15% 173M 12s Step #1: 354500K .......... .......... .......... .......... .......... 15% 207M 12s Step #1: 354550K .......... .......... .......... .......... .......... 15% 175M 12s Step #1: 354600K .......... .......... .......... .......... .......... 15% 213M 12s Step #1: 354650K .......... .......... .......... .......... .......... 15% 219M 12s Step #1: 354700K .......... .......... .......... .......... .......... 15% 205M 12s Step #1: 354750K .......... .......... .......... .......... .......... 15% 175M 12s Step #1: 354800K .......... .......... .......... .......... .......... 15% 188M 12s Step #1: 354850K .......... .......... .......... .......... .......... 15% 219M 12s Step #1: 354900K .......... .......... .......... .......... .......... 15% 198M 12s Step #1: 354950K .......... .......... .......... .......... .......... 15% 158M 12s Step #1: 355000K .......... .......... .......... .......... .......... 15% 184M 12s Step #1: 355050K .......... .......... .......... .......... .......... 15% 195M 12s Step #1: 355100K .......... .......... .......... .......... .......... 15% 204M 12s Step #1: 355150K .......... .......... .......... .......... .......... 15% 169M 12s Step #1: 355200K .......... .......... .......... .......... .......... 15% 208M 12s Step #1: 355250K .......... .......... .......... .......... .......... 15% 202M 12s Step #1: 355300K .......... .......... .......... .......... .......... 15% 201M 12s Step #1: 355350K .......... .......... .......... .......... .......... 15% 183M 12s Step #1: 355400K .......... .......... .......... .......... .......... 15% 210M 12s Step #1: 355450K .......... .......... .......... .......... .......... 15% 206M 12s Step #1: 355500K .......... .......... .......... .......... .......... 15% 184M 12s Step #1: 355550K .......... .......... .......... .......... .......... 15% 167M 12s Step #1: 355600K .......... .......... .......... .......... .......... 15% 206M 12s Step #1: 355650K .......... .......... .......... .......... .......... 15% 207M 12s Step #1: 355700K .......... .......... .......... .......... .......... 15% 189M 12s Step #1: 355750K .......... .......... .......... .......... .......... 15% 173M 12s Step #1: 355800K .......... .......... .......... .......... .......... 15% 196M 12s Step #1: 355850K .......... .......... .......... .......... .......... 15% 185M 12s Step #1: 355900K .......... .......... .......... .......... .......... 15% 187M 12s Step #1: 355950K .......... .......... .......... .......... .......... 15% 64.2M 12s Step #1: 356000K .......... .......... .......... .......... .......... 15% 183M 12s Step #1: 356050K .......... .......... .......... .......... .......... 15% 210M 12s Step #1: 356100K .......... .......... .......... .......... .......... 15% 197M 12s Step #1: 356150K .......... .......... .......... .......... .......... 15% 184M 12s Step #1: 356200K .......... .......... .......... .......... .......... 15% 199M 12s Step #1: 356250K .......... .......... .......... .......... .......... 15% 193M 12s Step #1: 356300K .......... .......... .......... .......... .......... 15% 199M 12s Step #1: 356350K .......... .......... .......... .......... .......... 15% 160M 12s Step #1: 356400K .......... .......... .......... .......... .......... 15% 214M 12s Step #1: 356450K .......... .......... .......... .......... .......... 15% 206M 12s Step #1: 356500K .......... .......... .......... .......... .......... 15% 195M 12s Step #1: 356550K .......... .......... .......... .......... .......... 15% 186M 12s Step #1: 356600K .......... .......... .......... .......... .......... 15% 191M 12s Step #1: 356650K .......... .......... .......... .......... .......... 15% 199M 12s Step #1: 356700K .......... .......... .......... .......... .......... 15% 205M 12s Step #1: 356750K .......... .......... .......... .......... .......... 15% 174M 12s Step #1: 356800K .......... .......... .......... .......... .......... 15% 163M 12s Step #1: 356850K .......... .......... .......... .......... .......... 15% 206M 12s Step #1: 356900K .......... .......... .......... .......... .......... 15% 208M 12s Step #1: 356950K .......... .......... .......... .......... .......... 15% 194M 12s Step #1: 357000K .......... .......... .......... .......... .......... 15% 206M 12s Step #1: 357050K .......... .......... .......... .......... .......... 15% 198M 12s Step #1: 357100K .......... .......... .......... .......... .......... 15% 184M 12s Step #1: 357150K .......... .......... .......... .......... .......... 15% 168M 12s Step #1: 357200K .......... .......... .......... .......... .......... 15% 208M 12s Step #1: 357250K .......... .......... .......... .......... .......... 15% 208M 12s Step #1: 357300K .......... .......... .......... .......... .......... 15% 196M 12s Step #1: 357350K .......... .......... .......... .......... .......... 15% 167M 12s Step #1: 357400K .......... .......... .......... .......... .......... 15% 211M 12s Step #1: 357450K .......... .......... .......... .......... .......... 15% 195M 12s Step #1: 357500K .......... .......... .......... .......... .......... 15% 215M 12s Step #1: 357550K .......... .......... .......... .......... .......... 15% 146M 12s Step #1: 357600K .......... .......... .......... .......... .......... 15% 196M 12s Step #1: 357650K .......... .......... .......... .......... .......... 15% 195M 12s Step #1: 357700K .......... .......... .......... .......... .......... 15% 218M 12s Step #1: 357750K .......... .......... .......... .......... .......... 15% 192M 12s Step #1: 357800K .......... .......... .......... .......... .......... 15% 207M 12s Step #1: 357850K .......... .......... .......... .......... .......... 15% 206M 12s Step #1: 357900K .......... .......... .......... .......... .......... 15% 192M 12s Step #1: 357950K .......... .......... .......... .......... .......... 15% 65.5M 12s Step #1: 358000K .......... .......... .......... .......... .......... 15% 217M 12s Step #1: 358050K .......... .......... .......... .......... .......... 15% 196M 12s Step #1: 358100K .......... .......... .......... .......... .......... 15% 215M 12s Step #1: 358150K .......... .......... .......... .......... .......... 15% 176M 12s Step #1: 358200K .......... .......... .......... .......... .......... 15% 213M 12s Step #1: 358250K .......... .......... .......... .......... .......... 15% 216M 12s Step #1: 358300K .......... .......... .......... .......... .......... 15% 167M 12s Step #1: 358350K .......... .......... .......... .......... .......... 15% 172M 12s Step #1: 358400K .......... .......... .......... .......... .......... 15% 208M 12s Step #1: 358450K .......... .......... .......... .......... .......... 15% 128M 12s Step #1: 358500K .......... .......... .......... .......... .......... 15% 178M 12s Step #1: 358550K .......... .......... .......... .......... .......... 15% 192M 12s Step #1: 358600K .......... .......... .......... .......... .......... 15% 181M 12s Step #1: 358650K .......... .......... .......... .......... .......... 15% 198M 12s Step #1: 358700K .......... .......... .......... .......... .......... 15% 190M 12s Step #1: 358750K .......... .......... .......... .......... .......... 15% 164M 12s Step #1: 358800K .......... .......... .......... .......... .......... 15% 184M 12s Step #1: 358850K .......... .......... .......... .......... .......... 15% 200M 12s Step #1: 358900K .......... .......... .......... .......... .......... 15% 202M 12s Step #1: 358950K .......... .......... .......... .......... .......... 15% 167M 12s Step #1: 359000K .......... .......... .......... .......... .......... 15% 172M 12s Step #1: 359050K .......... .......... .......... .......... .......... 15% 182M 12s Step #1: 359100K .......... .......... .......... .......... .......... 15% 187M 12s Step #1: 359150K .......... .......... .......... .......... .......... 15% 172M 12s Step #1: 359200K .......... .......... .......... .......... .......... 15% 197M 12s Step #1: 359250K .......... .......... .......... .......... .......... 15% 192M 12s Step #1: 359300K .......... .......... .......... .......... .......... 15% 183M 12s Step #1: 359350K .......... .......... .......... .......... .......... 15% 162M 12s Step #1: 359400K .......... .......... .......... .......... .......... 15% 195M 12s Step #1: 359450K .......... .......... .......... .......... .......... 15% 204M 12s Step #1: 359500K .......... .......... .......... .......... .......... 15% 194M 12s Step #1: 359550K .......... .......... .......... .......... .......... 15% 157M 12s Step #1: 359600K .......... .......... .......... .......... .......... 15% 185M 12s Step #1: 359650K .......... .......... .......... .......... .......... 15% 208M 12s Step #1: 359700K .......... .......... .......... .......... .......... 15% 201M 12s Step #1: 359750K .......... .......... .......... .......... .......... 15% 149M 12s Step #1: 359800K .......... .......... .......... .......... .......... 15% 189M 12s Step #1: 359850K .......... .......... .......... .......... .......... 15% 181M 12s Step #1: 359900K .......... .......... .......... .......... .......... 15% 195M 12s Step #1: 359950K .......... .......... .......... .......... .......... 15% 171M 12s Step #1: 360000K .......... .......... .......... .......... .......... 15% 66.1M 12s Step #1: 360050K .......... .......... .......... .......... .......... 15% 212M 12s Step #1: 360100K .......... .......... .......... .......... .......... 15% 188M 12s Step #1: 360150K .......... .......... .......... .......... .......... 15% 178M 12s Step #1: 360200K .......... .......... .......... .......... .......... 15% 213M 12s Step #1: 360250K .......... .......... .......... .......... .......... 15% 216M 12s Step #1: 360300K .......... .......... .......... .......... .......... 15% 209M 12s Step #1: 360350K .......... .......... .......... .......... .......... 15% 152M 12s Step #1: 360400K .......... .......... .......... .......... .......... 15% 201M 12s Step #1: 360450K .......... .......... .......... .......... .......... 16% 188M 12s Step #1: 360500K .......... .......... .......... .......... .......... 16% 205M 12s Step #1: 360550K .......... .......... .......... .......... .......... 16% 190M 12s Step #1: 360600K .......... .......... .......... .......... .......... 16% 161M 12s Step #1: 360650K .......... .......... .......... .......... .......... 16% 202M 12s Step #1: 360700K .......... .......... .......... .......... .......... 16% 212M 12s Step #1: 360750K .......... .......... .......... .......... .......... 16% 178M 12s Step #1: 360800K .......... .......... .......... .......... .......... 16% 182M 12s Step #1: 360850K .......... .......... .......... .......... .......... 16% 173M 12s Step #1: 360900K .......... .......... .......... .......... .......... 16% 223M 12s Step #1: 360950K .......... .......... .......... .......... .......... 16% 190M 12s Step #1: 361000K .......... .......... .......... .......... .......... 16% 215M 12s Step #1: 361050K .......... .......... .......... .......... .......... 16% 202M 12s Step #1: 361100K .......... .......... .......... .......... .......... 16% 186M 12s Step #1: 361150K .......... .......... .......... .......... .......... 16% 159M 12s Step #1: 361200K .......... .......... .......... .......... .......... 16% 180M 12s Step #1: 361250K .......... .......... .......... .......... .......... 16% 202M 12s Step #1: 361300K .......... .......... .......... .......... .......... 16% 196M 12s Step #1: 361350K .......... .......... .......... .......... .......... 16% 180M 12s Step #1: 361400K .......... .......... .......... .......... .......... 16% 179M 12s Step #1: 361450K .......... .......... .......... .......... .......... 16% 216M 12s Step #1: 361500K .......... .......... .......... .......... .......... 16% 199M 12s Step #1: 361550K .......... .......... .......... .......... .......... 16% 167M 12s Step #1: 361600K .......... .......... .......... .......... .......... 16% 198M 12s Step #1: 361650K .......... .......... .......... .......... .......... 16% 163M 12s Step #1: 361700K .......... .......... .......... .......... .......... 16% 189M 12s Step #1: 361750K .......... .......... .......... .......... .......... 16% 183M 12s Step #1: 361800K .......... .......... .......... .......... .......... 16% 182M 12s Step #1: 361850K .......... .......... .......... .......... .......... 16% 203M 12s Step #1: 361900K .......... .......... .......... .......... .......... 16% 190M 12s Step #1: 361950K .......... .......... .......... .......... .......... 16% 167M 12s Step #1: 362000K .......... .......... .......... .......... .......... 16% 196M 12s Step #1: 362050K .......... .......... .......... .......... .......... 16% 69.5M 12s Step #1: 362100K .......... .......... .......... .......... .......... 16% 195M 12s Step #1: 362150K .......... .......... .......... .......... .......... 16% 191M 12s Step #1: 362200K .......... .......... .......... .......... .......... 16% 211M 12s Step #1: 362250K .......... .......... .......... .......... .......... 16% 203M 12s Step #1: 362300K .......... .......... .......... .......... .......... 16% 187M 12s Step #1: 362350K .......... .......... .......... .......... .......... 16% 176M 12s Step #1: 362400K .......... .......... .......... .......... .......... 16% 193M 12s Step #1: 362450K .......... .......... .......... .......... .......... 16% 210M 12s Step #1: 362500K .......... .......... .......... .......... .......... 16% 183M 12s Step #1: 362550K .......... .......... .......... .......... .......... 16% 175M 12s Step #1: 362600K .......... .......... .......... .......... .......... 16% 208M 12s Step #1: 362650K .......... .......... .......... .......... .......... 16% 202M 12s Step #1: 362700K .......... .......... .......... .......... .......... 16% 202M 12s Step #1: 362750K .......... .......... .......... .......... .......... 16% 164M 12s Step #1: 362800K .......... .......... .......... .......... .......... 16% 187M 12s Step #1: 362850K .......... .......... .......... .......... .......... 16% 176M 12s Step #1: 362900K .......... .......... .......... .......... .......... 16% 193M 12s Step #1: 362950K .......... .......... .......... .......... .......... 16% 192M 12s Step #1: 363000K .......... .......... .......... .......... .......... 16% 205M 12s Step #1: 363050K .......... .......... .......... .......... .......... 16% 195M 12s Step #1: 363100K .......... .......... .......... .......... .......... 16% 196M 12s Step #1: 363150K .......... .......... .......... .......... .......... 16% 185M 12s Step #1: 363200K .......... .......... .......... .......... .......... 16% 183M 12s Step #1: 363250K .......... .......... .......... .......... .......... 16% 201M 12s Step #1: 363300K .......... .......... .......... .......... .......... 16% 196M 12s Step #1: 363350K .......... .......... .......... .......... .......... 16% 178M 12s Step #1: 363400K .......... .......... .......... .......... .......... 16% 203M 12s Step #1: 363450K .......... .......... .......... .......... .......... 16% 185M 12s Step #1: 363500K .......... .......... .......... .......... .......... 16% 203M 12s Step #1: 363550K .......... .......... .......... .......... .......... 16% 174M 12s Step #1: 363600K .......... .......... .......... .......... .......... 16% 194M 12s Step #1: 363650K .......... .......... .......... .......... .......... 16% 192M 12s Step #1: 363700K .......... .......... .......... .......... .......... 16% 216M 12s Step #1: 363750K .......... .......... .......... .......... .......... 16% 174M 12s Step #1: 363800K .......... .......... .......... .......... .......... 16% 211M 12s Step #1: 363850K .......... .......... .......... .......... .......... 16% 204M 12s Step #1: 363900K .......... .......... .......... .......... .......... 16% 192M 12s Step #1: 363950K .......... .......... .......... .......... .......... 16% 154M 12s Step #1: 364000K .......... .......... .......... .......... .......... 16% 207M 12s Step #1: 364050K .......... .......... .......... .......... .......... 16% 207M 12s Step #1: 364100K .......... .......... .......... .......... .......... 16% 67.0M 12s Step #1: 364150K .......... .......... .......... .......... .......... 16% 166M 12s Step #1: 364200K .......... .......... .......... .......... .......... 16% 188M 12s Step #1: 364250K .......... .......... .......... .......... .......... 16% 216M 12s Step #1: 364300K .......... .......... .......... .......... .......... 16% 216M 12s Step #1: 364350K .......... .......... .......... .......... .......... 16% 170M 12s Step #1: 364400K .......... .......... .......... .......... .......... 16% 200M 12s Step #1: 364450K .......... .......... .......... .......... .......... 16% 192M 12s Step #1: 364500K .......... .......... .......... .......... .......... 16% 216M 12s Step #1: 364550K .......... .......... .......... .......... .......... 16% 183M 12s Step #1: 364600K .......... .......... .......... .......... .......... 16% 215M 12s Step #1: 364650K .......... .......... .......... .......... .......... 16% 199M 12s Step #1: 364700K .......... .......... .......... .......... .......... 16% 194M 12s Step #1: 364750K .......... .......... .......... .......... .......... 16% 159M 12s Step #1: 364800K .......... .......... .......... .......... .......... 16% 205M 12s Step #1: 364850K .......... .......... .......... .......... .......... 16% 195M 12s Step #1: 364900K .......... .......... .......... .......... .......... 16% 197M 12s Step #1: 364950K .......... .......... .......... .......... .......... 16% 170M 12s Step #1: 365000K .......... .......... .......... .......... .......... 16% 179M 12s Step #1: 365050K .......... .......... .......... .......... .......... 16% 206M 12s Step #1: 365100K .......... .......... .......... .......... .......... 16% 204M 12s Step #1: 365150K .......... .......... .......... .......... .......... 16% 178M 12s Step #1: 365200K .......... .......... .......... .......... .......... 16% 204M 12s Step #1: 365250K .......... .......... .......... .......... .......... 16% 205M 12s Step #1: 365300K .......... .......... .......... .......... .......... 16% 218M 12s Step #1: 365350K .......... .......... .......... .......... .......... 16% 180M 12s Step #1: 365400K .......... .......... .......... .......... .......... 16% 219M 12s Step #1: 365450K .......... .......... .......... .......... .......... 16% 198M 12s Step #1: 365500K .......... .......... .......... .......... .......... 16% 184M 12s Step #1: 365550K .......... .......... .......... .......... .......... 16% 161M 12s Step #1: 365600K .......... .......... .......... .......... .......... 16% 193M 12s Step #1: 365650K .......... .......... .......... .......... .......... 16% 191M 12s Step #1: 365700K .......... .......... .......... .......... .......... 16% 193M 12s Step #1: 365750K .......... .......... .......... .......... .......... 16% 165M 12s Step #1: 365800K .......... .......... .......... .......... .......... 16% 199M 12s Step #1: 365850K .......... .......... .......... .......... .......... 16% 200M 12s Step #1: 365900K .......... .......... .......... .......... .......... 16% 201M 12s Step #1: 365950K .......... .......... .......... .......... .......... 16% 174M 12s Step #1: 366000K .......... .......... .......... .......... .......... 16% 185M 12s Step #1: 366050K .......... .......... .......... .......... .......... 16% 188M 12s Step #1: 366100K .......... .......... .......... .......... .......... 16% 202M 12s Step #1: 366150K .......... .......... .......... .......... .......... 16% 64.0M 12s Step #1: 366200K .......... .......... .......... .......... .......... 16% 206M 12s Step #1: 366250K .......... .......... .......... .......... .......... 16% 202M 12s Step #1: 366300K .......... .......... .......... .......... .......... 16% 213M 12s Step #1: 366350K .......... .......... .......... .......... .......... 16% 167M 12s Step #1: 366400K .......... .......... .......... .......... .......... 16% 169M 12s Step #1: 366450K .......... .......... .......... .......... .......... 16% 218M 12s Step #1: 366500K .......... .......... .......... .......... .......... 16% 193M 12s Step #1: 366550K .......... .......... .......... .......... .......... 16% 176M 12s Step #1: 366600K .......... .......... .......... .......... .......... 16% 207M 12s Step #1: 366650K .......... .......... .......... .......... .......... 16% 200M 12s Step #1: 366700K .......... .......... .......... .......... .......... 16% 203M 12s Step #1: 366750K .......... .......... .......... .......... .......... 16% 164M 12s Step #1: 366800K .......... .......... .......... .......... .......... 16% 202M 12s Step #1: 366850K .......... .......... .......... .......... .......... 16% 200M 12s Step #1: 366900K .......... .......... .......... .......... .......... 16% 193M 12s Step #1: 366950K .......... .......... .......... .......... .......... 16% 164M 12s Step #1: 367000K .......... .......... .......... .......... .......... 16% 187M 12s Step #1: 367050K .......... .......... .......... .......... .......... 16% 205M 12s Step #1: 367100K .......... .......... .......... .......... .......... 16% 206M 12s Step #1: 367150K .......... .......... .......... .......... .......... 16% 166M 12s Step #1: 367200K .......... .......... .......... .......... .......... 16% 188M 12s Step #1: 367250K .......... .......... .......... .......... .......... 16% 199M 12s Step #1: 367300K .......... .......... .......... .......... .......... 16% 207M 12s Step #1: 367350K .......... .......... .......... .......... .......... 16% 189M 12s Step #1: 367400K .......... .......... .......... .......... .......... 16% 154M 12s Step #1: 367450K .......... .......... .......... .......... .......... 16% 197M 12s Step #1: 367500K .......... .......... .......... .......... .......... 16% 206M 12s Step #1: 367550K .......... .......... .......... .......... .......... 16% 157M 12s Step #1: 367600K .......... .......... .......... .......... .......... 16% 202M 12s Step #1: 367650K .......... .......... .......... .......... .......... 16% 209M 12s Step #1: 367700K .......... .......... .......... .......... .......... 16% 208M 12s Step #1: 367750K .......... .......... .......... .......... .......... 16% 169M 12s Step #1: 367800K .......... .......... .......... .......... .......... 16% 193M 12s Step #1: 367850K .......... .......... .......... .......... .......... 16% 205M 12s Step #1: 367900K .......... .......... .......... .......... .......... 16% 203M 12s Step #1: 367950K .......... .......... .......... .......... .......... 16% 148M 12s Step #1: 368000K .......... .......... .......... .......... .......... 16% 208M 12s Step #1: 368050K .......... .......... .......... .......... .......... 16% 195M 12s Step #1: 368100K .......... .......... .......... .......... .......... 16% 216M 12s Step #1: 368150K .......... .......... .......... .......... .......... 16% 166M 12s Step #1: 368200K .......... .......... .......... .......... .......... 16% 67.5M 12s Step #1: 368250K .......... .......... .......... .......... .......... 16% 198M 12s Step #1: 368300K .......... .......... .......... .......... .......... 16% 193M 12s Step #1: 368350K .......... .......... .......... .......... .......... 16% 180M 12s Step #1: 368400K .......... .......... .......... .......... .......... 16% 200M 12s Step #1: 368450K .......... .......... .......... .......... .......... 16% 191M 12s Step #1: 368500K .......... .......... .......... .......... .......... 16% 189M 12s Step #1: 368550K .......... .......... .......... .......... .......... 16% 109M 12s Step #1: 368600K .......... .......... .......... .......... .......... 16% 148M 12s Step #1: 368650K .......... .......... .......... .......... .......... 16% 177M 12s Step #1: 368700K .......... .......... .......... .......... .......... 16% 203M 12s Step #1: 368750K .......... .......... .......... .......... .......... 16% 167M 12s Step #1: 368800K .......... .......... .......... .......... .......... 16% 183M 12s Step #1: 368850K .......... .......... .......... .......... .......... 16% 191M 12s Step #1: 368900K .......... .......... .......... .......... .......... 16% 204M 12s Step #1: 368950K .......... .......... .......... .......... .......... 16% 171M 12s Step #1: 369000K .......... .......... .......... .......... .......... 16% 193M 12s Step #1: 369050K .......... .......... .......... .......... .......... 16% 176M 12s Step #1: 369100K .......... .......... .......... .......... .......... 16% 216M 12s Step #1: 369150K .......... .......... .......... .......... .......... 16% 165M 12s Step #1: 369200K .......... .......... .......... .......... .......... 16% 195M 12s Step #1: 369250K .......... .......... .......... .......... .......... 16% 191M 12s Step #1: 369300K .......... .......... .......... .......... .......... 16% 187M 12s Step #1: 369350K .......... .......... .......... .......... .......... 16% 160M 12s Step #1: 369400K .......... .......... .......... .......... .......... 16% 202M 12s Step #1: 369450K .......... .......... .......... .......... .......... 16% 202M 12s Step #1: 369500K .......... .......... .......... .......... .......... 16% 209M 12s Step #1: 369550K .......... .......... .......... .......... .......... 16% 176M 12s Step #1: 369600K .......... .......... .......... .......... .......... 16% 190M 12s Step #1: 369650K .......... .......... .......... .......... .......... 16% 212M 12s Step #1: 369700K .......... .......... .......... .......... .......... 16% 204M 12s Step #1: 369750K .......... .......... .......... .......... .......... 16% 162M 12s Step #1: 369800K .......... .......... .......... .......... .......... 16% 192M 12s Step #1: 369850K .......... .......... .......... .......... .......... 16% 195M 12s Step #1: 369900K .......... .......... .......... .......... .......... 16% 185M 12s Step #1: 369950K .......... .......... .......... .......... .......... 16% 156M 12s Step #1: 370000K .......... .......... .......... .......... .......... 16% 204M 12s Step #1: 370050K .......... .......... .......... .......... .......... 16% 205M 12s Step #1: 370100K .......... .......... .......... .......... .......... 16% 207M 12s Step #1: 370150K .......... .......... .......... .......... .......... 16% 184M 12s Step #1: 370200K .......... .......... .......... .......... .......... 16% 201M 12s Step #1: 370250K .......... .......... .......... .......... .......... 16% 67.0M 12s Step #1: 370300K .......... .......... .......... .......... .......... 16% 180M 12s Step #1: 370350K .......... .......... .......... .......... .......... 16% 166M 12s Step #1: 370400K .......... .......... .......... .......... .......... 16% 208M 12s Step #1: 370450K .......... .......... .......... .......... .......... 16% 201M 12s Step #1: 370500K .......... .......... .......... .......... .......... 16% 184M 12s Step #1: 370550K .......... .......... .......... .......... .......... 16% 176M 12s Step #1: 370600K .......... .......... .......... .......... .......... 16% 183M 12s Step #1: 370650K .......... .......... .......... .......... .......... 16% 206M 12s Step #1: 370700K .......... .......... .......... .......... .......... 16% 221M 12s Step #1: 370750K .......... .......... .......... .......... .......... 16% 170M 12s Step #1: 370800K .......... .......... .......... .......... .......... 16% 202M 12s Step #1: 370850K .......... .......... .......... .......... .......... 16% 209M 12s Step #1: 370900K .......... .......... .......... .......... .......... 16% 194M 12s Step #1: 370950K .......... .......... .......... .......... .......... 16% 175M 12s Step #1: 371000K .......... .......... .......... .......... .......... 16% 212M 12s Step #1: 371050K .......... .......... .......... .......... .......... 16% 214M 12s Step #1: 371100K .......... .......... .......... .......... .......... 16% 176M 12s Step #1: 371150K .......... .......... .......... .......... .......... 16% 166M 12s Step #1: 371200K .......... .......... .......... .......... .......... 16% 210M 12s Step #1: 371250K .......... .......... .......... .......... .......... 16% 211M 12s Step #1: 371300K .......... .......... .......... .......... .......... 16% 197M 12s Step #1: 371350K .......... .......... .......... .......... .......... 16% 190M 12s Step #1: 371400K .......... .......... .......... .......... .......... 16% 182M 12s Step #1: 371450K .......... .......... .......... .......... .......... 16% 201M 12s Step #1: 371500K .......... .......... .......... .......... .......... 16% 194M 12s Step #1: 371550K .......... .......... .......... .......... .......... 16% 188M 12s Step #1: 371600K .......... .......... .......... .......... .......... 16% 177M 12s Step #1: 371650K .......... .......... .......... .......... .......... 16% 223M 12s Step #1: 371700K .......... .......... .......... .......... .......... 16% 180M 12s Step #1: 371750K .......... .......... .......... .......... .......... 16% 174M 12s Step #1: 371800K .......... .......... .......... .......... .......... 16% 215M 12s Step #1: 371850K .......... .......... .......... .......... .......... 16% 201M 12s Step #1: 371900K .......... .......... .......... .......... .......... 16% 181M 12s Step #1: 371950K .......... .......... .......... .......... .......... 16% 168M 12s Step #1: 372000K .......... .......... .......... .......... .......... 16% 200M 12s Step #1: 372050K .......... .......... .......... .......... .......... 16% 204M 12s Step #1: 372100K .......... .......... .......... .......... .......... 16% 187M 12s Step #1: 372150K .......... .......... .......... .......... .......... 16% 168M 12s Step #1: 372200K .......... .......... .......... .......... .......... 16% 192M 12s Step #1: 372250K .......... .......... .......... .......... .......... 16% 202M 12s Step #1: 372300K .......... .......... .......... .......... .......... 16% 62.7M 12s Step #1: 372350K .......... .......... .......... .......... .......... 16% 173M 12s Step #1: 372400K .......... .......... .......... .......... .......... 16% 197M 12s Step #1: 372450K .......... .......... .......... .......... .......... 16% 184M 12s Step #1: 372500K .......... .......... .......... .......... .......... 16% 199M 12s Step #1: 372550K .......... .......... .......... .......... .......... 16% 181M 12s Step #1: 372600K .......... .......... .......... .......... .......... 16% 210M 12s Step #1: 372650K .......... .......... .......... .......... .......... 16% 190M 12s Step #1: 372700K .......... .......... .......... .......... .......... 16% 186M 12s Step #1: 372750K .......... .......... .......... .......... .......... 16% 169M 12s Step #1: 372800K .......... .......... .......... .......... .......... 16% 198M 12s Step #1: 372850K .......... .......... .......... .......... .......... 16% 207M 12s Step #1: 372900K .......... .......... .......... .......... .......... 16% 202M 12s Step #1: 372950K .......... .......... .......... .......... .......... 16% 173M 12s Step #1: 373000K .......... .......... .......... .......... .......... 16% 185M 12s Step #1: 373050K .......... .......... .......... .......... .......... 16% 192M 12s Step #1: 373100K .......... .......... .......... .......... .......... 16% 211M 12s Step #1: 373150K .......... .......... .......... .......... .......... 16% 150M 12s Step #1: 373200K .......... .......... .......... .......... .......... 16% 200M 12s Step #1: 373250K .......... .......... .......... .......... .......... 16% 195M 12s Step #1: 373300K .......... .......... .......... .......... .......... 16% 205M 12s Step #1: 373350K .......... .......... .......... .......... .......... 16% 182M 12s Step #1: 373400K .......... .......... .......... .......... .......... 16% 190M 12s Step #1: 373450K .......... .......... .......... .......... .......... 16% 202M 12s Step #1: 373500K .......... .......... .......... .......... .......... 16% 200M 12s Step #1: 373550K .......... .......... .......... .......... .......... 16% 164M 12s Step #1: 373600K .......... .......... .......... .......... .......... 16% 193M 12s Step #1: 373650K .......... .......... .......... .......... .......... 16% 189M 12s Step #1: 373700K .......... .......... .......... .......... .......... 16% 193M 12s Step #1: 373750K .......... .......... .......... .......... .......... 16% 170M 12s Step #1: 373800K .......... .......... .......... .......... .......... 16% 200M 12s Step #1: 373850K .......... .......... .......... .......... .......... 16% 202M 12s Step #1: 373900K .......... .......... .......... .......... .......... 16% 216M 12s Step #1: 373950K .......... .......... .......... .......... .......... 16% 162M 12s Step #1: 374000K .......... .......... .......... .......... .......... 16% 172M 12s Step #1: 374050K .......... .......... .......... .......... .......... 16% 210M 12s Step #1: 374100K .......... .......... .......... .......... .......... 16% 201M 12s Step #1: 374150K .......... .......... .......... .......... .......... 16% 176M 12s Step #1: 374200K .......... .......... .......... .......... .......... 16% 198M 12s Step #1: 374250K .......... .......... .......... .......... .......... 16% 216M 12s Step #1: 374300K .......... .......... .......... .......... .......... 16% 211M 12s Step #1: 374350K .......... .......... .......... .......... .......... 16% 60.9M 12s Step #1: 374400K .......... .......... .......... .......... .......... 16% 200M 12s Step #1: 374450K .......... .......... .......... .......... .......... 16% 207M 12s Step #1: 374500K .......... .......... .......... .......... .......... 16% 220M 12s Step #1: 374550K .......... .......... .......... .......... .......... 16% 180M 12s Step #1: 374600K .......... .......... .......... .......... .......... 16% 206M 12s Step #1: 374650K .......... .......... .......... .......... .......... 16% 210M 12s Step #1: 374700K .......... .......... .......... .......... .......... 16% 199M 12s Step #1: 374750K .......... .......... .......... .......... .......... 16% 175M 12s Step #1: 374800K .......... .......... .......... .......... .......... 16% 213M 12s Step #1: 374850K .......... .......... .......... .......... .......... 16% 212M 12s Step #1: 374900K .......... .......... .......... .......... .......... 16% 203M 12s Step #1: 374950K .......... .......... .......... .......... .......... 16% 172M 12s Step #1: 375000K .......... .......... .......... .......... .......... 16% 209M 12s Step #1: 375050K .......... .......... .......... .......... .......... 16% 203M 12s Step #1: 375100K .......... .......... .......... .......... .......... 16% 186M 12s Step #1: 375150K .......... .......... .......... .......... .......... 16% 184M 12s Step #1: 375200K .......... .......... .......... .......... .......... 16% 192M 12s Step #1: 375250K .......... .......... .......... .......... .......... 16% 197M 12s Step #1: 375300K .......... .......... .......... .......... .......... 16% 184M 12s Step #1: 375350K .......... .......... .......... .......... .......... 16% 177M 12s Step #1: 375400K .......... .......... .......... .......... .......... 16% 205M 12s Step #1: 375450K .......... .......... .......... .......... .......... 16% 178M 12s Step #1: 375500K .......... .......... .......... .......... .......... 16% 189M 12s Step #1: 375550K .......... .......... .......... .......... .......... 16% 176M 12s Step #1: 375600K .......... .......... .......... .......... .......... 16% 204M 12s Step #1: 375650K .......... .......... .......... .......... .......... 16% 187M 12s Step #1: 375700K .......... .......... .......... .......... .......... 16% 184M 12s Step #1: 375750K .......... .......... .......... .......... .......... 16% 190M 12s Step #1: 375800K .......... .......... .......... .......... .......... 16% 215M 12s Step #1: 375850K .......... .......... .......... .......... .......... 16% 207M 12s Step #1: 375900K .......... .......... .......... .......... .......... 16% 183M 12s Step #1: 375950K .......... .......... .......... .......... .......... 16% 158M 12s Step #1: 376000K .......... .......... .......... .......... .......... 16% 186M 12s Step #1: 376050K .......... .......... .......... .......... .......... 16% 192M 12s Step #1: 376100K .......... .......... .......... .......... .......... 16% 195M 12s Step #1: 376150K .......... .......... .......... .......... .......... 16% 180M 12s Step #1: 376200K .......... .......... .......... .......... .......... 16% 193M 12s Step #1: 376250K .......... .......... .......... .......... .......... 16% 192M 12s Step #1: 376300K .......... .......... .......... .......... .......... 16% 209M 12s Step #1: 376350K .......... .......... .......... .......... .......... 16% 175M 12s Step #1: 376400K .......... .......... .......... .......... .......... 16% 65.4M 12s Step #1: 376450K .......... .......... .......... .......... .......... 16% 209M 12s Step #1: 376500K .......... .......... .......... .......... .......... 16% 186M 12s Step #1: 376550K .......... .......... .......... .......... .......... 16% 166M 12s Step #1: 376600K .......... .......... .......... .......... .......... 16% 212M 12s Step #1: 376650K .......... .......... .......... .......... .......... 16% 212M 12s Step #1: 376700K .......... .......... .......... .......... .......... 16% 218M 12s Step #1: 376750K .......... .......... .......... .......... .......... 16% 161M 12s Step #1: 376800K .......... .......... .......... .......... .......... 16% 197M 12s Step #1: 376850K .......... .......... .......... .......... .......... 16% 217M 12s Step #1: 376900K .......... .......... .......... .......... .......... 16% 217M 12s Step #1: 376950K .......... .......... .......... .......... .......... 16% 169M 12s Step #1: 377000K .......... .......... .......... .......... .......... 16% 190M 12s Step #1: 377050K .......... .......... .......... .......... .......... 16% 203M 12s Step #1: 377100K .......... .......... .......... .......... .......... 16% 209M 12s Step #1: 377150K .......... .......... .......... .......... .......... 16% 173M 12s Step #1: 377200K .......... .......... .......... .......... .......... 16% 186M 12s Step #1: 377250K .......... .......... .......... .......... .......... 16% 182M 12s Step #1: 377300K .......... .......... .......... .......... .......... 16% 209M 12s Step #1: 377350K .......... .......... .......... .......... .......... 16% 168M 12s Step #1: 377400K .......... .......... .......... .......... .......... 16% 197M 12s Step #1: 377450K .......... .......... .......... .......... .......... 16% 206M 12s Step #1: 377500K .......... .......... .......... .......... .......... 16% 187M 12s Step #1: 377550K .......... .......... .......... .......... .......... 16% 163M 12s Step #1: 377600K .......... .......... .......... .......... .......... 16% 208M 12s Step #1: 377650K .......... .......... .......... .......... .......... 16% 206M 12s Step #1: 377700K .......... .......... .......... .......... .......... 16% 204M 12s Step #1: 377750K .......... .......... .......... .......... .......... 16% 170M 12s Step #1: 377800K .......... .......... .......... .......... .......... 16% 180M 12s Step #1: 377850K .......... .......... .......... .......... .......... 16% 183M 12s Step #1: 377900K .......... .......... .......... .......... .......... 16% 206M 12s Step #1: 377950K .......... .......... .......... .......... .......... 16% 158M 12s Step #1: 378000K .......... .......... .......... .......... .......... 16% 185M 12s Step #1: 378050K .......... .......... .......... .......... .......... 16% 212M 12s Step #1: 378100K .......... .......... .......... .......... .......... 16% 178M 12s Step #1: 378150K .......... .......... .......... .......... .......... 16% 170M 12s Step #1: 378200K .......... .......... .......... .......... .......... 16% 206M 12s Step #1: 378250K .......... .......... .......... .......... .......... 16% 204M 12s Step #1: 378300K .......... .......... .......... .......... .......... 16% 181M 12s Step #1: 378350K .......... .......... .......... .......... .......... 16% 159M 12s Step #1: 378400K .......... .......... .......... .......... .......... 16% 204M 12s Step #1: 378450K .......... .......... .......... .......... .......... 16% 68.1M 12s Step #1: 378500K .......... .......... .......... .......... .......... 16% 212M 12s Step #1: 378550K .......... .......... .......... .......... .......... 16% 176M 12s Step #1: 378600K .......... .......... .......... .......... .......... 16% 204M 12s Step #1: 378650K .......... .......... .......... .......... .......... 16% 196M 12s Step #1: 378700K .......... .......... .......... .......... .......... 16% 205M 12s Step #1: 378750K .......... .......... .......... .......... .......... 16% 176M 12s Step #1: 378800K .......... .......... .......... .......... .......... 16% 200M 12s Step #1: 378850K .......... .......... .......... .......... .......... 16% 187M 12s Step #1: 378900K .......... .......... .......... .......... .......... 16% 206M 12s Step #1: 378950K .......... .......... .......... .......... .......... 16% 182M 12s Step #1: 379000K .......... .......... .......... .......... .......... 16% 202M 12s Step #1: 379050K .......... .......... .......... .......... .......... 16% 175M 12s Step #1: 379100K .......... .......... .......... .......... .......... 16% 180M 12s Step #1: 379150K .......... .......... .......... .......... .......... 16% 168M 12s Step #1: 379200K .......... .......... .......... .......... .......... 16% 194M 12s Step #1: 379250K .......... .......... .......... .......... .......... 16% 194M 12s Step #1: 379300K .......... .......... .......... .......... .......... 16% 185M 12s Step #1: 379350K .......... .......... .......... .......... .......... 16% 184M 12s Step #1: 379400K .......... .......... .......... .......... .......... 16% 201M 12s Step #1: 379450K .......... .......... .......... .......... .......... 16% 207M 12s Step #1: 379500K .......... .......... .......... .......... .......... 16% 205M 12s Step #1: 379550K .......... .......... .......... .......... .......... 16% 166M 12s Step #1: 379600K .......... .......... .......... .......... .......... 16% 199M 12s Step #1: 379650K .......... .......... .......... .......... .......... 16% 202M 12s Step #1: 379700K .......... .......... .......... .......... .......... 16% 188M 12s Step #1: 379750K .......... .......... .......... .......... .......... 16% 168M 12s Step #1: 379800K .......... .......... .......... .......... .......... 16% 183M 12s Step #1: 379850K .......... .......... .......... .......... .......... 16% 189M 12s Step #1: 379900K .......... .......... .......... .......... .......... 16% 205M 12s Step #1: 379950K .......... .......... .......... .......... .......... 16% 172M 12s Step #1: 380000K .......... .......... .......... .......... .......... 16% 203M 12s Step #1: 380050K .......... .......... .......... .......... .......... 16% 164M 12s Step #1: 380100K .......... .......... .......... .......... .......... 16% 208M 12s Step #1: 380150K .......... .......... .......... .......... .......... 16% 156M 12s Step #1: 380200K .......... .......... .......... .......... .......... 16% 204M 12s Step #1: 380250K .......... .......... .......... .......... .......... 16% 203M 12s Step #1: 380300K .......... .......... .......... .......... .......... 16% 203M 12s Step #1: 380350K .......... .......... .......... .......... .......... 16% 161M 12s Step #1: 380400K .......... .......... .......... .......... .......... 16% 187M 12s Step #1: 380450K .......... .......... .......... .......... .......... 16% 189M 12s Step #1: 380500K .......... .......... .......... .......... .......... 16% 65.0M 12s Step #1: 380550K .......... .......... .......... .......... .......... 16% 190M 12s Step #1: 380600K .......... .......... .......... .......... .......... 16% 210M 12s Step #1: 380650K .......... .......... .......... .......... .......... 16% 198M 12s Step #1: 380700K .......... .......... .......... .......... .......... 16% 212M 12s Step #1: 380750K .......... .......... .......... .......... .......... 16% 168M 12s Step #1: 380800K .......... .......... .......... .......... .......... 16% 203M 12s Step #1: 380850K .......... .......... .......... .......... .......... 16% 199M 12s Step #1: 380900K .......... .......... .......... .......... .......... 16% 215M 12s Step #1: 380950K .......... .......... .......... .......... .......... 16% 179M 12s Step #1: 381000K .......... .......... .......... .......... .......... 16% 203M 12s Step #1: 381050K .......... .......... .......... .......... .......... 16% 196M 12s Step #1: 381100K .......... .......... .......... .......... .......... 16% 203M 12s Step #1: 381150K .......... .......... .......... .......... .......... 16% 194M 12s Step #1: 381200K .......... .......... .......... .......... .......... 16% 215M 12s Step #1: 381250K .......... .......... .......... .......... .......... 16% 133M 12s Step #1: 381300K .......... .......... .......... .......... .......... 16% 177M 12s Step #1: 381350K .......... .......... .......... .......... .......... 16% 168M 12s Step #1: 381400K .......... .......... .......... .......... .......... 16% 192M 12s Step #1: 381450K .......... .......... .......... .......... .......... 16% 200M 12s Step #1: 381500K .......... .......... .......... .......... .......... 16% 190M 12s Step #1: 381550K .......... .......... .......... .......... .......... 16% 160M 12s Step #1: 381600K .......... .......... .......... .......... .......... 16% 153M 12s Step #1: 381650K .......... .......... .......... .......... .......... 16% 211M 12s Step #1: 381700K .......... .......... .......... .......... .......... 16% 207M 12s Step #1: 381750K .......... .......... .......... .......... .......... 16% 164M 12s Step #1: 381800K .......... .......... .......... .......... .......... 16% 200M 12s Step #1: 381850K .......... .......... .......... .......... .......... 16% 183M 12s Step #1: 381900K .......... .......... .......... .......... .......... 16% 186M 12s Step #1: 381950K .......... .......... .......... .......... .......... 16% 159M 12s Step #1: 382000K .......... .......... .......... .......... .......... 16% 189M 12s Step #1: 382050K .......... .......... .......... .......... .......... 16% 204M 12s Step #1: 382100K .......... .......... .......... .......... .......... 16% 197M 12s Step #1: 382150K .......... .......... .......... .......... .......... 16% 179M 12s Step #1: 382200K .......... .......... .......... .......... .......... 16% 205M 12s Step #1: 382250K .......... .......... .......... .......... .......... 16% 201M 12s Step #1: 382300K .......... .......... .......... .......... .......... 16% 179M 12s Step #1: 382350K .......... .......... .......... .......... .......... 16% 158M 12s Step #1: 382400K .......... .......... .......... .......... .......... 16% 185M 12s Step #1: 382450K .......... .......... .......... .......... .......... 16% 196M 12s Step #1: 382500K .......... .......... .......... .......... .......... 16% 204M 12s Step #1: 382550K .......... .......... .......... .......... .......... 16% 65.3M 12s Step #1: 382600K .......... .......... .......... .......... .......... 16% 212M 12s Step #1: 382650K .......... .......... .......... .......... .......... 16% 161M 12s Step #1: 382700K .......... .......... .......... .......... .......... 16% 208M 12s Step #1: 382750K .......... .......... .......... .......... .......... 16% 176M 12s Step #1: 382800K .......... .......... .......... .......... .......... 16% 212M 12s Step #1: 382850K .......... .......... .......... .......... .......... 16% 195M 12s Step #1: 382900K .......... .......... .......... .......... .......... 16% 179M 12s Step #1: 382950K .......... .......... .......... .......... .......... 17% 179M 12s Step #1: 383000K .......... .......... .......... .......... .......... 17% 203M 12s Step #1: 383050K .......... .......... .......... .......... .......... 17% 202M 12s Step #1: 383100K .......... .......... .......... .......... .......... 17% 202M 12s Step #1: 383150K .......... .......... .......... .......... .......... 17% 167M 12s Step #1: 383200K .......... .......... .......... .......... .......... 17% 195M 12s Step #1: 383250K .......... .......... .......... .......... .......... 17% 218M 12s Step #1: 383300K .......... .......... .......... .......... .......... 17% 195M 12s Step #1: 383350K .......... .......... .......... .......... .......... 17% 172M 12s Step #1: 383400K .......... .......... .......... .......... .......... 17% 182M 12s Step #1: 383450K .......... .......... .......... .......... .......... 17% 166M 12s Step #1: 383500K .......... .......... .......... .......... .......... 17% 205M 12s Step #1: 383550K .......... .......... .......... .......... .......... 17% 169M 12s Step #1: 383600K .......... .......... .......... .......... .......... 17% 209M 12s Step #1: 383650K .......... .......... .......... .......... .......... 17% 200M 12s Step #1: 383700K .......... .......... .......... .......... .......... 17% 215M 12s Step #1: 383750K .......... .......... .......... .......... .......... 17% 172M 12s Step #1: 383800K .......... .......... .......... .......... .......... 17% 191M 12s Step #1: 383850K .......... .......... .......... .......... .......... 17% 198M 12s Step #1: 383900K .......... .......... .......... .......... .......... 17% 199M 12s Step #1: 383950K .......... .......... .......... .......... .......... 17% 180M 12s Step #1: 384000K .......... .......... .......... .......... .......... 17% 202M 12s Step #1: 384050K .......... .......... .......... .......... .......... 17% 198M 12s Step #1: 384100K .......... .......... .......... .......... .......... 17% 207M 12s Step #1: 384150K .......... .......... .......... .......... .......... 17% 192M 12s Step #1: 384200K .......... .......... .......... .......... .......... 17% 182M 12s Step #1: 384250K .......... .......... .......... .......... .......... 17% 188M 12s Step #1: 384300K .......... .......... .......... .......... .......... 17% 184M 12s Step #1: 384350K .......... .......... .......... .......... .......... 17% 154M 12s Step #1: 384400K .......... .......... .......... .......... .......... 17% 184M 12s Step #1: 384450K .......... .......... .......... .......... .......... 17% 212M 12s Step #1: 384500K .......... .......... .......... .......... .......... 17% 206M 12s Step #1: 384550K .......... .......... .......... .......... .......... 17% 192M 12s Step #1: 384600K .......... .......... .......... .......... .......... 17% 66.2M 12s Step #1: 384650K .......... .......... .......... .......... .......... 17% 212M 12s Step #1: 384700K .......... .......... .......... .......... .......... 17% 191M 12s Step #1: 384750K .......... .......... .......... .......... .......... 17% 184M 12s Step #1: 384800K .......... .......... .......... .......... .......... 17% 208M 12s Step #1: 384850K .......... .......... .......... .......... .......... 17% 201M 12s Step #1: 384900K .......... .......... .......... .......... .......... 17% 205M 12s Step #1: 384950K .......... .......... .......... .......... .......... 17% 179M 12s Step #1: 385000K .......... .......... .......... .......... .......... 17% 195M 12s Step #1: 385050K .......... .......... .......... .......... .......... 17% 209M 12s Step #1: 385100K .......... .......... .......... .......... .......... 17% 194M 12s Step #1: 385150K .......... .......... .......... .......... .......... 17% 181M 12s Step #1: 385200K .......... .......... .......... .......... .......... 17% 194M 12s Step #1: 385250K .......... .......... .......... .......... .......... 17% 208M 12s Step #1: 385300K .......... .......... .......... .......... .......... 17% 201M 12s Step #1: 385350K .......... .......... .......... .......... .......... 17% 177M 12s Step #1: 385400K .......... .......... .......... .......... .......... 17% 215M 12s Step #1: 385450K .......... .......... .......... .......... .......... 17% 200M 12s Step #1: 385500K .......... .......... .......... .......... .......... 17% 183M 12s Step #1: 385550K .......... .......... .......... .......... .......... 17% 176M 12s Step #1: 385600K .......... .......... .......... .......... .......... 17% 194M 12s Step #1: 385650K .......... .......... .......... .......... .......... 17% 202M 12s Step #1: 385700K .......... .......... .......... .......... .......... 17% 170M 12s Step #1: 385750K .......... .......... .......... .......... .......... 17% 176M 12s Step #1: 385800K .......... .......... .......... .......... .......... 17% 213M 12s Step #1: 385850K .......... .......... .......... .......... .......... 17% 209M 12s Step #1: 385900K .......... .......... .......... .......... .......... 17% 206M 12s Step #1: 385950K .......... .......... .......... .......... .......... 17% 162M 12s Step #1: 386000K .......... .......... .......... .......... .......... 17% 210M 12s Step #1: 386050K .......... .......... .......... .......... .......... 17% 209M 12s Step #1: 386100K .......... .......... .......... .......... .......... 17% 210M 12s Step #1: 386150K .......... .......... .......... .......... .......... 17% 156M 12s Step #1: 386200K .......... .......... .......... .......... .......... 17% 189M 12s Step #1: 386250K .......... .......... .......... .......... .......... 17% 203M 12s Step #1: 386300K .......... .......... .......... .......... .......... 17% 197M 12s Step #1: 386350K .......... .......... .......... .......... .......... 17% 173M 12s Step #1: 386400K .......... .......... .......... .......... .......... 17% 204M 12s Step #1: 386450K .......... .......... .......... .......... .......... 17% 184M 12s Step #1: 386500K .......... .......... .......... .......... .......... 17% 191M 12s Step #1: 386550K .......... .......... .......... .......... .......... 17% 157M 12s Step #1: 386600K .......... .......... .......... .......... .......... 17% 184M 12s Step #1: 386650K .......... .......... .......... .......... .......... 17% 67.0M 12s Step #1: 386700K .......... .......... .......... .......... .......... 17% 212M 12s Step #1: 386750K .......... .......... .......... .......... .......... 17% 159M 12s Step #1: 386800K .......... .......... .......... .......... .......... 17% 209M 12s Step #1: 386850K .......... .......... .......... .......... .......... 17% 206M 12s Step #1: 386900K .......... .......... .......... .......... .......... 17% 192M 12s Step #1: 386950K .......... .......... .......... .......... .......... 17% 187M 12s Step #1: 387000K .......... .......... .......... .......... .......... 17% 181M 12s Step #1: 387050K .......... .......... .......... .......... .......... 17% 207M 12s Step #1: 387100K .......... .......... .......... .......... .......... 17% 209M 12s Step #1: 387150K .......... .......... .......... .......... .......... 17% 176M 12s Step #1: 387200K .......... .......... .......... .......... .......... 17% 197M 12s Step #1: 387250K .......... .......... .......... .......... .......... 17% 192M 12s Step #1: 387300K .......... .......... .......... .......... .......... 17% 205M 12s Step #1: 387350K .......... .......... .......... .......... .......... 17% 186M 12s Step #1: 387400K .......... .......... .......... .......... .......... 17% 209M 12s Step #1: 387450K .......... .......... .......... .......... .......... 17% 211M 12s Step #1: 387500K .......... .......... .......... .......... .......... 17% 180M 12s Step #1: 387550K .......... .......... .......... .......... .......... 17% 160M 12s Step #1: 387600K .......... .......... .......... .......... .......... 17% 191M 12s Step #1: 387650K .......... .......... .......... .......... .......... 17% 193M 12s Step #1: 387700K .......... .......... .......... .......... .......... 17% 210M 12s Step #1: 387750K .......... .......... .......... .......... .......... 17% 167M 12s Step #1: 387800K .......... .......... .......... .......... .......... 17% 207M 12s Step #1: 387850K .......... .......... .......... .......... .......... 17% 209M 12s Step #1: 387900K .......... .......... .......... .......... .......... 17% 196M 12s Step #1: 387950K .......... .......... .......... .......... .......... 17% 158M 12s Step #1: 388000K .......... .......... .......... .......... .......... 17% 192M 12s Step #1: 388050K .......... .......... .......... .......... .......... 17% 202M 12s Step #1: 388100K .......... .......... .......... .......... .......... 17% 202M 12s Step #1: 388150K .......... .......... .......... .......... .......... 17% 170M 12s Step #1: 388200K .......... .......... .......... .......... .......... 17% 201M 12s Step #1: 388250K .......... .......... .......... .......... .......... 17% 191M 12s Step #1: 388300K .......... .......... .......... .......... .......... 17% 200M 12s Step #1: 388350K .......... .......... .......... .......... .......... 17% 171M 12s Step #1: 388400K .......... .......... .......... .......... .......... 17% 192M 12s Step #1: 388450K .......... .......... .......... .......... .......... 17% 198M 12s Step #1: 388500K .......... .......... .......... .......... .......... 17% 185M 12s Step #1: 388550K .......... .......... .......... .......... .......... 17% 185M 12s Step #1: 388600K .......... .......... .......... .......... .......... 17% 205M 12s Step #1: 388650K .......... .......... .......... .......... .......... 17% 209M 12s Step #1: 388700K .......... .......... .......... .......... .......... 17% 63.8M 12s Step #1: 388750K .......... .......... .......... .......... .......... 17% 191M 12s Step #1: 388800K .......... .......... .......... .......... .......... 17% 172M 12s Step #1: 388850K .......... .......... .......... .......... .......... 17% 183M 12s Step #1: 388900K .......... .......... .......... .......... .......... 17% 202M 12s Step #1: 388950K .......... .......... .......... .......... .......... 17% 203M 12s Step #1: 389000K .......... .......... .......... .......... .......... 17% 210M 12s Step #1: 389050K .......... .......... .......... .......... .......... 17% 202M 12s Step #1: 389100K .......... .......... .......... .......... .......... 17% 206M 12s Step #1: 389150K .......... .......... .......... .......... .......... 17% 158M 12s Step #1: 389200K .......... .......... .......... .......... .......... 17% 182M 12s Step #1: 389250K .......... .......... .......... .......... .......... 17% 206M 12s Step #1: 389300K .......... .......... .......... .......... .......... 17% 201M 12s Step #1: 389350K .......... .......... .......... .......... .......... 17% 189M 12s Step #1: 389400K .......... .......... .......... .......... .......... 17% 190M 12s Step #1: 389450K .......... .......... .......... .......... .......... 17% 186M 12s Step #1: 389500K .......... .......... .......... .......... .......... 17% 209M 12s Step #1: 389550K .......... .......... .......... .......... .......... 17% 162M 12s Step #1: 389600K .......... .......... .......... .......... .......... 17% 218M 12s Step #1: 389650K .......... .......... .......... .......... .......... 17% 208M 12s Step #1: 389700K .......... .......... .......... .......... .......... 17% 203M 12s Step #1: 389750K .......... .......... .......... .......... .......... 17% 180M 12s Step #1: 389800K .......... .......... .......... .......... .......... 17% 178M 12s Step #1: 389850K .......... .......... .......... .......... .......... 17% 188M 12s Step #1: 389900K .......... .......... .......... .......... .......... 17% 202M 12s Step #1: 389950K .......... .......... .......... .......... .......... 17% 164M 12s Step #1: 390000K .......... .......... .......... .......... .......... 17% 200M 12s Step #1: 390050K .......... .......... .......... .......... .......... 17% 185M 12s Step #1: 390100K .......... .......... .......... .......... .......... 17% 214M 12s Step #1: 390150K .......... .......... .......... .......... .......... 17% 183M 12s Step #1: 390200K .......... .......... .......... .......... .......... 17% 191M 12s Step #1: 390250K .......... .......... .......... .......... .......... 17% 217M 12s Step #1: 390300K .......... .......... .......... .......... .......... 17% 194M 12s Step #1: 390350K .......... .......... .......... .......... .......... 17% 148M 12s Step #1: 390400K .......... .......... .......... .......... .......... 17% 213M 12s Step #1: 390450K .......... .......... .......... .......... .......... 17% 206M 12s Step #1: 390500K .......... .......... .......... .......... .......... 17% 207M 12s Step #1: 390550K .......... .......... .......... .......... .......... 17% 187M 12s Step #1: 390600K .......... .......... .......... .......... .......... 17% 170M 12s Step #1: 390650K .......... .......... .......... .......... .......... 17% 208M 12s Step #1: 390700K .......... .......... .......... .......... .......... 17% 200M 12s Step #1: 390750K .......... .......... .......... .......... .......... 17% 64.2M 12s Step #1: 390800K .......... .......... .......... .......... .......... 17% 176M 12s Step #1: 390850K .......... .......... .......... .......... .......... 17% 209M 12s Step #1: 390900K .......... .......... .......... .......... .......... 17% 202M 12s Step #1: 390950K .......... .......... .......... .......... .......... 17% 188M 12s Step #1: 391000K .......... .......... .......... .......... .......... 17% 190M 12s Step #1: 391050K .......... .......... .......... .......... .......... 17% 160M 12s Step #1: 391100K .......... .......... .......... .......... .......... 17% 176M 12s Step #1: 391150K .......... .......... .......... .......... .......... 17% 180M 12s Step #1: 391200K .......... .......... .......... .......... .......... 17% 200M 12s Step #1: 391250K .......... .......... .......... .......... .......... 17% 203M 12s Step #1: 391300K .......... .......... .......... .......... .......... 17% 182M 12s Step #1: 391350K .......... .......... .......... .......... .......... 17% 165M 12s Step #1: 391400K .......... .......... .......... .......... .......... 17% 190M 12s Step #1: 391450K .......... .......... .......... .......... .......... 17% 211M 12s Step #1: 391500K .......... .......... .......... .......... .......... 17% 205M 12s Step #1: 391550K .......... .......... .......... .......... .......... 17% 168M 12s Step #1: 391600K .......... .......... .......... .......... .......... 17% 183M 12s Step #1: 391650K .......... .......... .......... .......... .......... 17% 181M 12s Step #1: 391700K .......... .......... .......... .......... .......... 17% 200M 12s Step #1: 391750K .......... .......... .......... .......... .......... 17% 164M 12s Step #1: 391800K .......... .......... .......... .......... .......... 17% 209M 12s Step #1: 391850K .......... .......... .......... .......... .......... 17% 180M 12s Step #1: 391900K .......... .......... .......... .......... .......... 17% 184M 12s Step #1: 391950K .......... .......... .......... .......... .......... 17% 166M 12s Step #1: 392000K .......... .......... .......... .......... .......... 17% 196M 12s Step #1: 392050K .......... .......... .......... .......... .......... 17% 199M 12s Step #1: 392100K .......... .......... .......... .......... .......... 17% 192M 12s Step #1: 392150K .......... .......... .......... .......... .......... 17% 178M 12s Step #1: 392200K .......... .......... .......... .......... .......... 17% 185M 12s Step #1: 392250K .......... .......... .......... .......... .......... 17% 193M 12s Step #1: 392300K .......... .......... .......... .......... .......... 17% 211M 12s Step #1: 392350K .......... .......... .......... .......... .......... 17% 169M 12s Step #1: 392400K .......... .......... .......... .......... .......... 17% 190M 12s Step #1: 392450K .......... .......... .......... .......... .......... 17% 184M 12s Step #1: 392500K .......... .......... .......... .......... .......... 17% 189M 12s Step #1: 392550K .......... .......... .......... .......... .......... 17% 63.1M 12s Step #1: 392600K .......... .......... .......... .......... .......... 17% 185M 12s Step #1: 392650K .......... .......... .......... .......... .......... 17% 206M 12s Step #1: 392700K .......... .......... .......... .......... .......... 17% 223M 12s Step #1: 392750K .......... .......... .......... .......... .......... 17% 211M 12s Step #1: 392800K .......... .......... .......... .......... .......... 17% 253M 12s Step #1: 392850K .......... .......... .......... .......... .......... 17% 229M 12s Step #1: 392900K .......... .......... .......... .......... .......... 17% 202M 12s Step #1: 392950K .......... .......... .......... .......... .......... 17% 223M 12s Step #1: 393000K .......... .......... .......... .......... .......... 17% 252M 12s Step #1: 393050K .......... .......... .......... .......... .......... 17% 255M 12s Step #1: 393100K .......... .......... .......... .......... .......... 17% 254M 12s Step #1: 393150K .......... .......... .......... .......... .......... 17% 196M 12s Step #1: 393200K .......... .......... .......... .......... .......... 17% 147M 12s Step #1: 393250K .......... .......... .......... .......... .......... 17% 203M 12s Step #1: 393300K .......... .......... .......... .......... .......... 17% 224M 12s Step #1: 393350K .......... .......... .......... .......... .......... 17% 167M 12s Step #1: 393400K .......... .......... .......... .......... .......... 17% 205M 12s Step #1: 393450K .......... .......... .......... .......... .......... 17% 213M 12s Step #1: 393500K .......... .......... .......... .......... .......... 17% 228M 12s Step #1: 393550K .......... .......... .......... .......... .......... 17% 181M 12s Step #1: 393600K .......... .......... .......... .......... .......... 17% 207M 12s Step #1: 393650K .......... .......... .......... .......... .......... 17% 211M 12s Step #1: 393700K .......... .......... .......... .......... .......... 17% 186M 12s Step #1: 393750K .......... .......... .......... .......... .......... 17% 176M 12s Step #1: 393800K .......... .......... .......... .......... .......... 17% 212M 12s Step #1: 393850K .......... .......... .......... .......... .......... 17% 211M 12s Step #1: 393900K .......... .......... .......... .......... .......... 17% 192M 12s Step #1: 393950K .......... .......... .......... .......... .......... 17% 156M 12s Step #1: 394000K .......... .......... .......... .......... .......... 17% 210M 12s Step #1: 394050K .......... .......... .......... .......... .......... 17% 214M 12s Step #1: 394100K .......... .......... .......... .......... .......... 17% 209M 12s Step #1: 394150K .......... .......... .......... .......... .......... 17% 164M 12s Step #1: 394200K .......... .......... .......... .......... .......... 17% 185M 12s Step #1: 394250K .......... .......... .......... .......... .......... 17% 212M 12s Step #1: 394300K .......... .......... .......... .......... .......... 17% 205M 12s Step #1: 394350K .......... .......... .......... .......... .......... 17% 168M 12s Step #1: 394400K .......... .......... .......... .......... .......... 17% 178M 12s Step #1: 394450K .......... .......... .......... .......... .......... 17% 215M 12s Step #1: 394500K .......... .......... .......... .......... .......... 17% 190M 12s Step #1: 394550K .......... .......... .......... .......... .......... 17% 184M 12s Step #1: 394600K .......... .......... .......... .......... .......... 17% 67.6M 12s Step #1: 394650K .......... .......... .......... .......... .......... 17% 187M 12s Step #1: 394700K .......... .......... .......... .......... .......... 17% 205M 12s Step #1: 394750K .......... .......... .......... .......... .......... 17% 196M 12s Step #1: 394800K .......... .......... .......... .......... .......... 17% 167M 12s Step #1: 394850K .......... .......... .......... .......... .......... 17% 198M 12s Step #1: 394900K .......... .......... .......... .......... .......... 17% 185M 12s Step #1: 394950K .......... .......... .......... .......... .......... 17% 197M 12s Step #1: 395000K .......... .......... .......... .......... .......... 17% 198M 12s Step #1: 395050K .......... .......... .......... .......... .......... 17% 220M 12s Step #1: 395100K .......... .......... .......... .......... .......... 17% 208M 12s Step #1: 395150K .......... .......... .......... .......... .......... 17% 188M 12s Step #1: 395200K .......... .......... .......... .......... .......... 17% 178M 12s Step #1: 395250K .......... .......... .......... .......... .......... 17% 192M 12s Step #1: 395300K .......... .......... .......... .......... .......... 17% 203M 12s Step #1: 395350K .......... .......... .......... .......... .......... 17% 187M 12s Step #1: 395400K .......... .......... .......... .......... .......... 17% 208M 12s Step #1: 395450K .......... .......... .......... .......... .......... 17% 204M 12s Step #1: 395500K .......... .......... .......... .......... .......... 17% 195M 12s Step #1: 395550K .......... .......... .......... .......... .......... 17% 180M 12s Step #1: 395600K .......... .......... .......... .......... .......... 17% 214M 12s Step #1: 395650K .......... .......... .......... .......... .......... 17% 194M 12s Step #1: 395700K .......... .......... .......... .......... .......... 17% 196M 12s Step #1: 395750K .......... .......... .......... .......... .......... 17% 181M 12s Step #1: 395800K .......... .......... .......... .......... .......... 17% 210M 12s Step #1: 395850K .......... .......... .......... .......... .......... 17% 202M 12s Step #1: 395900K .......... .......... .......... .......... .......... 17% 208M 12s Step #1: 395950K .......... .......... .......... .......... .......... 17% 177M 12s Step #1: 396000K .......... .......... .......... .......... .......... 17% 202M 12s Step #1: 396050K .......... .......... .......... .......... .......... 17% 200M 12s Step #1: 396100K .......... .......... .......... .......... .......... 17% 199M 12s Step #1: 396150K .......... .......... .......... .......... .......... 17% 173M 12s Step #1: 396200K .......... .......... .......... .......... .......... 17% 175M 12s Step #1: 396250K .......... .......... .......... .......... .......... 17% 194M 12s Step #1: 396300K .......... .......... .......... .......... .......... 17% 208M 12s Step #1: 396350K .......... .......... .......... .......... .......... 17% 175M 12s Step #1: 396400K .......... .......... .......... .......... .......... 17% 202M 12s Step #1: 396450K .......... .......... .......... .......... .......... 17% 187M 12s Step #1: 396500K .......... .......... .......... .......... .......... 17% 220M 12s Step #1: 396550K .......... .......... .......... .......... .......... 17% 179M 12s Step #1: 396600K .......... .......... .......... .......... .......... 17% 206M 12s Step #1: 396650K .......... .......... .......... .......... .......... 17% 67.3M 12s Step #1: 396700K .......... .......... .......... .......... .......... 17% 186M 12s Step #1: 396750K .......... .......... .......... .......... .......... 17% 170M 12s Step #1: 396800K .......... .......... .......... .......... .......... 17% 195M 12s Step #1: 396850K .......... .......... .......... .......... .......... 17% 196M 12s Step #1: 396900K .......... .......... .......... .......... .......... 17% 194M 12s Step #1: 396950K .......... .......... .......... .......... .......... 17% 188M 12s Step #1: 397000K .......... .......... .......... .......... .......... 17% 191M 12s Step #1: 397050K .......... .......... .......... .......... .......... 17% 220M 12s Step #1: 397100K .......... .......... .......... .......... .......... 17% 205M 12s Step #1: 397150K .......... .......... .......... .......... .......... 17% 168M 12s Step #1: 397200K .......... .......... .......... .......... .......... 17% 174M 12s Step #1: 397250K .......... .......... .......... .......... .......... 17% 210M 12s Step #1: 397300K .......... .......... .......... .......... .......... 17% 214M 12s Step #1: 397350K .......... .......... .......... .......... .......... 17% 186M 12s Step #1: 397400K .......... .......... .......... .......... .......... 17% 197M 12s Step #1: 397450K .......... .......... .......... .......... .......... 17% 205M 12s Step #1: 397500K .......... .......... .......... .......... .......... 17% 206M 12s Step #1: 397550K .......... .......... .......... .......... .......... 17% 169M 12s Step #1: 397600K .......... .......... .......... .......... .......... 17% 191M 12s Step #1: 397650K .......... .......... .......... .......... .......... 17% 212M 12s Step #1: 397700K .......... .......... .......... .......... .......... 17% 205M 12s Step #1: 397750K .......... .......... .......... .......... .......... 17% 170M 12s Step #1: 397800K .......... .......... .......... .......... .......... 17% 207M 12s Step #1: 397850K .......... .......... .......... .......... .......... 17% 211M 12s Step #1: 397900K .......... .......... .......... .......... .......... 17% 201M 12s Step #1: 397950K .......... .......... .......... .......... .......... 17% 176M 12s Step #1: 398000K .......... .......... .......... .......... .......... 17% 187M 12s Step #1: 398050K .......... .......... .......... .......... .......... 17% 194M 12s Step #1: 398100K .......... .......... .......... .......... .......... 17% 190M 12s Step #1: 398150K .......... .......... .......... .......... .......... 17% 182M 12s Step #1: 398200K .......... .......... .......... .......... .......... 17% 209M 12s Step #1: 398250K .......... .......... .......... .......... .......... 17% 194M 12s Step #1: 398300K .......... .......... .......... .......... .......... 17% 202M 12s Step #1: 398350K .......... .......... .......... .......... .......... 17% 161M 12s Step #1: 398400K .......... .......... .......... .......... .......... 17% 203M 12s Step #1: 398450K .......... .......... .......... .......... .......... 17% 211M 12s Step #1: 398500K .......... .......... .......... .......... .......... 17% 192M 12s Step #1: 398550K .......... .......... .......... .......... .......... 17% 166M 12s Step #1: 398600K .......... .......... .......... .......... .......... 17% 211M 12s Step #1: 398650K .......... .......... .......... .......... .......... 17% 209M 12s Step #1: 398700K .......... .......... .......... .......... .......... 17% 67.3M 12s Step #1: 398750K .......... .......... .......... .......... .......... 17% 156M 12s Step #1: 398800K .......... .......... .......... .......... .......... 17% 213M 12s Step #1: 398850K .......... .......... .......... .......... .......... 17% 211M 12s Step #1: 398900K .......... .......... .......... .......... .......... 17% 207M 12s Step #1: 398950K .......... .......... .......... .......... .......... 17% 182M 12s Step #1: 399000K .......... .......... .......... .......... .......... 17% 190M 12s Step #1: 399050K .......... .......... .......... .......... .......... 17% 206M 12s Step #1: 399100K .......... .......... .......... .......... .......... 17% 216M 12s Step #1: 399150K .......... .......... .......... .......... .......... 17% 173M 12s Step #1: 399200K .......... .......... .......... .......... .......... 17% 194M 12s Step #1: 399250K .......... .......... .......... .......... .......... 17% 173M 12s Step #1: 399300K .......... .......... .......... .......... .......... 17% 206M 12s Step #1: 399350K .......... .......... .......... .......... .......... 17% 174M 12s Step #1: 399400K .......... .......... .......... .......... .......... 17% 200M 12s Step #1: 399450K .......... .......... .......... .......... .......... 17% 201M 12s Step #1: 399500K .......... .......... .......... .......... .......... 17% 198M 12s Step #1: 399550K .......... .......... .......... .......... .......... 17% 154M 12s Step #1: 399600K .......... .......... .......... .......... .......... 17% 206M 12s Step #1: 399650K .......... .......... .......... .......... .......... 17% 210M 12s Step #1: 399700K .......... .......... .......... .......... .......... 17% 194M 12s Step #1: 399750K .......... .......... .......... .......... .......... 17% 174M 12s Step #1: 399800K .......... .......... .......... .......... .......... 17% 194M 12s Step #1: 399850K .......... .......... .......... .......... .......... 17% 204M 12s Step #1: 399900K .......... .......... .......... .......... .......... 17% 204M 12s Step #1: 399950K .......... .......... .......... .......... .......... 17% 156M 12s Step #1: 400000K .......... .......... .......... .......... .......... 17% 183M 12s Step #1: 400050K .......... .......... .......... .......... .......... 17% 192M 12s Step #1: 400100K .......... .......... .......... .......... .......... 17% 208M 12s Step #1: 400150K .......... .......... .......... .......... .......... 17% 180M 12s Step #1: 400200K .......... .......... .......... .......... .......... 17% 215M 12s Step #1: 400250K .......... .......... .......... .......... .......... 17% 205M 12s Step #1: 400300K .......... .......... .......... .......... .......... 17% 157M 12s Step #1: 400350K .......... .......... .......... .......... .......... 17% 177M 12s Step #1: 400400K .......... .......... .......... .......... .......... 17% 206M 12s Step #1: 400450K .......... .......... .......... .......... .......... 17% 201M 12s Step #1: 400500K .......... .......... .......... .......... .......... 17% 196M 12s Step #1: 400550K .......... .......... .......... .......... .......... 17% 161M 12s Step #1: 400600K .......... .......... .......... .......... .......... 17% 201M 12s Step #1: 400650K .......... .......... .......... .......... .......... 17% 208M 12s Step #1: 400700K .......... .......... .......... .......... .......... 17% 196M 12s Step #1: 400750K .......... .......... .......... .......... .......... 17% 61.5M 12s Step #1: 400800K .......... .......... .......... .......... .......... 17% 191M 12s Step #1: 400850K .......... .......... .......... .......... .......... 17% 188M 12s Step #1: 400900K .......... .......... .......... .......... .......... 17% 216M 12s Step #1: 400950K .......... .......... .......... .......... .......... 17% 187M 12s Step #1: 401000K .......... .......... .......... .......... .......... 17% 199M 12s Step #1: 401050K .......... .......... .......... .......... .......... 17% 190M 12s Step #1: 401100K .......... .......... .......... .......... .......... 17% 253M 12s Step #1: 401150K .......... .......... .......... .......... .......... 17% 202M 12s Step #1: 401200K .......... .......... .......... .......... .......... 17% 202M 12s Step #1: 401250K .......... .......... .......... .......... .......... 17% 182M 12s Step #1: 401300K .......... .......... .......... .......... .......... 17% 200M 12s Step #1: 401350K .......... .......... .......... .......... .......... 17% 180M 12s Step #1: 401400K .......... .......... .......... .......... .......... 17% 198M 12s Step #1: 401450K .......... .......... .......... .......... .......... 17% 197M 12s Step #1: 401500K .......... .......... .......... .......... .......... 17% 197M 12s Step #1: 401550K .......... .......... .......... .......... .......... 17% 181M 12s Step #1: 401600K .......... .......... .......... .......... .......... 17% 190M 12s Step #1: 401650K .......... .......... .......... .......... .......... 17% 193M 12s Step #1: 401700K .......... .......... .......... .......... .......... 17% 193M 12s Step #1: 401750K .......... .......... .......... .......... .......... 17% 189M 12s Step #1: 401800K .......... .......... .......... .......... .......... 17% 213M 12s Step #1: 401850K .......... .......... .......... .......... .......... 17% 179M 12s Step #1: 401900K .......... .......... .......... .......... .......... 17% 194M 12s Step #1: 401950K .......... .......... .......... .......... .......... 17% 162M 12s Step #1: 402000K .......... .......... .......... .......... .......... 17% 202M 12s Step #1: 402050K .......... .......... .......... .......... .......... 17% 204M 12s Step #1: 402100K .......... .......... .......... .......... .......... 17% 201M 12s Step #1: 402150K .......... .......... .......... .......... .......... 17% 173M 12s Step #1: 402200K .......... .......... .......... .......... .......... 17% 195M 12s Step #1: 402250K .......... .......... .......... .......... .......... 17% 198M 12s Step #1: 402300K .......... .......... .......... .......... .......... 17% 221M 12s Step #1: 402350K .......... .......... .......... .......... .......... 17% 172M 12s Step #1: 402400K .......... .......... .......... .......... .......... 17% 195M 12s Step #1: 402450K .......... .......... .......... .......... .......... 17% 197M 12s Step #1: 402500K .......... .......... .......... .......... .......... 17% 207M 12s Step #1: 402550K .......... .......... .......... .......... .......... 17% 183M 12s Step #1: 402600K .......... .......... .......... .......... .......... 17% 180M 12s Step #1: 402650K .......... .......... .......... .......... .......... 17% 205M 12s Step #1: 402700K .......... .......... .......... .......... .......... 17% 204M 12s Step #1: 402750K .......... .......... .......... .......... .......... 17% 176M 12s Step #1: 402800K .......... .......... .......... .......... .......... 17% 62.2M 12s Step #1: 402850K .......... .......... .......... .......... .......... 17% 204M 12s Step #1: 402900K .......... .......... .......... .......... .......... 17% 120M 12s Step #1: 402950K .......... .......... .......... .......... .......... 17% 159M 12s Step #1: 403000K .......... .......... .......... .......... .......... 17% 191M 12s Step #1: 403050K .......... .......... .......... .......... .......... 17% 195M 12s Step #1: 403100K .......... .......... .......... .......... .......... 17% 176M 12s Step #1: 403150K .......... .......... .......... .......... .......... 17% 164M 12s Step #1: 403200K .......... .......... .......... .......... .......... 17% 178M 12s Step #1: 403250K .......... .......... .......... .......... .......... 17% 193M 12s Step #1: 403300K .......... .......... .......... .......... .......... 17% 201M 12s Step #1: 403350K .......... .......... .......... .......... .......... 17% 185M 12s Step #1: 403400K .......... .......... .......... .......... .......... 17% 177M 12s Step #1: 403450K .......... .......... .......... .......... .......... 17% 181M 12s Step #1: 403500K .......... .......... .......... .......... .......... 17% 190M 12s Step #1: 403550K .......... .......... .......... .......... .......... 17% 159M 12s Step #1: 403600K .......... .......... .......... .......... .......... 17% 176M 12s Step #1: 403650K .......... .......... .......... .......... .......... 17% 199M 12s Step #1: 403700K .......... .......... .......... .......... .......... 17% 192M 12s Step #1: 403750K .......... .......... .......... .......... .......... 17% 172M 12s Step #1: 403800K .......... .......... .......... .......... .......... 17% 181M 12s Step #1: 403850K .......... .......... .......... .......... .......... 17% 195M 12s Step #1: 403900K .......... .......... .......... .......... .......... 17% 107M 12s Step #1: 403950K .......... .......... .......... .......... .......... 17% 137M 12s Step #1: 404000K .......... .......... .......... .......... .......... 17% 182M 12s Step #1: 404050K .......... .......... .......... .......... .......... 17% 203M 12s Step #1: 404100K .......... .......... .......... .......... .......... 17% 195M 12s Step #1: 404150K .......... .......... .......... .......... .......... 17% 148M 12s Step #1: 404200K .......... .......... .......... .......... .......... 17% 192M 12s Step #1: 404250K .......... .......... .......... .......... .......... 17% 198M 12s Step #1: 404300K .......... .......... .......... .......... .......... 17% 185M 12s Step #1: 404350K .......... .......... .......... .......... .......... 17% 150M 12s Step #1: 404400K .......... .......... .......... .......... .......... 17% 194M 12s Step #1: 404450K .......... .......... .......... .......... .......... 17% 200M 12s Step #1: 404500K .......... .......... .......... .......... .......... 17% 204M 12s Step #1: 404550K .......... .......... .......... .......... .......... 17% 169M 12s Step #1: 404600K .......... .......... .......... .......... .......... 17% 199M 12s Step #1: 404650K .......... .......... .......... .......... .......... 17% 183M 12s Step #1: 404700K .......... .......... .......... .......... .......... 17% 203M 12s Step #1: 404750K .......... .......... .......... .......... .......... 17% 166M 12s Step #1: 404800K .......... .......... .......... .......... .......... 17% 206M 12s Step #1: 404850K .......... .......... .......... .......... .......... 17% 63.2M 12s Step #1: 404900K .......... .......... .......... .......... .......... 17% 179M 12s Step #1: 404950K .......... .......... .......... .......... .......... 17% 178M 12s Step #1: 405000K .......... .......... .......... .......... .......... 17% 195M 12s Step #1: 405050K .......... .......... .......... .......... .......... 17% 208M 12s Step #1: 405100K .......... .......... .......... .......... .......... 17% 205M 12s Step #1: 405150K .......... .......... .......... .......... .......... 17% 175M 12s Step #1: 405200K .......... .......... .......... .......... .......... 17% 193M 12s Step #1: 405250K .......... .......... .......... .......... .......... 17% 195M 12s Step #1: 405300K .......... .......... .......... .......... .......... 17% 208M 12s Step #1: 405350K .......... .......... .......... .......... .......... 17% 187M 12s Step #1: 405400K .......... .......... .......... .......... .......... 17% 174M 12s Step #1: 405450K .......... .......... .......... .......... .......... 17% 209M 12s Step #1: 405500K .......... .......... .......... .......... .......... 18% 221M 12s Step #1: 405550K .......... .......... .......... .......... .......... 18% 165M 12s Step #1: 405600K .......... .......... .......... .......... .......... 18% 194M 12s Step #1: 405650K .......... .......... .......... .......... .......... 18% 199M 12s Step #1: 405700K .......... .......... .......... .......... .......... 18% 221M 12s Step #1: 405750K .......... .......... .......... .......... .......... 18% 186M 12s Step #1: 405800K .......... .......... .......... .......... .......... 18% 175M 12s Step #1: 405850K .......... .......... .......... .......... .......... 18% 185M 12s Step #1: 405900K .......... .......... .......... .......... .......... 18% 206M 12s Step #1: 405950K .......... .......... .......... .......... .......... 18% 164M 12s Step #1: 406000K .......... .......... .......... .......... .......... 18% 201M 12s Step #1: 406050K .......... .......... .......... .......... .......... 18% 200M 12s Step #1: 406100K .......... .......... .......... .......... .......... 18% 203M 12s Step #1: 406150K .......... .......... .......... .......... .......... 18% 184M 12s Step #1: 406200K .......... .......... .......... .......... .......... 18% 195M 12s Step #1: 406250K .......... .......... .......... .......... .......... 18% 195M 12s Step #1: 406300K .......... .......... .......... .......... .......... 18% 203M 12s Step #1: 406350K .......... .......... .......... .......... .......... 18% 173M 12s Step #1: 406400K .......... .......... .......... .......... .......... 18% 203M 12s Step #1: 406450K .......... .......... .......... .......... .......... 18% 192M 12s Step #1: 406500K .......... .......... .......... .......... .......... 18% 199M 12s Step #1: 406550K .......... .......... .......... .......... .......... 18% 176M 12s Step #1: 406600K .......... .......... .......... .......... .......... 18% 183M 12s Step #1: 406650K .......... .......... .......... .......... .......... 18% 200M 12s Step #1: 406700K .......... .......... .......... .......... .......... 18% 201M 12s Step #1: 406750K .......... .......... .......... .......... .......... 18% 182M 12s Step #1: 406800K .......... .......... .......... .......... .......... 18% 210M 12s Step #1: 406850K .......... .......... .......... .......... .......... 18% 194M 12s Step #1: 406900K .......... .......... .......... .......... .......... 18% 67.3M 12s Step #1: 406950K .......... .......... .......... .......... .......... 18% 181M 12s Step #1: 407000K .......... .......... .......... .......... .......... 18% 209M 12s Step #1: 407050K .......... .......... .......... .......... .......... 18% 202M 12s Step #1: 407100K .......... .......... .......... .......... .......... 18% 196M 12s Step #1: 407150K .......... .......... .......... .......... .......... 18% 161M 12s Step #1: 407200K .......... .......... .......... .......... .......... 18% 194M 12s Step #1: 407250K .......... .......... .......... .......... .......... 18% 201M 12s Step #1: 407300K .......... .......... .......... .......... .......... 18% 190M 12s Step #1: 407350K .......... .......... .......... .......... .......... 18% 181M 12s Step #1: 407400K .......... .......... .......... .......... .......... 18% 215M 12s Step #1: 407450K .......... .......... .......... .......... .......... 18% 194M 12s Step #1: 407500K .......... .......... .......... .......... .......... 18% 194M 12s Step #1: 407550K .......... .......... .......... .......... .......... 18% 177M 12s Step #1: 407600K .......... .......... .......... .......... .......... 18% 209M 12s Step #1: 407650K .......... .......... .......... .......... .......... 18% 220M 12s Step #1: 407700K .......... .......... .......... .......... .......... 18% 176M 12s Step #1: 407750K .......... .......... .......... .......... .......... 18% 166M 12s Step #1: 407800K .......... .......... .......... .......... .......... 18% 207M 12s Step #1: 407850K .......... .......... .......... .......... .......... 18% 189M 12s Step #1: 407900K .......... .......... .......... .......... .......... 18% 198M 12s Step #1: 407950K .......... .......... .......... .......... .......... 18% 174M 12s Step #1: 408000K .......... .......... .......... .......... .......... 18% 184M 12s Step #1: 408050K .......... .......... .......... .......... .......... 18% 196M 12s Step #1: 408100K .......... .......... .......... .......... .......... 18% 206M 12s Step #1: 408150K .......... .......... .......... .......... .......... 18% 169M 12s Step #1: 408200K .......... .......... .......... .......... .......... 18% 203M 12s Step #1: 408250K .......... .......... .......... .......... .......... 18% 189M 12s Step #1: 408300K .......... .......... .......... .......... .......... 18% 215M 12s Step #1: 408350K .......... .......... .......... .......... .......... 18% 165M 12s Step #1: 408400K .......... .......... .......... .......... .......... 18% 189M 12s Step #1: 408450K .......... .......... .......... .......... .......... 18% 201M 12s Step #1: 408500K .......... .......... .......... .......... .......... 18% 195M 12s Step #1: 408550K .......... .......... .......... .......... .......... 18% 170M 12s Step #1: 408600K .......... .......... .......... .......... .......... 18% 192M 12s Step #1: 408650K .......... .......... .......... .......... .......... 18% 205M 12s Step #1: 408700K .......... .......... .......... .......... .......... 18% 209M 12s Step #1: 408750K .......... .......... .......... .......... .......... 18% 155M 12s Step #1: 408800K .......... .......... .......... .......... .......... 18% 201M 12s Step #1: 408850K .......... .......... .......... .......... .......... 18% 181M 12s Step #1: 408900K .......... .......... .......... .......... .......... 18% 201M 12s Step #1: 408950K .......... .......... .......... .......... .......... 18% 64.6M 12s Step #1: 409000K .......... .......... .......... .......... .......... 18% 179M 12s Step #1: 409050K .......... .......... .......... .......... .......... 18% 65.1M 12s Step #1: 409100K .......... .......... .......... .......... .......... 18% 195M 12s Step #1: 409150K .......... .......... .......... .......... .......... 18% 181M 12s Step #1: 409200K .......... .......... .......... .......... .......... 18% 200M 12s Step #1: 409250K .......... .......... .......... .......... .......... 18% 179M 12s Step #1: 409300K .......... .......... .......... .......... .......... 18% 202M 12s Step #1: 409350K .......... .......... .......... .......... .......... 18% 200M 12s Step #1: 409400K .......... .......... .......... .......... .......... 18% 213M 12s Step #1: 409450K .......... .......... .......... .......... .......... 18% 198M 12s Step #1: 409500K .......... .......... .......... .......... .......... 18% 175M 12s Step #1: 409550K .......... .......... .......... .......... .......... 18% 166M 12s Step #1: 409600K .......... .......... .......... .......... .......... 18% 204M 12s Step #1: 409650K .......... .......... .......... .......... .......... 18% 198M 12s Step #1: 409700K .......... .......... .......... .......... .......... 18% 192M 12s Step #1: 409750K .......... .......... .......... .......... .......... 18% 183M 12s Step #1: 409800K .......... .......... .......... .......... .......... 18% 168M 12s Step #1: 409850K .......... .......... .......... .......... .......... 18% 205M 12s Step #1: 409900K .......... .......... .......... .......... .......... 18% 207M 12s Step #1: 409950K .......... .......... .......... .......... .......... 18% 171M 12s Step #1: 410000K .......... .......... .......... .......... .......... 18% 173M 12s Step #1: 410050K .......... .......... .......... .......... .......... 18% 202M 12s Step #1: 410100K .......... .......... .......... .......... .......... 18% 200M 12s Step #1: 410150K .......... .......... .......... .......... .......... 18% 180M 12s Step #1: 410200K .......... .......... .......... .......... .......... 18% 190M 12s Step #1: 410250K .......... .......... .......... .......... .......... 18% 157M 12s Step #1: 410300K .......... .......... .......... .......... .......... 18% 199M 12s Step #1: 410350K .......... .......... .......... .......... .......... 18% 173M 12s Step #1: 410400K .......... .......... .......... .......... .......... 18% 209M 12s Step #1: 410450K .......... .......... .......... .......... .......... 18% 213M 12s Step #1: 410500K .......... .......... .......... .......... .......... 18% 203M 12s Step #1: 410550K .......... .......... .......... .......... .......... 18% 157M 12s Step #1: 410600K .......... .......... .......... .......... .......... 18% 204M 12s Step #1: 410650K .......... .......... .......... .......... .......... 18% 220M 12s Step #1: 410700K .......... .......... .......... .......... .......... 18% 193M 12s Step #1: 410750K .......... .......... .......... .......... .......... 18% 158M 12s Step #1: 410800K .......... .......... .......... .......... .......... 18% 195M 12s Step #1: 410850K .......... .......... .......... .......... .......... 18% 207M 12s Step #1: 410900K .......... .......... .......... .......... .......... 18% 199M 12s Step #1: 410950K .......... .......... .......... .......... .......... 18% 65.6M 12s Step #1: 411000K .......... .......... .......... .......... .......... 18% 212M 12s Step #1: 411050K .......... .......... .......... .......... .......... 18% 211M 12s Step #1: 411100K .......... .......... .......... .......... .......... 18% 223M 12s Step #1: 411150K .......... .......... .......... .......... .......... 18% 173M 12s Step #1: 411200K .......... .......... .......... .......... .......... 18% 208M 12s Step #1: 411250K .......... .......... .......... .......... .......... 18% 220M 12s Step #1: 411300K .......... .......... .......... .......... .......... 18% 204M 12s Step #1: 411350K .......... .......... .......... .......... .......... 18% 209M 12s Step #1: 411400K .......... .......... .......... .......... .......... 18% 195M 12s Step #1: 411450K .......... .......... .......... .......... .......... 18% 183M 12s Step #1: 411500K .......... .......... .......... .......... .......... 18% 207M 12s Step #1: 411550K .......... .......... .......... .......... .......... 18% 191M 12s Step #1: 411600K .......... .......... .......... .......... .......... 18% 241M 12s Step #1: 411650K .......... .......... .......... .......... .......... 18% 239M 12s Step #1: 411700K .......... .......... .......... .......... .......... 18% 162M 12s Step #1: 411750K .......... .......... .......... .......... .......... 18% 168M 12s Step #1: 411800K .......... .......... .......... .......... .......... 18% 192M 12s Step #1: 411850K .......... .......... .......... .......... .......... 18% 210M 12s Step #1: 411900K .......... .......... .......... .......... .......... 18% 191M 12s Step #1: 411950K .......... .......... .......... .......... .......... 18% 163M 12s Step #1: 412000K .......... .......... .......... .......... .......... 18% 206M 12s Step #1: 412050K .......... .......... .......... .......... .......... 18% 194M 12s Step #1: 412100K .......... .......... .......... .......... .......... 18% 212M 12s Step #1: 412150K .......... .......... .......... .......... .......... 18% 171M 12s Step #1: 412200K .......... .......... .......... .......... .......... 18% 184M 12s Step #1: 412250K .......... .......... .......... .......... .......... 18% 208M 12s Step #1: 412300K .......... .......... .......... .......... .......... 18% 194M 12s Step #1: 412350K .......... .......... .......... .......... .......... 18% 174M 12s Step #1: 412400K .......... .......... .......... .......... .......... 18% 224M 12s Step #1: 412450K .......... .......... .......... .......... .......... 18% 192M 12s Step #1: 412500K .......... .......... .......... .......... .......... 18% 171M 12s Step #1: 412550K .......... .......... .......... .......... .......... 18% 177M 12s Step #1: 412600K .......... .......... .......... .......... .......... 18% 209M 12s Step #1: 412650K .......... .......... .......... .......... .......... 18% 195M 12s Step #1: 412700K .......... .......... .......... .......... .......... 18% 202M 12s Step #1: 412750K .......... .......... .......... .......... .......... 18% 170M 12s Step #1: 412800K .......... .......... .......... .......... .......... 18% 210M 12s Step #1: 412850K .......... .......... .......... .......... .......... 18% 190M 12s Step #1: 412900K .......... .......... .......... .......... .......... 18% 192M 12s Step #1: 412950K .......... .......... .......... .......... .......... 18% 174M 12s Step #1: 413000K .......... .......... .......... .......... .......... 18% 67.0M 12s Step #1: 413050K .......... .......... .......... .......... .......... 18% 200M 12s Step #1: 413100K .......... .......... .......... .......... .......... 18% 182M 12s Step #1: 413150K .......... .......... .......... .......... .......... 18% 169M 12s Step #1: 413200K .......... .......... .......... .......... .......... 18% 229M 12s Step #1: 413250K .......... .......... .......... .......... .......... 18% 210M 12s Step #1: 413300K .......... .......... .......... .......... .......... 18% 228M 12s Step #1: 413350K .......... .......... .......... .......... .......... 18% 171M 12s Step #1: 413400K .......... .......... .......... .......... .......... 18% 212M 12s Step #1: 413450K .......... .......... .......... .......... .......... 18% 215M 12s Step #1: 413500K .......... .......... .......... .......... .......... 18% 252M 12s Step #1: 413550K .......... .......... .......... .......... .......... 18% 191M 12s Step #1: 413600K .......... .......... .......... .......... .......... 18% 219M 12s Step #1: 413650K .......... .......... .......... .......... .......... 18% 231M 12s Step #1: 413700K .......... .......... .......... .......... .......... 18% 251M 12s Step #1: 413750K .......... .......... .......... .......... .......... 18% 218M 12s Step #1: 413800K .......... .......... .......... .......... .......... 18% 239M 12s Step #1: 413850K .......... .......... .......... .......... .......... 18% 237M 12s Step #1: 413900K .......... .......... .......... .......... .......... 18% 232M 12s Step #1: 413950K .......... .......... .......... .......... .......... 18% 202M 12s Step #1: 414000K .......... .......... .......... .......... .......... 18% 254M 12s Step #1: 414050K .......... .......... .......... .......... .......... 18% 211M 12s Step #1: 414100K .......... .......... .......... .......... .......... 18% 184M 12s Step #1: 414150K .......... .......... .......... .......... .......... 18% 178M 12s Step #1: 414200K .......... .......... .......... .......... .......... 18% 196M 12s Step #1: 414250K .......... .......... .......... .......... .......... 18% 190M 12s Step #1: 414300K .......... .......... .......... .......... .......... 18% 206M 12s Step #1: 414350K .......... .......... .......... .......... .......... 18% 180M 12s Step #1: 414400K .......... .......... .......... .......... .......... 18% 194M 12s Step #1: 414450K .......... .......... .......... .......... .......... 18% 215M 12s Step #1: 414500K .......... .......... .......... .......... .......... 18% 211M 12s Step #1: 414550K .......... .......... .......... .......... .......... 18% 169M 12s Step #1: 414600K .......... .......... .......... .......... .......... 18% 185M 12s Step #1: 414650K .......... .......... .......... .......... .......... 18% 180M 12s Step #1: 414700K .......... .......... .......... .......... .......... 18% 204M 12s Step #1: 414750K .......... .......... .......... .......... .......... 18% 173M 12s Step #1: 414800K .......... .......... .......... .......... .......... 18% 207M 12s Step #1: 414850K .......... .......... .......... .......... .......... 18% 181M 12s Step #1: 414900K .......... .......... .......... .......... .......... 18% 177M 12s Step #1: 414950K .......... .......... .......... .......... .......... 18% 162M 12s Step #1: 415000K .......... .......... .......... .......... .......... 18% 177M 12s Step #1: 415050K .......... .......... .......... .......... .......... 18% 67.5M 12s Step #1: 415100K .......... .......... .......... .......... .......... 18% 228M 12s Step #1: 415150K .......... .......... .......... .......... .......... 18% 157M 12s Step #1: 415200K .......... .......... .......... .......... .......... 18% 201M 12s Step #1: 415250K .......... .......... .......... .......... .......... 18% 208M 12s Step #1: 415300K .......... .......... .......... .......... .......... 18% 181M 12s Step #1: 415350K .......... .......... .......... .......... .......... 18% 181M 12s Step #1: 415400K .......... .......... .......... .......... .......... 18% 202M 12s Step #1: 415450K .......... .......... .......... .......... .......... 18% 210M 12s Step #1: 415500K .......... .......... .......... .......... .......... 18% 156M 12s Step #1: 415550K .......... .......... .......... .......... .......... 18% 178M 12s Step #1: 415600K .......... .......... .......... .......... .......... 18% 193M 12s Step #1: 415650K .......... .......... .......... .......... .......... 18% 207M 12s Step #1: 415700K .......... .......... .......... .......... .......... 18% 191M 12s Step #1: 415750K .......... .......... .......... .......... .......... 18% 181M 12s Step #1: 415800K .......... .......... .......... .......... .......... 18% 204M 12s Step #1: 415850K .......... .......... .......... .......... .......... 18% 188M 12s Step #1: 415900K .......... .......... .......... .......... .......... 18% 188M 12s Step #1: 415950K .......... .......... .......... .......... .......... 18% 175M 12s Step #1: 416000K .......... .......... .......... .......... .......... 18% 203M 12s Step #1: 416050K .......... .......... .......... .......... .......... 18% 196M 12s Step #1: 416100K .......... .......... .......... .......... .......... 18% 199M 12s Step #1: 416150K .......... .......... .......... .......... .......... 18% 193M 12s Step #1: 416200K .......... .......... .......... .......... .......... 18% 199M 12s Step #1: 416250K .......... .......... .......... .......... .......... 18% 204M 12s Step #1: 416300K .......... .......... .......... .......... .......... 18% 190M 12s Step #1: 416350K .......... .......... .......... .......... .......... 18% 179M 12s Step #1: 416400K .......... .......... .......... .......... .......... 18% 182M 12s Step #1: 416450K .......... .......... .......... .......... .......... 18% 201M 12s Step #1: 416500K .......... .......... .......... .......... .......... 18% 194M 12s Step #1: 416550K .......... .......... .......... .......... .......... 18% 198M 12s Step #1: 416600K .......... .......... .......... .......... .......... 18% 209M 12s Step #1: 416650K .......... .......... .......... .......... .......... 18% 172M 12s Step #1: 416700K .......... .......... .......... .......... .......... 18% 194M 12s Step #1: 416750K .......... .......... .......... .......... .......... 18% 169M 12s Step #1: 416800K .......... .......... .......... .......... .......... 18% 200M 12s Step #1: 416850K .......... .......... .......... .......... .......... 18% 202M 12s Step #1: 416900K .......... .......... .......... .......... .......... 18% 186M 12s Step #1: 416950K .......... .......... .......... .......... .......... 18% 168M 12s Step #1: 417000K .......... .......... .......... .......... .......... 18% 201M 12s Step #1: 417050K .......... .......... .......... .......... .......... 18% 197M 12s Step #1: 417100K .......... .......... .......... .......... .......... 18% 70.5M 12s Step #1: 417150K .......... .......... .......... .......... .......... 18% 179M 12s Step #1: 417200K .......... .......... .......... .......... .......... 18% 187M 12s Step #1: 417250K .......... .......... .......... .......... .......... 18% 198M 12s Step #1: 417300K .......... .......... .......... .......... .......... 18% 203M 12s Step #1: 417350K .......... .......... .......... .......... .......... 18% 183M 12s Step #1: 417400K .......... .......... .......... .......... .......... 18% 196M 12s Step #1: 417450K .......... .......... .......... .......... .......... 18% 192M 12s Step #1: 417500K .......... .......... .......... .......... .......... 18% 192M 12s Step #1: 417550K .......... .......... .......... .......... .......... 18% 167M 12s Step #1: 417600K .......... .......... .......... .......... .......... 18% 214M 12s Step #1: 417650K .......... .......... .......... .......... .......... 18% 215M 12s Step #1: 417700K .......... .......... .......... .......... .......... 18% 207M 12s Step #1: 417750K .......... .......... .......... .......... .......... 18% 168M 12s Step #1: 417800K .......... .......... .......... .......... .......... 18% 200M 12s Step #1: 417850K .......... .......... .......... .......... .......... 18% 210M 12s Step #1: 417900K .......... .......... .......... .......... .......... 18% 201M 12s Step #1: 417950K .......... .......... .......... .......... .......... 18% 169M 12s Step #1: 418000K .......... .......... .......... .......... .......... 18% 196M 12s Step #1: 418050K .......... .......... .......... .......... .......... 18% 198M 12s Step #1: 418100K .......... .......... .......... .......... .......... 18% 206M 12s Step #1: 418150K .......... .......... .......... .......... .......... 18% 182M 12s Step #1: 418200K .......... .......... .......... .......... .......... 18% 190M 12s Step #1: 418250K .......... .......... .......... .......... .......... 18% 204M 12s Step #1: 418300K .......... .......... .......... .......... .......... 18% 224M 12s Step #1: 418350K .......... .......... .......... .......... .......... 18% 161M 12s Step #1: 418400K .......... .......... .......... .......... .......... 18% 195M 12s Step #1: 418450K .......... .......... .......... .......... .......... 18% 184M 12s Step #1: 418500K .......... .......... .......... .......... .......... 18% 214M 12s Step #1: 418550K .......... .......... .......... .......... .......... 18% 159M 12s Step #1: 418600K .......... .......... .......... .......... .......... 18% 219M 12s Step #1: 418650K .......... .......... .......... .......... .......... 18% 210M 12s Step #1: 418700K .......... .......... .......... .......... .......... 18% 227M 12s Step #1: 418750K .......... .......... .......... .......... .......... 18% 161M 12s Step #1: 418800K .......... .......... .......... .......... .......... 18% 170M 12s Step #1: 418850K .......... .......... .......... .......... .......... 18% 176M 12s Step #1: 418900K .......... .......... .......... .......... .......... 18% 205M 12s Step #1: 418950K .......... .......... .......... .......... .......... 18% 184M 12s Step #1: 419000K .......... .......... .......... .......... .......... 18% 196M 12s Step #1: 419050K .......... .......... .......... .......... .......... 18% 190M 12s Step #1: 419100K .......... .......... .......... .......... .......... 18% 198M 12s Step #1: 419150K .......... .......... .......... .......... .......... 18% 185M 12s Step #1: 419200K .......... .......... .......... .......... .......... 18% 199M 12s Step #1: 419250K .......... .......... .......... .......... .......... 18% 65.1M 12s Step #1: 419300K .......... .......... .......... .......... .......... 18% 206M 12s Step #1: 419350K .......... .......... .......... .......... .......... 18% 193M 12s Step #1: 419400K .......... .......... .......... .......... .......... 18% 188M 12s Step #1: 419450K .......... .......... .......... .......... .......... 18% 200M 12s Step #1: 419500K .......... .......... .......... .......... .......... 18% 196M 12s Step #1: 419550K .......... .......... .......... .......... .......... 18% 176M 12s Step #1: 419600K .......... .......... .......... .......... .......... 18% 213M 12s Step #1: 419650K .......... .......... .......... .......... .......... 18% 189M 12s Step #1: 419700K .......... .......... .......... .......... .......... 18% 206M 12s Step #1: 419750K .......... .......... .......... .......... .......... 18% 178M 12s Step #1: 419800K .......... .......... .......... .......... .......... 18% 196M 12s Step #1: 419850K .......... .......... .......... .......... .......... 18% 218M 12s Step #1: 419900K .......... .......... .......... .......... .......... 18% 200M 12s Step #1: 419950K .......... .......... .......... .......... .......... 18% 161M 12s Step #1: 420000K .......... .......... .......... .......... .......... 18% 185M 12s Step #1: 420050K .......... .......... .......... .......... .......... 18% 196M 12s Step #1: 420100K .......... .......... .......... .......... .......... 18% 209M 12s Step #1: 420150K .......... .......... .......... .......... .......... 18% 184M 12s Step #1: 420200K .......... .......... .......... .......... .......... 18% 211M 12s Step #1: 420250K .......... .......... .......... .......... .......... 18% 167M 12s Step #1: 420300K .......... .......... .......... .......... .......... 18% 209M 12s Step #1: 420350K .......... .......... .......... .......... .......... 18% 169M 12s Step #1: 420400K .......... .......... .......... .......... .......... 18% 208M 12s Step #1: 420450K .......... .......... .......... .......... .......... 18% 193M 12s Step #1: 420500K .......... .......... .......... .......... .......... 18% 194M 12s Step #1: 420550K .......... .......... .......... .......... .......... 18% 186M 12s Step #1: 420600K .......... .......... .......... .......... .......... 18% 189M 12s Step #1: 420650K .......... .......... .......... .......... .......... 18% 192M 12s Step #1: 420700K .......... .......... .......... .......... .......... 18% 195M 12s Step #1: 420750K .......... .......... .......... .......... .......... 18% 180M 12s Step #1: 420800K .......... .......... .......... .......... .......... 18% 171M 12s Step #1: 420850K .......... .......... .......... .......... .......... 18% 187M 12s Step #1: 420900K .......... .......... .......... .......... .......... 18% 209M 12s Step #1: 420950K .......... .......... .......... .......... .......... 18% 174M 12s Step #1: 421000K .......... .......... .......... .......... .......... 18% 205M 12s Step #1: 421050K .......... .......... .......... .......... .......... 18% 191M 12s Step #1: 421100K .......... .......... .......... .......... .......... 18% 206M 12s Step #1: 421150K .......... .......... .......... .......... .......... 18% 177M 12s Step #1: 421200K .......... .......... .......... .......... .......... 18% 210M 11s Step #1: 421250K .......... .......... .......... .......... .......... 18% 206M 11s Step #1: 421300K .......... .......... .......... .......... .......... 18% 67.2M 12s Step #1: 421350K .......... .......... .......... .......... .......... 18% 177M 12s Step #1: 421400K .......... .......... .......... .......... .......... 18% 214M 11s Step #1: 421450K .......... .......... .......... .......... .......... 18% 215M 11s Step #1: 421500K .......... .......... .......... .......... .......... 18% 223M 11s Step #1: 421550K .......... .......... .......... .......... .......... 18% 144M 11s Step #1: 421600K .......... .......... .......... .......... .......... 18% 202M 11s Step #1: 421650K .......... .......... .......... .......... .......... 18% 205M 11s Step #1: 421700K .......... .......... .......... .......... .......... 18% 206M 11s Step #1: 421750K .......... .......... .......... .......... .......... 18% 187M 11s Step #1: 421800K .......... .......... .......... .......... .......... 18% 202M 11s Step #1: 421850K .......... .......... .......... .......... .......... 18% 198M 11s Step #1: 421900K .......... .......... .......... .......... .......... 18% 111M 11s Step #1: 421950K .......... .......... .......... .......... .......... 18% 160M 11s Step #1: 422000K .......... .......... .......... .......... .......... 18% 188M 11s Step #1: 422050K .......... .......... .......... .......... .......... 18% 165M 11s Step #1: 422100K .......... .......... .......... .......... .......... 18% 189M 11s Step #1: 422150K .......... .......... .......... .......... .......... 18% 156M 11s Step #1: 422200K .......... .......... .......... .......... .......... 18% 178M 11s Step #1: 422250K .......... .......... .......... .......... .......... 18% 191M 11s Step #1: 422300K .......... .......... .......... .......... .......... 18% 188M 11s Step #1: 422350K .......... .......... .......... .......... .......... 18% 172M 11s Step #1: 422400K .......... .......... .......... .......... .......... 18% 180M 11s Step #1: 422450K .......... .......... .......... .......... .......... 18% 187M 11s Step #1: 422500K .......... .......... .......... .......... .......... 18% 193M 11s Step #1: 422550K .......... .......... .......... .......... .......... 18% 196M 11s Step #1: 422600K .......... .......... .......... .......... .......... 18% 170M 11s Step #1: 422650K .......... .......... .......... .......... .......... 18% 210M 11s Step #1: 422700K .......... .......... .......... .......... .......... 18% 208M 11s Step #1: 422750K .......... .......... .......... .......... .......... 18% 159M 11s Step #1: 422800K .......... .......... .......... .......... .......... 18% 172M 11s Step #1: 422850K .......... .......... .......... .......... .......... 18% 186M 11s Step #1: 422900K .......... .......... .......... .......... .......... 18% 208M 11s Step #1: 422950K .......... .......... .......... .......... .......... 18% 179M 11s Step #1: 423000K .......... .......... .......... .......... .......... 18% 188M 11s Step #1: 423050K .......... .......... .......... .......... .......... 18% 203M 11s Step #1: 423100K .......... .......... .......... .......... .......... 18% 182M 11s Step #1: 423150K .......... .......... .......... .......... .......... 18% 162M 11s Step #1: 423200K .......... .......... .......... .......... .......... 18% 186M 11s Step #1: 423250K .......... .......... .......... .......... .......... 18% 194M 11s Step #1: 423300K .......... .......... .......... .......... .......... 18% 190M 11s Step #1: 423350K .......... .......... .......... .......... .......... 18% 61.9M 11s Step #1: 423400K .......... .......... .......... .......... .......... 18% 200M 11s Step #1: 423450K .......... .......... .......... .......... .......... 18% 217M 11s Step #1: 423500K .......... .......... .......... .......... .......... 18% 217M 11s Step #1: 423550K .......... .......... .......... .......... .......... 18% 178M 11s Step #1: 423600K .......... .......... .......... .......... .......... 18% 194M 11s Step #1: 423650K .......... .......... .......... .......... .......... 18% 197M 11s Step #1: 423700K .......... .......... .......... .......... .......... 18% 190M 11s Step #1: 423750K .......... .......... .......... .......... .......... 18% 186M 11s Step #1: 423800K .......... .......... .......... .......... .......... 18% 210M 11s Step #1: 423850K .......... .......... .......... .......... .......... 18% 202M 11s Step #1: 423900K .......... .......... .......... .......... .......... 18% 198M 11s Step #1: 423950K .......... .......... .......... .......... .......... 18% 190M 11s Step #1: 424000K .......... .......... .......... .......... .......... 18% 185M 11s Step #1: 424050K .......... .......... .......... .......... .......... 18% 197M 11s Step #1: 424100K .......... .......... .......... .......... .......... 18% 204M 11s Step #1: 424150K .......... .......... .......... .......... .......... 18% 182M 11s Step #1: 424200K .......... .......... .......... .......... .......... 18% 206M 11s Step #1: 424250K .......... .......... .......... .......... .......... 18% 191M 11s Step #1: 424300K .......... .......... .......... .......... .......... 18% 207M 11s Step #1: 424350K .......... .......... .......... .......... .......... 18% 151M 11s Step #1: 424400K .......... .......... .......... .......... .......... 18% 197M 11s Step #1: 424450K .......... .......... .......... .......... .......... 18% 180M 11s Step #1: 424500K .......... .......... .......... .......... .......... 18% 204M 11s Step #1: 424550K .......... .......... .......... .......... .......... 18% 186M 11s Step #1: 424600K .......... .......... .......... .......... .......... 18% 193M 11s Step #1: 424650K .......... .......... .......... .......... .......... 18% 199M 11s Step #1: 424700K .......... .......... .......... .......... .......... 18% 206M 11s Step #1: 424750K .......... .......... .......... .......... .......... 18% 158M 11s Step #1: 424800K .......... .......... .......... .......... .......... 18% 188M 11s Step #1: 424850K .......... .......... .......... .......... .......... 18% 179M 11s Step #1: 424900K .......... .......... .......... .......... .......... 18% 209M 11s Step #1: 424950K .......... .......... .......... .......... .......... 18% 160M 11s Step #1: 425000K .......... .......... .......... .......... .......... 18% 192M 11s Step #1: 425050K .......... .......... .......... .......... .......... 18% 196M 11s Step #1: 425100K .......... .......... .......... .......... .......... 18% 190M 11s Step #1: 425150K .......... .......... .......... .......... .......... 18% 158M 11s Step #1: 425200K .......... .......... .......... .......... .......... 18% 196M 11s Step #1: 425250K .......... .......... .......... .......... .......... 18% 195M 11s Step #1: 425300K .......... .......... .......... .......... .......... 18% 209M 11s Step #1: 425350K .......... .......... .......... .......... .......... 18% 160M 11s Step #1: 425400K .......... .......... .......... .......... .......... 18% 66.1M 11s Step #1: 425450K .......... .......... .......... .......... .......... 18% 222M 11s Step #1: 425500K .......... .......... .......... .......... .......... 18% 213M 11s Step #1: 425550K .......... .......... .......... .......... .......... 18% 164M 11s Step #1: 425600K .......... .......... .......... .......... .......... 18% 196M 11s Step #1: 425650K .......... .......... .......... .......... .......... 18% 202M 11s Step #1: 425700K .......... .......... .......... .......... .......... 18% 193M 11s Step #1: 425750K .......... .......... .......... .......... .......... 18% 171M 11s Step #1: 425800K .......... .......... .......... .......... .......... 18% 205M 11s Step #1: 425850K .......... .......... .......... .......... .......... 18% 207M 11s Step #1: 425900K .......... .......... .......... .......... .......... 18% 182M 11s Step #1: 425950K .......... .......... .......... .......... .......... 18% 161M 11s Step #1: 426000K .......... .......... .......... .......... .......... 18% 205M 11s Step #1: 426050K .......... .......... .......... .......... .......... 18% 208M 11s Step #1: 426100K .......... .......... .......... .......... .......... 18% 207M 11s Step #1: 426150K .......... .......... .......... .......... .......... 18% 174M 11s Step #1: 426200K .......... .......... .......... .......... .......... 18% 190M 11s Step #1: 426250K .......... .......... .......... .......... .......... 18% 189M 11s Step #1: 426300K .......... .......... .......... .......... .......... 18% 185M 11s Step #1: 426350K .......... .......... .......... .......... .......... 18% 171M 11s Step #1: 426400K .......... .......... .......... .......... .......... 18% 207M 11s Step #1: 426450K .......... .......... .......... .......... .......... 18% 195M 11s Step #1: 426500K .......... .......... .......... .......... .......... 18% 197M 11s Step #1: 426550K .......... .......... .......... .......... .......... 18% 178M 11s Step #1: 426600K .......... .......... .......... .......... .......... 18% 197M 11s Step #1: 426650K .......... .......... .......... .......... .......... 18% 181M 11s Step #1: 426700K .......... .......... .......... .......... .......... 18% 199M 11s Step #1: 426750K .......... .......... .......... .......... .......... 18% 173M 11s Step #1: 426800K .......... .......... .......... .......... .......... 18% 188M 11s Step #1: 426850K .......... .......... .......... .......... .......... 18% 192M 11s Step #1: 426900K .......... .......... .......... .......... .......... 18% 191M 11s Step #1: 426950K .......... .......... .......... .......... .......... 18% 185M 11s Step #1: 427000K .......... .......... .......... .......... .......... 18% 195M 11s Step #1: 427050K .......... .......... .......... .......... .......... 18% 188M 11s Step #1: 427100K .......... .......... .......... .......... .......... 18% 211M 11s Step #1: 427150K .......... .......... .......... .......... .......... 18% 187M 11s Step #1: 427200K .......... .......... .......... .......... .......... 18% 191M 11s Step #1: 427250K .......... .......... .......... .......... .......... 18% 175M 11s Step #1: 427300K .......... .......... .......... .......... .......... 18% 185M 11s Step #1: 427350K .......... .......... .......... .......... .......... 18% 183M 11s Step #1: 427400K .......... .......... .......... .......... .......... 18% 201M 11s Step #1: 427450K .......... .......... .......... .......... .......... 18% 63.0M 11s Step #1: 427500K .......... .......... .......... .......... .......... 18% 194M 11s Step #1: 427550K .......... .......... .......... .......... .......... 18% 178M 11s Step #1: 427600K .......... .......... .......... .......... .......... 18% 207M 11s Step #1: 427650K .......... .......... .......... .......... .......... 18% 188M 11s Step #1: 427700K .......... .......... .......... .......... .......... 18% 202M 11s Step #1: 427750K .......... .......... .......... .......... .......... 18% 181M 11s Step #1: 427800K .......... .......... .......... .......... .......... 18% 198M 11s Step #1: 427850K .......... .......... .......... .......... .......... 18% 204M 11s Step #1: 427900K .......... .......... .......... .......... .......... 18% 203M 11s Step #1: 427950K .......... .......... .......... .......... .......... 18% 174M 11s Step #1: 428000K .......... .......... .......... .......... .......... 18% 209M 11s Step #1: 428050K .......... .......... .......... .......... .......... 19% 208M 11s Step #1: 428100K .......... .......... .......... .......... .......... 19% 201M 11s Step #1: 428150K .......... .......... .......... .......... .......... 19% 152M 11s Step #1: 428200K .......... .......... .......... .......... .......... 19% 203M 11s Step #1: 428250K .......... .......... .......... .......... .......... 19% 209M 11s Step #1: 428300K .......... .......... .......... .......... .......... 19% 216M 11s Step #1: 428350K .......... .......... .......... .......... .......... 19% 173M 11s Step #1: 428400K .......... .......... .......... .......... .......... 19% 200M 11s Step #1: 428450K .......... .......... .......... .......... .......... 19% 176M 11s Step #1: 428500K .......... .......... .......... .......... .......... 19% 190M 11s Step #1: 428550K .......... .......... .......... .......... .......... 19% 177M 11s Step #1: 428600K .......... .......... .......... .......... .......... 19% 197M 11s Step #1: 428650K .......... .......... .......... .......... .......... 19% 211M 11s Step #1: 428700K .......... .......... .......... .......... .......... 19% 181M 11s Step #1: 428750K .......... .......... .......... .......... .......... 19% 158M 11s Step #1: 428800K .......... .......... .......... .......... .......... 19% 216M 11s Step #1: 428850K .......... .......... .......... .......... .......... 19% 214M 11s Step #1: 428900K .......... .......... .......... .......... .......... 19% 201M 11s Step #1: 428950K .......... .......... .......... .......... .......... 19% 175M 11s Step #1: 429000K .......... .......... .......... .......... .......... 19% 185M 11s Step #1: 429050K .......... .......... .......... .......... .......... 19% 201M 11s Step #1: 429100K .......... .......... .......... .......... .......... 19% 198M 11s Step #1: 429150K .......... .......... .......... .......... .......... 19% 159M 11s Step #1: 429200K .......... .......... .......... .......... .......... 19% 196M 11s Step #1: 429250K .......... .......... .......... .......... .......... 19% 224M 11s Step #1: 429300K .......... .......... .......... .......... .......... 19% 176M 11s Step #1: 429350K .......... .......... .......... .......... .......... 19% 174M 11s Step #1: 429400K .......... .......... .......... .......... .......... 19% 195M 11s Step #1: 429450K .......... .......... .......... .......... .......... 19% 185M 11s Step #1: 429500K .......... .......... .......... .......... .......... 19% 68.2M 11s Step #1: 429550K .......... .......... .......... .......... .......... 19% 171M 11s Step #1: 429600K .......... .......... .......... .......... .......... 19% 201M 11s Step #1: 429650K .......... .......... .......... .......... .......... 19% 207M 11s Step #1: 429700K .......... .......... .......... .......... .......... 19% 206M 11s Step #1: 429750K .......... .......... .......... .......... .......... 19% 177M 11s Step #1: 429800K .......... .......... .......... .......... .......... 19% 208M 11s Step #1: 429850K .......... .......... .......... .......... .......... 19% 206M 11s Step #1: 429900K .......... .......... .......... .......... .......... 19% 213M 11s Step #1: 429950K .......... .......... .......... .......... .......... 19% 175M 11s Step #1: 430000K .......... .......... .......... .......... .......... 19% 202M 11s Step #1: 430050K .......... .......... .......... .......... .......... 19% 216M 11s Step #1: 430100K .......... .......... .......... .......... .......... 19% 150M 11s Step #1: 430150K .......... .......... .......... .......... .......... 19% 174M 11s Step #1: 430200K .......... .......... .......... .......... .......... 19% 190M 11s Step #1: 430250K .......... .......... .......... .......... .......... 19% 196M 11s Step #1: 430300K .......... .......... .......... .......... .......... 19% 190M 11s Step #1: 430350K .......... .......... .......... .......... .......... 19% 156M 11s Step #1: 430400K .......... .......... .......... .......... .......... 19% 178M 11s Step #1: 430450K .......... .......... .......... .......... .......... 19% 205M 11s Step #1: 430500K .......... .......... .......... .......... .......... 19% 194M 11s Step #1: 430550K .......... .......... .......... .......... .......... 19% 173M 11s Step #1: 430600K .......... .......... .......... .......... .......... 19% 196M 11s Step #1: 430650K .......... .......... .......... .......... .......... 19% 202M 11s Step #1: 430700K .......... .......... .......... .......... .......... 19% 217M 11s Step #1: 430750K .......... .......... .......... .......... .......... 19% 165M 11s Step #1: 430800K .......... .......... .......... .......... .......... 19% 183M 11s Step #1: 430850K .......... .......... .......... .......... .......... 19% 199M 11s Step #1: 430900K .......... .......... .......... .......... .......... 19% 201M 11s Step #1: 430950K .......... .......... .......... .......... .......... 19% 178M 11s Step #1: 431000K .......... .......... .......... .......... .......... 19% 194M 11s Step #1: 431050K .......... .......... .......... .......... .......... 19% 182M 11s Step #1: 431100K .......... .......... .......... .......... .......... 19% 186M 11s Step #1: 431150K .......... .......... .......... .......... .......... 19% 161M 11s Step #1: 431200K .......... .......... .......... .......... .......... 19% 212M 11s Step #1: 431250K .......... .......... .......... .......... .......... 19% 193M 11s Step #1: 431300K .......... .......... .......... .......... .......... 19% 195M 11s Step #1: 431350K .......... .......... .......... .......... .......... 19% 171M 11s Step #1: 431400K .......... .......... .......... .......... .......... 19% 205M 11s Step #1: 431450K .......... .......... .......... .......... .......... 19% 223M 11s Step #1: 431500K .......... .......... .......... .......... .......... 19% 204M 11s Step #1: 431550K .......... .......... .......... .......... .......... 19% 62.5M 11s Step #1: 431600K .......... .......... .......... .......... .......... 19% 207M 11s Step #1: 431650K .......... .......... .......... .......... .......... 19% 202M 11s Step #1: 431700K .......... .......... .......... .......... .......... 19% 213M 11s Step #1: 431750K .......... .......... .......... .......... .......... 19% 190M 11s Step #1: 431800K .......... .......... .......... .......... .......... 19% 197M 11s Step #1: 431850K .......... .......... .......... .......... .......... 19% 185M 11s Step #1: 431900K .......... .......... .......... .......... .......... 19% 211M 11s Step #1: 431950K .......... .......... .......... .......... .......... 19% 158M 11s Step #1: 432000K .......... .......... .......... .......... .......... 19% 197M 11s Step #1: 432050K .......... .......... .......... .......... .......... 19% 199M 11s Step #1: 432100K .......... .......... .......... .......... .......... 19% 217M 11s Step #1: 432150K .......... .......... .......... .......... .......... 19% 180M 11s Step #1: 432200K .......... .......... .......... .......... .......... 19% 197M 11s Step #1: 432250K .......... .......... .......... .......... .......... 19% 199M 11s Step #1: 432300K .......... .......... .......... .......... .......... 19% 189M 11s Step #1: 432350K .......... .......... .......... .......... .......... 19% 166M 11s Step #1: 432400K .......... .......... .......... .......... .......... 19% 205M 11s Step #1: 432450K .......... .......... .......... .......... .......... 19% 202M 11s Step #1: 432500K .......... .......... .......... .......... .......... 19% 199M 11s Step #1: 432550K .......... .......... .......... .......... .......... 19% 167M 11s Step #1: 432600K .......... .......... .......... .......... .......... 19% 200M 11s Step #1: 432650K .......... .......... .......... .......... .......... 19% 199M 11s Step #1: 432700K .......... .......... .......... .......... .......... 19% 206M 11s Step #1: 432750K .......... .......... .......... .......... .......... 19% 180M 11s Step #1: 432800K .......... .......... .......... .......... .......... 19% 184M 11s Step #1: 432850K .......... .......... .......... .......... .......... 19% 197M 11s Step #1: 432900K .......... .......... .......... .......... .......... 19% 204M 11s Step #1: 432950K .......... .......... .......... .......... .......... 19% 166M 11s Step #1: 433000K .......... .......... .......... .......... .......... 19% 190M 11s Step #1: 433050K .......... .......... .......... .......... .......... 19% 206M 11s Step #1: 433100K .......... .......... .......... .......... .......... 19% 224M 11s Step #1: 433150K .......... .......... .......... .......... .......... 19% 168M 11s Step #1: 433200K .......... .......... .......... .......... .......... 19% 178M 11s Step #1: 433250K .......... .......... .......... .......... .......... 19% 202M 11s Step #1: 433300K .......... .......... .......... .......... .......... 19% 189M 11s Step #1: 433350K .......... .......... .......... .......... .......... 19% 188M 11s Step #1: 433400K .......... .......... .......... .......... .......... 19% 219M 11s Step #1: 433450K .......... .......... .......... .......... .......... 19% 182M 11s Step #1: 433500K .......... .......... .......... .......... .......... 19% 183M 11s Step #1: 433550K .......... .......... .......... .......... .......... 19% 178M 11s Step #1: 433600K .......... .......... .......... .......... .......... 19% 68.2M 11s Step #1: 433650K .......... .......... .......... .......... .......... 19% 216M 11s Step #1: 433700K .......... .......... .......... .......... .......... 19% 200M 11s Step #1: 433750K .......... .......... .......... .......... .......... 19% 177M 11s Step #1: 433800K .......... .......... .......... .......... .......... 19% 208M 11s Step #1: 433850K .......... .......... .......... .......... .......... 19% 184M 11s Step #1: 433900K .......... .......... .......... .......... .......... 19% 169M 11s Step #1: 433950K .......... .......... .......... .......... .......... 19% 165M 11s Step #1: 434000K .......... .......... .......... .......... .......... 19% 201M 11s Step #1: 434050K .......... .......... .......... .......... .......... 19% 203M 11s Step #1: 434100K .......... .......... .......... .......... .......... 19% 165M 11s Step #1: 434150K .......... .......... .......... .......... .......... 19% 166M 11s Step #1: 434200K .......... .......... .......... .......... .......... 19% 187M 11s Step #1: 434250K .......... .......... .......... .......... .......... 19% 208M 11s Step #1: 434300K .......... .......... .......... .......... .......... 19% 208M 11s Step #1: 434350K .......... .......... .......... .......... .......... 19% 169M 11s Step #1: 434400K .......... .......... .......... .......... .......... 19% 200M 11s Step #1: 434450K .......... .......... .......... .......... .......... 19% 179M 11s Step #1: 434500K .......... .......... .......... .......... .......... 19% 209M 11s Step #1: 434550K .......... .......... .......... .......... .......... 19% 187M 11s Step #1: 434600K .......... .......... .......... .......... .......... 19% 206M 11s Step #1: 434650K .......... .......... .......... .......... .......... 19% 195M 11s Step #1: 434700K .......... .......... .......... .......... .......... 19% 208M 11s Step #1: 434750K .......... .......... .......... .......... .......... 19% 175M 11s Step #1: 434800K .......... .......... .......... .......... .......... 19% 203M 11s Step #1: 434850K .......... .......... .......... .......... .......... 19% 185M 11s Step #1: 434900K .......... .......... .......... .......... .......... 19% 204M 11s Step #1: 434950K .......... .......... .......... .......... .......... 19% 194M 11s Step #1: 435000K .......... .......... .......... .......... .......... 19% 205M 11s Step #1: 435050K .......... .......... .......... .......... .......... 19% 185M 11s Step #1: 435100K .......... .......... .......... .......... .......... 19% 188M 11s Step #1: 435150K .......... .......... .......... .......... .......... 19% 159M 11s Step #1: 435200K .......... .......... .......... .......... .......... 19% 204M 11s Step #1: 435250K .......... .......... .......... .......... .......... 19% 200M 11s Step #1: 435300K .......... .......... .......... .......... .......... 19% 208M 11s Step #1: 435350K .......... .......... .......... .......... .......... 19% 183M 11s Step #1: 435400K .......... .......... .......... .......... .......... 19% 180M 11s Step #1: 435450K .......... .......... .......... .......... .......... 19% 204M 11s Step #1: 435500K .......... .......... .......... .......... .......... 19% 217M 11s Step #1: 435550K .......... .......... .......... .......... .......... 19% 177M 11s Step #1: 435600K .......... .......... .......... .......... .......... 19% 186M 11s Step #1: 435650K .......... .......... .......... .......... .......... 19% 66.7M 11s Step #1: 435700K .......... .......... .......... .......... .......... 19% 203M 11s Step #1: 435750K .......... .......... .......... .......... .......... 19% 178M 11s Step #1: 435800K .......... .......... .......... .......... .......... 19% 207M 11s Step #1: 435850K .......... .......... .......... .......... .......... 19% 201M 11s Step #1: 435900K .......... .......... .......... .......... .......... 19% 210M 11s Step #1: 435950K .......... .......... .......... .......... .......... 19% 181M 11s Step #1: 436000K .......... .......... .......... .......... .......... 19% 204M 11s Step #1: 436050K .......... .......... .......... .......... .......... 19% 197M 11s Step #1: 436100K .......... .......... .......... .......... .......... 19% 217M 11s Step #1: 436150K .......... .......... .......... .......... .......... 19% 168M 11s Step #1: 436200K .......... .......... .......... .......... .......... 19% 204M 11s Step #1: 436250K .......... .......... .......... .......... .......... 19% 219M 11s Step #1: 436300K .......... .......... .......... .......... .......... 19% 206M 11s Step #1: 436350K .......... .......... .......... .......... .......... 19% 146M 11s Step #1: 436400K .......... .......... .......... .......... .......... 19% 160M 11s Step #1: 436450K .......... .......... .......... .......... .......... 19% 216M 11s Step #1: 436500K .......... .......... .......... .......... .......... 19% 214M 11s Step #1: 436550K .......... .......... .......... .......... .......... 19% 180M 11s Step #1: 436600K .......... .......... .......... .......... .......... 19% 210M 11s Step #1: 436650K .......... .......... .......... .......... .......... 19% 200M 11s Step #1: 436700K .......... .......... .......... .......... .......... 19% 204M 11s Step #1: 436750K .......... .......... .......... .......... .......... 19% 154M 11s Step #1: 436800K .......... .......... .......... .......... .......... 19% 189M 11s Step #1: 436850K .......... .......... .......... .......... .......... 19% 197M 11s Step #1: 436900K .......... .......... .......... .......... .......... 19% 175M 11s Step #1: 436950K .......... .......... .......... .......... .......... 19% 170M 11s Step #1: 437000K .......... .......... .......... .......... .......... 19% 196M 11s Step #1: 437050K .......... .......... .......... .......... .......... 19% 207M 11s Step #1: 437100K .......... .......... .......... .......... .......... 19% 208M 11s Step #1: 437150K .......... .......... .......... .......... .......... 19% 167M 11s Step #1: 437200K .......... .......... .......... .......... .......... 19% 219M 11s Step #1: 437250K .......... .......... .......... .......... .......... 19% 199M 11s Step #1: 437300K .......... .......... .......... .......... .......... 19% 211M 11s Step #1: 437350K .......... .......... .......... .......... .......... 19% 181M 11s Step #1: 437400K .......... .......... .......... .......... .......... 19% 194M 11s Step #1: 437450K .......... .......... .......... .......... .......... 19% 205M 11s Step #1: 437500K .......... .......... .......... .......... .......... 19% 221M 11s Step #1: 437550K .......... .......... .......... .......... .......... 19% 170M 11s Step #1: 437600K .......... .......... .......... .......... .......... 19% 189M 11s Step #1: 437650K .......... .......... .......... .......... .......... 19% 185M 11s Step #1: 437700K .......... .......... .......... .......... .......... 19% 67.9M 11s Step #1: 437750K .......... .......... .......... .......... .......... 19% 175M 11s Step #1: 437800K .......... .......... .......... .......... .......... 19% 228M 11s Step #1: 437850K .......... .......... .......... .......... .......... 19% 205M 11s Step #1: 437900K .......... .......... .......... .......... .......... 19% 224M 11s Step #1: 437950K .......... .......... .......... .......... .......... 19% 166M 11s Step #1: 438000K .......... .......... .......... .......... .......... 19% 207M 11s Step #1: 438050K .......... .......... .......... .......... .......... 19% 192M 11s Step #1: 438100K .......... .......... .......... .......... .......... 19% 210M 11s Step #1: 438150K .......... .......... .......... .......... .......... 19% 194M 11s Step #1: 438200K .......... .......... .......... .......... .......... 19% 191M 11s Step #1: 438250K .......... .......... .......... .......... .......... 19% 193M 11s Step #1: 438300K .......... .......... .......... .......... .......... 19% 209M 11s Step #1: 438350K .......... .......... .......... .......... .......... 19% 166M 11s Step #1: 438400K .......... .......... .......... .......... .......... 19% 214M 11s Step #1: 438450K .......... .......... .......... .......... .......... 19% 189M 11s Step #1: 438500K .......... .......... .......... .......... .......... 19% 206M 11s Step #1: 438550K .......... .......... .......... .......... .......... 19% 191M 11s Step #1: 438600K .......... .......... .......... .......... .......... 19% 223M 11s Step #1: 438650K .......... .......... .......... .......... .......... 19% 199M 11s Step #1: 438700K .......... .......... .......... .......... .......... 19% 190M 11s Step #1: 438750K .......... .......... .......... .......... .......... 19% 155M 11s Step #1: 438800K .......... .......... .......... .......... .......... 19% 199M 11s Step #1: 438850K .......... .......... .......... .......... .......... 19% 200M 11s Step #1: 438900K .......... .......... .......... .......... .......... 19% 199M 11s Step #1: 438950K .......... .......... .......... .......... .......... 19% 170M 11s Step #1: 439000K .......... .......... .......... .......... .......... 19% 180M 11s Step #1: 439050K .......... .......... .......... .......... .......... 19% 208M 11s Step #1: 439100K .......... .......... .......... .......... .......... 19% 208M 11s Step #1: 439150K .......... .......... .......... .......... .......... 19% 163M 11s Step #1: 439200K .......... .......... .......... .......... .......... 19% 183M 11s Step #1: 439250K .......... .......... .......... .......... .......... 19% 200M 11s Step #1: 439300K .......... .......... .......... .......... .......... 19% 204M 11s Step #1: 439350K .......... .......... .......... .......... .......... 19% 183M 11s Step #1: 439400K .......... .......... .......... .......... .......... 19% 183M 11s Step #1: 439450K .......... .......... .......... .......... .......... 19% 194M 11s Step #1: 439500K .......... .......... .......... .......... .......... 19% 195M 11s Step #1: 439550K .......... .......... .......... .......... .......... 19% 177M 11s Step #1: 439600K .......... .......... .......... .......... .......... 19% 198M 11s Step #1: 439650K .......... .......... .......... .......... .......... 19% 202M 11s Step #1: 439700K .......... .......... .......... .......... .......... 19% 178M 11s Step #1: 439750K .......... .......... .......... .......... .......... 19% 67.4M 11s Step #1: 439800K .......... .......... .......... .......... .......... 19% 233M 11s Step #1: 439850K .......... .......... .......... .......... .......... 19% 223M 11s Step #1: 439900K .......... .......... .......... .......... .......... 19% 190M 11s Step #1: 439950K .......... .......... .......... .......... .......... 19% 191M 11s Step #1: 440000K .......... .......... .......... .......... .......... 19% 178M 11s Step #1: 440050K .......... .......... .......... .......... .......... 19% 207M 11s Step #1: 440100K .......... .......... .......... .......... .......... 19% 209M 11s Step #1: 440150K .......... .......... .......... .......... .......... 19% 183M 11s Step #1: 440200K .......... .......... .......... .......... .......... 19% 215M 11s Step #1: 440250K .......... .......... .......... .......... .......... 19% 188M 11s Step #1: 440300K .......... .......... .......... .......... .......... 19% 196M 11s Step #1: 440350K .......... .......... .......... .......... .......... 19% 178M 11s Step #1: 440400K .......... .......... .......... .......... .......... 19% 209M 11s Step #1: 440450K .......... .......... .......... .......... .......... 19% 205M 11s Step #1: 440500K .......... .......... .......... .......... .......... 19% 191M 11s Step #1: 440550K .......... .......... .......... .......... .......... 19% 183M 11s Step #1: 440600K .......... .......... .......... .......... .......... 19% 212M 11s Step #1: 440650K .......... .......... .......... .......... .......... 19% 203M 11s Step #1: 440700K .......... .......... .......... .......... .......... 19% 180M 11s Step #1: 440750K .......... .......... .......... .......... .......... 19% 162M 11s Step #1: 440800K .......... .......... .......... .......... .......... 19% 209M 11s Step #1: 440850K .......... .......... .......... .......... .......... 19% 175M 11s Step #1: 440900K .......... .......... .......... .......... .......... 19% 199M 11s Step #1: 440950K .......... .......... .......... .......... .......... 19% 174M 11s Step #1: 441000K .......... .......... .......... .......... .......... 19% 191M 11s Step #1: 441050K .......... .......... .......... .......... .......... 19% 211M 11s Step #1: 441100K .......... .......... .......... .......... .......... 19% 202M 11s Step #1: 441150K .......... .......... .......... .......... .......... 19% 185M 11s Step #1: 441200K .......... .......... .......... .......... .......... 19% 210M 11s Step #1: 441250K .......... .......... .......... .......... .......... 19% 194M 11s Step #1: 441300K .......... .......... .......... .......... .......... 19% 195M 11s Step #1: 441350K .......... .......... .......... .......... .......... 19% 186M 11s Step #1: 441400K .......... .......... .......... .......... .......... 19% 212M 11s Step #1: 441450K .......... .......... .......... .......... .......... 19% 212M 11s Step #1: 441500K .......... .......... .......... .......... .......... 19% 174M 11s Step #1: 441550K .......... .......... .......... .......... .......... 19% 166M 11s Step #1: 441600K .......... .......... .......... .......... .......... 19% 210M 11s Step #1: 441650K .......... .......... .......... .......... .......... 19% 206M 11s Step #1: 441700K .......... .......... .......... .......... .......... 19% 190M 11s Step #1: 441750K .......... .......... .......... .......... .......... 19% 178M 11s Step #1: 441800K .......... .......... .......... .......... .......... 19% 66.1M 11s Step #1: 441850K .......... .......... .......... .......... .......... 19% 201M 11s Step #1: 441900K .......... .......... .......... .......... .......... 19% 207M 11s Step #1: 441950K .......... .......... .......... .......... .......... 19% 178M 11s Step #1: 442000K .......... .......... .......... .......... .......... 19% 193M 11s Step #1: 442050K .......... .......... .......... .......... .......... 19% 216M 11s Step #1: 442100K .......... .......... .......... .......... .......... 19% 188M 11s Step #1: 442150K .......... .......... .......... .......... .......... 19% 176M 11s Step #1: 442200K .......... .......... .......... .......... .......... 19% 195M 11s Step #1: 442250K .......... .......... .......... .......... .......... 19% 210M 11s Step #1: 442300K .......... .......... .......... .......... .......... 19% 200M 11s Step #1: 442350K .......... .......... .......... .......... .......... 19% 165M 11s Step #1: 442400K .......... .......... .......... .......... .......... 19% 191M 11s Step #1: 442450K .......... .......... .......... .......... .......... 19% 209M 11s Step #1: 442500K .......... .......... .......... .......... .......... 19% 202M 11s Step #1: 442550K .......... .......... .......... .......... .......... 19% 159M 11s Step #1: 442600K .......... .......... .......... .......... .......... 19% 196M 11s Step #1: 442650K .......... .......... .......... .......... .......... 19% 208M 11s Step #1: 442700K .......... .......... .......... .......... .......... 19% 209M 11s Step #1: 442750K .......... .......... .......... .......... .......... 19% 161M 11s Step #1: 442800K .......... .......... .......... .......... .......... 19% 193M 11s Step #1: 442850K .......... .......... .......... .......... .......... 19% 196M 11s Step #1: 442900K .......... .......... .......... .......... .......... 19% 196M 11s Step #1: 442950K .......... .......... .......... .......... .......... 19% 179M 11s Step #1: 443000K .......... .......... .......... .......... .......... 19% 196M 11s Step #1: 443050K .......... .......... .......... .......... .......... 19% 176M 11s Step #1: 443100K .......... .......... .......... .......... .......... 19% 207M 11s Step #1: 443150K .......... .......... .......... .......... .......... 19% 171M 11s Step #1: 443200K .......... .......... .......... .......... .......... 19% 197M 11s Step #1: 443250K .......... .......... .......... .......... .......... 19% 192M 11s Step #1: 443300K .......... .......... .......... .......... .......... 19% 206M 11s Step #1: 443350K .......... .......... .......... .......... .......... 19% 180M 11s Step #1: 443400K .......... .......... .......... .......... .......... 19% 191M 11s Step #1: 443450K .......... .......... .......... .......... .......... 19% 196M 11s Step #1: 443500K .......... .......... .......... .......... .......... 19% 189M 11s Step #1: 443550K .......... .......... .......... .......... .......... 19% 165M 11s Step #1: 443600K .......... .......... .......... .......... .......... 19% 214M 11s Step #1: 443650K .......... .......... .......... .......... .......... 19% 193M 11s Step #1: 443700K .......... .......... .......... .......... .......... 19% 207M 11s Step #1: 443750K .......... .......... .......... .......... .......... 19% 180M 11s Step #1: 443800K .......... .......... .......... .......... .......... 19% 68.5M 11s Step #1: 443850K .......... .......... .......... .......... .......... 19% 193M 11s Step #1: 443900K .......... .......... .......... .......... .......... 19% 214M 11s Step #1: 443950K .......... .......... .......... .......... .......... 19% 175M 11s Step #1: 444000K .......... .......... .......... .......... .......... 19% 183M 11s Step #1: 444050K .......... .......... .......... .......... .......... 19% 194M 11s Step #1: 444100K .......... .......... .......... .......... .......... 19% 223M 11s Step #1: 444150K .......... .......... .......... .......... .......... 19% 193M 11s Step #1: 444200K .......... .......... .......... .......... .......... 19% 215M 11s Step #1: 444250K .......... .......... .......... .......... .......... 19% 198M 11s Step #1: 444300K .......... .......... .......... .......... .......... 19% 197M 11s Step #1: 444350K .......... .......... .......... .......... .......... 19% 170M 11s Step #1: 444400K .......... .......... .......... .......... .......... 19% 206M 11s Step #1: 444450K .......... .......... .......... .......... .......... 19% 186M 11s Step #1: 444500K .......... .......... .......... .......... .......... 19% 208M 11s Step #1: 444550K .......... .......... .......... .......... .......... 19% 178M 11s Step #1: 444600K .......... .......... .......... .......... .......... 19% 182M 11s Step #1: 444650K .......... .......... .......... .......... .......... 19% 201M 11s Step #1: 444700K .......... .......... .......... .......... .......... 19% 208M 11s Step #1: 444750K .......... .......... .......... .......... .......... 19% 175M 11s Step #1: 444800K .......... .......... .......... .......... .......... 19% 206M 11s Step #1: 444850K .......... .......... .......... .......... .......... 19% 196M 11s Step #1: 444900K .......... .......... .......... .......... .......... 19% 212M 11s Step #1: 444950K .......... .......... .......... .......... .......... 19% 172M 11s Step #1: 445000K .......... .......... .......... .......... .......... 19% 200M 11s Step #1: 445050K .......... .......... .......... .......... .......... 19% 218M 11s Step #1: 445100K .......... .......... .......... .......... .......... 19% 196M 11s Step #1: 445150K .......... .......... .......... .......... .......... 19% 162M 11s Step #1: 445200K .......... .......... .......... .......... .......... 19% 182M 11s Step #1: 445250K .......... .......... .......... .......... .......... 19% 194M 11s Step #1: 445300K .......... .......... .......... .......... .......... 19% 204M 11s Step #1: 445350K .......... .......... .......... .......... .......... 19% 168M 11s Step #1: 445400K .......... .......... .......... .......... .......... 19% 188M 11s Step #1: 445450K .......... .......... .......... .......... .......... 19% 193M 11s Step #1: 445500K .......... .......... .......... .......... .......... 19% 210M 11s Step #1: 445550K .......... .......... .......... .......... .......... 19% 170M 11s Step #1: 445600K .......... .......... .......... .......... .......... 19% 192M 11s Step #1: 445650K .......... .......... .......... .......... .......... 19% 202M 11s Step #1: 445700K .......... .......... .......... .......... .......... 19% 215M 11s Step #1: 445750K .......... .......... .......... .......... .......... 19% 185M 11s Step #1: 445800K .......... .......... .......... .......... .......... 19% 207M 11s Step #1: 445850K .......... .......... .......... .......... .......... 19% 65.8M 11s Step #1: 445900K .......... .......... .......... .......... .......... 19% 185M 11s Step #1: 445950K .......... .......... .......... .......... .......... 19% 165M 11s Step #1: 446000K .......... .......... .......... .......... .......... 19% 214M 11s Step #1: 446050K .......... .......... .......... .......... .......... 19% 213M 11s Step #1: 446100K .......... .......... .......... .......... .......... 19% 215M 11s Step #1: 446150K .......... .......... .......... .......... .......... 19% 175M 11s Step #1: 446200K .......... .......... .......... .......... .......... 19% 206M 11s Step #1: 446250K .......... .......... .......... .......... .......... 19% 220M 11s Step #1: 446300K .......... .......... .......... .......... .......... 19% 216M 11s Step #1: 446350K .......... .......... .......... .......... .......... 19% 168M 11s Step #1: 446400K .......... .......... .......... .......... .......... 19% 184M 11s Step #1: 446450K .......... .......... .......... .......... .......... 19% 207M 11s Step #1: 446500K .......... .......... .......... .......... .......... 19% 210M 11s Step #1: 446550K .......... .......... .......... .......... .......... 19% 191M 11s Step #1: 446600K .......... .......... .......... .......... .......... 19% 207M 11s Step #1: 446650K .......... .......... .......... .......... .......... 19% 182M 11s Step #1: 446700K .......... .......... .......... .......... .......... 19% 217M 11s Step #1: 446750K .......... .......... .......... .......... .......... 19% 178M 11s Step #1: 446800K .......... .......... .......... .......... .......... 19% 220M 11s Step #1: 446850K .......... .......... .......... .......... .......... 19% 214M 11s Step #1: 446900K .......... .......... .......... .......... .......... 19% 212M 11s Step #1: 446950K .......... .......... .......... .......... .......... 19% 108M 11s Step #1: 447000K .......... .......... .......... .......... .......... 19% 191M 11s Step #1: 447050K .......... .......... .......... .......... .......... 19% 202M 11s Step #1: 447100K .......... .......... .......... .......... .......... 19% 172M 11s Step #1: 447150K .......... .......... .......... .......... .......... 19% 145M 11s Step #1: 447200K .......... .......... .......... .......... .......... 19% 204M 11s Step #1: 447250K .......... .......... .......... .......... .......... 19% 223M 11s Step #1: 447300K .......... .......... .......... .......... .......... 19% 201M 11s Step #1: 447350K .......... .......... .......... .......... .......... 19% 187M 11s Step #1: 447400K .......... .......... .......... .......... .......... 19% 185M 11s Step #1: 447450K .......... .......... .......... .......... .......... 19% 190M 11s Step #1: 447500K .......... .......... .......... .......... .......... 19% 210M 11s Step #1: 447550K .......... .......... .......... .......... .......... 19% 171M 11s Step #1: 447600K .......... .......... .......... .......... .......... 19% 205M 11s Step #1: 447650K .......... .......... .......... .......... .......... 19% 172M 11s Step #1: 447700K .......... .......... .......... .......... .......... 19% 191M 11s Step #1: 447750K .......... .......... .......... .......... .......... 19% 185M 11s Step #1: 447800K .......... .......... .......... .......... .......... 19% 214M 11s Step #1: 447850K .......... .......... .......... .......... .......... 19% 206M 11s Step #1: 447900K .......... .......... .......... .......... .......... 19% 185M 11s Step #1: 447950K .......... .......... .......... .......... .......... 19% 167M 11s Step #1: 448000K .......... .......... .......... .......... .......... 19% 205M 11s Step #1: 448050K .......... .......... .......... .......... .......... 19% 66.7M 11s Step #1: 448100K .......... .......... .......... .......... .......... 19% 214M 11s Step #1: 448150K .......... .......... .......... .......... .......... 19% 188M 11s Step #1: 448200K .......... .......... .......... .......... .......... 19% 196M 11s Step #1: 448250K .......... .......... .......... .......... .......... 19% 178M 11s Step #1: 448300K .......... .......... .......... .......... .......... 19% 197M 11s Step #1: 448350K .......... .......... .......... .......... .......... 19% 188M 11s Step #1: 448400K .......... .......... .......... .......... .......... 19% 176M 11s Step #1: 448450K .......... .......... .......... .......... .......... 19% 208M 11s Step #1: 448500K .......... .......... .......... .......... .......... 19% 180M 11s Step #1: 448550K .......... .......... .......... .......... .......... 19% 178M 11s Step #1: 448600K .......... .......... .......... .......... .......... 19% 207M 11s Step #1: 448650K .......... .......... .......... .......... .......... 19% 209M 11s Step #1: 448700K .......... .......... .......... .......... .......... 19% 190M 11s Step #1: 448750K .......... .......... .......... .......... .......... 19% 165M 11s Step #1: 448800K .......... .......... .......... .......... .......... 19% 197M 11s Step #1: 448850K .......... .......... .......... .......... .......... 19% 205M 11s Step #1: 448900K .......... .......... .......... .......... .......... 19% 219M 11s Step #1: 448950K .......... .......... .......... .......... .......... 19% 151M 11s Step #1: 449000K .......... .......... .......... .......... .......... 19% 181M 11s Step #1: 449050K .......... .......... .......... .......... .......... 19% 201M 11s Step #1: 449100K .......... .......... .......... .......... .......... 19% 192M 11s Step #1: 449150K .......... .......... .......... .......... .......... 19% 171M 11s Step #1: 449200K .......... .......... .......... .......... .......... 19% 173M 11s Step #1: 449250K .......... .......... .......... .......... .......... 19% 218M 11s Step #1: 449300K .......... .......... .......... .......... .......... 19% 212M 11s Step #1: 449350K .......... .......... .......... .......... .......... 19% 184M 11s Step #1: 449400K .......... .......... .......... .......... .......... 19% 183M 11s Step #1: 449450K .......... .......... .......... .......... .......... 19% 188M 11s Step #1: 449500K .......... .......... .......... .......... .......... 19% 196M 11s Step #1: 449550K .......... .......... .......... .......... .......... 19% 171M 11s Step #1: 449600K .......... .......... .......... .......... .......... 19% 204M 11s Step #1: 449650K .......... .......... .......... .......... .......... 19% 193M 11s Step #1: 449700K .......... .......... .......... .......... .......... 19% 185M 11s Step #1: 449750K .......... .......... .......... .......... .......... 19% 182M 11s Step #1: 449800K .......... .......... .......... .......... .......... 19% 209M 11s Step #1: 449850K .......... .......... .......... .......... .......... 19% 234M 11s Step #1: 449900K .......... .......... .......... .......... .......... 19% 197M 11s Step #1: 449950K .......... .......... .......... .......... .......... 19% 135M 11s Step #1: 450000K .......... .......... .......... .......... .......... 19% 124M 11s Step #1: 450050K .......... .......... .......... .......... .......... 19% 128M 11s Step #1: 450100K .......... .......... .......... .......... .......... 19% 61.9M 11s Step #1: 450150K .......... .......... .......... .......... .......... 19% 133M 11s Step #1: 450200K .......... .......... .......... .......... .......... 19% 139M 11s Step #1: 450250K .......... .......... .......... .......... .......... 19% 124M 11s Step #1: 450300K .......... .......... .......... .......... .......... 19% 139M 11s Step #1: 450350K .......... .......... .......... .......... .......... 19% 137M 11s Step #1: 450400K .......... .......... .......... .......... .......... 19% 145M 11s Step #1: 450450K .......... .......... .......... .......... .......... 19% 115M 11s Step #1: 450500K .......... .......... .......... .......... .......... 19% 146M 11s Step #1: 450550K .......... .......... .......... .......... .......... 20% 132M 11s Step #1: 450600K .......... .......... .......... .......... .......... 20% 127M 11s Step #1: 450650K .......... .......... .......... .......... .......... 20% 132M 11s Step #1: 450700K .......... .......... .......... .......... .......... 20% 139M 11s Step #1: 450750K .......... .......... .......... .......... .......... 20% 99.9M 11s Step #1: 450800K .......... .......... .......... .......... .......... 20% 142M 11s Step #1: 450850K .......... .......... .......... .......... .......... 20% 136M 11s Step #1: 450900K .......... .......... .......... .......... .......... 20% 138M 11s Step #1: 450950K .......... .......... .......... .......... .......... 20% 120M 11s Step #1: 451000K .......... .......... .......... .......... .......... 20% 128M 11s Step #1: 451050K .......... .......... .......... .......... .......... 20% 134M 11s Step #1: 451100K .......... .......... .......... .......... .......... 20% 145M 11s Step #1: 451150K .......... .......... .......... .......... .......... 20% 121M 11s Step #1: 451200K .......... .......... .......... .......... .......... 20% 112M 11s Step #1: 451250K .......... .......... .......... .......... .......... 20% 134M 11s Step #1: 451300K .......... .......... .......... .......... .......... 20% 118M 11s Step #1: 451350K .......... .......... .......... .......... .......... 20% 104M 11s Step #1: 451400K .......... .......... .......... .......... .......... 20% 147M 11s Step #1: 451450K .......... .......... .......... .......... .......... 20% 114M 11s Step #1: 451500K .......... .......... .......... .......... .......... 20% 133M 11s Step #1: 451550K .......... .......... .......... .......... .......... 20% 118M 11s Step #1: 451600K .......... .......... .......... .......... .......... 20% 135M 11s Step #1: 451650K .......... .......... .......... .......... .......... 20% 137M 11s Step #1: 451700K .......... .......... .......... .......... .......... 20% 139M 11s Step #1: 451750K .......... .......... .......... .......... .......... 20% 128M 11s Step #1: 451800K .......... .......... .......... .......... .......... 20% 145M 11s Step #1: 451850K .......... .......... .......... .......... .......... 20% 120M 11s Step #1: 451900K .......... .......... .......... .......... .......... 20% 147M 11s Step #1: 451950K .......... .......... .......... .......... .......... 20% 111M 11s Step #1: 452000K .......... .......... .......... .......... .......... 20% 129M 11s Step #1: 452050K .......... .......... .......... .......... .......... 20% 147M 11s Step #1: 452100K .......... .......... .......... .......... .......... 20% 127M 11s Step #1: 452150K .......... .......... .......... .......... .......... 20% 54.0M 11s Step #1: 452200K .......... .......... .......... .......... .......... 20% 117M 11s Step #1: 452250K .......... .......... .......... .......... .......... 20% 130M 11s Step #1: 452300K .......... .......... .......... .......... .......... 20% 125M 11s Step #1: 452350K .......... .......... .......... .......... .......... 20% 114M 11s Step #1: 452400K .......... .......... .......... .......... .......... 20% 150M 11s Step #1: 452450K .......... .......... .......... .......... .......... 20% 133M 11s Step #1: 452500K .......... .......... .......... .......... .......... 20% 126M 11s Step #1: 452550K .......... .......... .......... .......... .......... 20% 131M 11s Step #1: 452600K .......... .......... .......... .......... .......... 20% 142M 11s Step #1: 452650K .......... .......... .......... .......... .......... 20% 140M 11s Step #1: 452700K .......... .......... .......... .......... .......... 20% 127M 11s Step #1: 452750K .......... .......... .......... .......... .......... 20% 125M 11s Step #1: 452800K .......... .......... .......... .......... .......... 20% 135M 11s Step #1: 452850K .......... .......... .......... .......... .......... 20% 138M 11s Step #1: 452900K .......... .......... .......... .......... .......... 20% 130M 11s Step #1: 452950K .......... .......... .......... .......... .......... 20% 123M 11s Step #1: 453000K .......... .......... .......... .......... .......... 20% 137M 11s Step #1: 453050K .......... .......... .......... .......... .......... 20% 135M 11s Step #1: 453100K .......... .......... .......... .......... .......... 20% 141M 11s Step #1: 453150K .......... .......... .......... .......... .......... 20% 123M 11s Step #1: 453200K .......... .......... .......... .......... .......... 20% 215M 11s Step #1: 453250K .......... .......... .......... .......... .......... 20% 192M 11s Step #1: 453300K .......... .......... .......... .......... .......... 20% 168M 11s Step #1: 453350K .......... .......... .......... .......... .......... 20% 181M 11s Step #1: 453400K .......... .......... .......... .......... .......... 20% 211M 11s Step #1: 453450K .......... .......... .......... .......... .......... 20% 212M 11s Step #1: 453500K .......... .......... .......... .......... .......... 20% 188M 11s Step #1: 453550K .......... .......... .......... .......... .......... 20% 169M 11s Step #1: 453600K .......... .......... .......... .......... .......... 20% 208M 11s Step #1: 453650K .......... .......... .......... .......... .......... 20% 173M 11s Step #1: 453700K .......... .......... .......... .......... .......... 20% 153M 11s Step #1: 453750K .......... .......... .......... .......... .......... 20% 181M 11s Step #1: 453800K .......... .......... .......... .......... .......... 20% 205M 11s Step #1: 453850K .......... .......... .......... .......... .......... 20% 198M 11s Step #1: 453900K .......... .......... .......... .......... .......... 20% 202M 11s Step #1: 453950K .......... .......... .......... .......... .......... 20% 162M 11s Step #1: 454000K .......... .......... .......... .......... .......... 20% 206M 11s Step #1: 454050K .......... .......... .......... .......... .......... 20% 197M 11s Step #1: 454100K .......... .......... .......... .......... .......... 20% 207M 11s Step #1: 454150K .......... .......... .......... .......... .......... 20% 179M 11s Step #1: 454200K .......... .......... .......... .......... .......... 20% 64.6M 11s Step #1: 454250K .......... .......... .......... .......... .......... 20% 212M 11s Step #1: 454300K .......... .......... .......... .......... .......... 20% 180M 11s Step #1: 454350K .......... .......... .......... .......... .......... 20% 171M 11s Step #1: 454400K .......... .......... .......... .......... .......... 20% 182M 11s Step #1: 454450K .......... .......... .......... .......... .......... 20% 210M 11s Step #1: 454500K .......... .......... .......... .......... .......... 20% 209M 11s Step #1: 454550K .......... .......... .......... .......... .......... 20% 188M 11s Step #1: 454600K .......... .......... .......... .......... .......... 20% 191M 11s Step #1: 454650K .......... .......... .......... .......... .......... 20% 214M 11s Step #1: 454700K .......... .......... .......... .......... .......... 20% 185M 11s Step #1: 454750K .......... .......... .......... .......... .......... 20% 164M 11s Step #1: 454800K .......... .......... .......... .......... .......... 20% 193M 11s Step #1: 454850K .......... .......... .......... .......... .......... 20% 214M 11s Step #1: 454900K .......... .......... .......... .......... .......... 20% 191M 11s Step #1: 454950K .......... .......... .......... .......... .......... 20% 162M 11s Step #1: 455000K .......... .......... .......... .......... .......... 20% 207M 11s Step #1: 455050K .......... .......... .......... .......... .......... 20% 191M 11s Step #1: 455100K .......... .......... .......... .......... .......... 20% 207M 11s Step #1: 455150K .......... .......... .......... .......... .......... 20% 149M 11s Step #1: 455200K .......... .......... .......... .......... .......... 20% 200M 11s Step #1: 455250K .......... .......... .......... .......... .......... 20% 204M 11s Step #1: 455300K .......... .......... .......... .......... .......... 20% 197M 11s Step #1: 455350K .......... .......... .......... .......... .......... 20% 160M 11s Step #1: 455400K .......... .......... .......... .......... .......... 20% 198M 11s Step #1: 455450K .......... .......... .......... .......... .......... 20% 209M 11s Step #1: 455500K .......... .......... .......... .......... .......... 20% 201M 11s Step #1: 455550K .......... .......... .......... .......... .......... 20% 159M 11s Step #1: 455600K .......... .......... .......... .......... .......... 20% 184M 11s Step #1: 455650K .......... .......... .......... .......... .......... 20% 211M 11s Step #1: 455700K .......... .......... .......... .......... .......... 20% 203M 11s Step #1: 455750K .......... .......... .......... .......... .......... 20% 183M 11s Step #1: 455800K .......... .......... .......... .......... .......... 20% 218M 11s Step #1: 455850K .......... .......... .......... .......... .......... 20% 195M 11s Step #1: 455900K .......... .......... .......... .......... .......... 20% 215M 11s Step #1: 455950K .......... .......... .......... .......... .......... 20% 152M 11s Step #1: 456000K .......... .......... .......... .......... .......... 20% 202M 11s Step #1: 456050K .......... .......... .......... .......... .......... 20% 178M 11s Step #1: 456100K .......... .......... .......... .......... .......... 20% 194M 11s Step #1: 456150K .......... .......... .......... .......... .......... 20% 186M 11s Step #1: 456200K .......... .......... .......... .......... .......... 20% 202M 11s Step #1: 456250K .......... .......... .......... .......... .......... 20% 68.7M 11s Step #1: 456300K .......... .......... .......... .......... .......... 20% 205M 11s Step #1: 456350K .......... .......... .......... .......... .......... 20% 169M 11s Step #1: 456400K .......... .......... .......... .......... .......... 20% 210M 11s Step #1: 456450K .......... .......... .......... .......... .......... 20% 207M 11s Step #1: 456500K .......... .......... .......... .......... .......... 20% 202M 11s Step #1: 456550K .......... .......... .......... .......... .......... 20% 187M 11s Step #1: 456600K .......... .......... .......... .......... .......... 20% 193M 11s Step #1: 456650K .......... .......... .......... .......... .......... 20% 165M 11s Step #1: 456700K .......... .......... .......... .......... .......... 20% 198M 11s Step #1: 456750K .......... .......... .......... .......... .......... 20% 163M 11s Step #1: 456800K .......... .......... .......... .......... .......... 20% 208M 11s Step #1: 456850K .......... .......... .......... .......... .......... 20% 194M 11s Step #1: 456900K .......... .......... .......... .......... .......... 20% 214M 11s Step #1: 456950K .......... .......... .......... .......... .......... 20% 168M 11s Step #1: 457000K .......... .......... .......... .......... .......... 20% 187M 11s Step #1: 457050K .......... .......... .......... .......... .......... 20% 207M 11s Step #1: 457100K .......... .......... .......... .......... .......... 20% 214M 11s Step #1: 457150K .......... .......... .......... .......... .......... 20% 136M 11s Step #1: 457200K .......... .......... .......... .......... .......... 20% 203M 11s Step #1: 457250K .......... .......... .......... .......... .......... 20% 185M 11s Step #1: 457300K .......... .......... .......... .......... .......... 20% 201M 11s Step #1: 457350K .......... .......... .......... .......... .......... 20% 178M 11s Step #1: 457400K .......... .......... .......... .......... .......... 20% 158M 11s Step #1: 457450K .......... .......... .......... .......... .......... 20% 186M 11s Step #1: 457500K .......... .......... .......... .......... .......... 20% 200M 11s Step #1: 457550K .......... .......... .......... .......... .......... 20% 173M 11s Step #1: 457600K .......... .......... .......... .......... .......... 20% 206M 11s Step #1: 457650K .......... .......... .......... .......... .......... 20% 205M 11s Step #1: 457700K .......... .......... .......... .......... .......... 20% 209M 11s Step #1: 457750K .......... .......... .......... .......... .......... 20% 159M 11s Step #1: 457800K .......... .......... .......... .......... .......... 20% 204M 11s Step #1: 457850K .......... .......... .......... .......... .......... 20% 204M 11s Step #1: 457900K .......... .......... .......... .......... .......... 20% 200M 11s Step #1: 457950K .......... .......... .......... .......... .......... 20% 164M 11s Step #1: 458000K .......... .......... .......... .......... .......... 20% 196M 11s Step #1: 458050K .......... .......... .......... .......... .......... 20% 194M 11s Step #1: 458100K .......... .......... .......... .......... .......... 20% 205M 11s Step #1: 458150K .......... .......... .......... .......... .......... 20% 157M 11s Step #1: 458200K .......... .......... .......... .......... .......... 20% 204M 11s Step #1: 458250K .......... .......... .......... .......... .......... 20% 198M 11s Step #1: 458300K .......... .......... .......... .......... .......... 20% 70.3M 11s Step #1: 458350K .......... .......... .......... .......... .......... 20% 186M 11s Step #1: 458400K .......... .......... .......... .......... .......... 20% 205M 11s Step #1: 458450K .......... .......... .......... .......... .......... 20% 227M 11s Step #1: 458500K .......... .......... .......... .......... .......... 20% 199M 11s Step #1: 458550K .......... .......... .......... .......... .......... 20% 174M 11s Step #1: 458600K .......... .......... .......... .......... .......... 20% 172M 11s Step #1: 458650K .......... .......... .......... .......... .......... 20% 199M 11s Step #1: 458700K .......... .......... .......... .......... .......... 20% 215M 11s Step #1: 458750K .......... .......... .......... .......... .......... 20% 172M 11s Step #1: 458800K .......... .......... .......... .......... .......... 20% 199M 11s Step #1: 458850K .......... .......... .......... .......... .......... 20% 173M 11s Step #1: 458900K .......... .......... .......... .......... .......... 20% 178M 11s Step #1: 458950K .......... .......... .......... .......... .......... 20% 192M 11s Step #1: 459000K .......... .......... .......... .......... .......... 20% 204M 11s Step #1: 459050K .......... .......... .......... .......... .......... 20% 214M 11s Step #1: 459100K .......... .......... .......... .......... .......... 20% 199M 11s Step #1: 459150K .......... .......... .......... .......... .......... 20% 169M 11s Step #1: 459200K .......... .......... .......... .......... .......... 20% 182M 11s Step #1: 459250K .......... .......... .......... .......... .......... 20% 183M 11s Step #1: 459300K .......... .......... .......... .......... .......... 20% 210M 11s Step #1: 459350K .......... .......... .......... .......... .......... 20% 186M 11s Step #1: 459400K .......... .......... .......... .......... .......... 20% 184M 11s Step #1: 459450K .......... .......... .......... .......... .......... 20% 197M 11s Step #1: 459500K .......... .......... .......... .......... .......... 20% 211M 11s Step #1: 459550K .......... .......... .......... .......... .......... 20% 179M 11s Step #1: 459600K .......... .......... .......... .......... .......... 20% 191M 11s Step #1: 459650K .......... .......... .......... .......... .......... 20% 176M 11s Step #1: 459700K .......... .......... .......... .......... .......... 20% 196M 11s Step #1: 459750K .......... .......... .......... .......... .......... 20% 180M 11s Step #1: 459800K .......... .......... .......... .......... .......... 20% 205M 11s Step #1: 459850K .......... .......... .......... .......... .......... 20% 202M 11s Step #1: 459900K .......... .......... .......... .......... .......... 20% 198M 11s Step #1: 459950K .......... .......... .......... .......... .......... 20% 158M 11s Step #1: 460000K .......... .......... .......... .......... .......... 20% 200M 11s Step #1: 460050K .......... .......... .......... .......... .......... 20% 210M 11s Step #1: 460100K .......... .......... .......... .......... .......... 20% 207M 11s Step #1: 460150K .......... .......... .......... .......... .......... 20% 186M 11s Step #1: 460200K .......... .......... .......... .......... .......... 20% 181M 11s Step #1: 460250K .......... .......... .......... .......... .......... 20% 204M 11s Step #1: 460300K .......... .......... .......... .......... .......... 20% 203M 11s Step #1: 460350K .......... .......... .......... .......... .......... 20% 62.7M 11s Step #1: 460400K .......... .......... .......... .......... .......... 20% 180M 11s Step #1: 460450K .......... .......... .......... .......... .......... 20% 181M 11s Step #1: 460500K .......... .......... .......... .......... .......... 20% 188M 11s Step #1: 460550K .......... .......... .......... .......... .......... 20% 173M 11s Step #1: 460600K .......... .......... .......... .......... .......... 20% 215M 11s Step #1: 460650K .......... .......... .......... .......... .......... 20% 208M 11s Step #1: 460700K .......... .......... .......... .......... .......... 20% 185M 11s Step #1: 460750K .......... .......... .......... .......... .......... 20% 151M 11s Step #1: 460800K .......... .......... .......... .......... .......... 20% 194M 11s Step #1: 460850K .......... .......... .......... .......... .......... 20% 208M 11s Step #1: 460900K .......... .......... .......... .......... .......... 20% 212M 11s Step #1: 460950K .......... .......... .......... .......... .......... 20% 202M 11s Step #1: 461000K .......... .......... .......... .......... .......... 20% 175M 11s Step #1: 461050K .......... .......... .......... .......... .......... 20% 167M 11s Step #1: 461100K .......... .......... .......... .......... .......... 20% 190M 11s Step #1: 461150K .......... .......... .......... .......... .......... 20% 163M 11s Step #1: 461200K .......... .......... .......... .......... .......... 20% 183M 11s Step #1: 461250K .......... .......... .......... .......... .......... 20% 200M 11s Step #1: 461300K .......... .......... .......... .......... .......... 20% 211M 11s Step #1: 461350K .......... .......... .......... .......... .......... 20% 188M 11s Step #1: 461400K .......... .......... .......... .......... .......... 20% 205M 11s Step #1: 461450K .......... .......... .......... .......... .......... 20% 209M 11s Step #1: 461500K .......... .......... .......... .......... .......... 20% 204M 11s Step #1: 461550K .......... .......... .......... .......... .......... 20% 156M 11s Step #1: 461600K .......... .......... .......... .......... .......... 20% 176M 11s Step #1: 461650K .......... .......... .......... .......... .......... 20% 197M 11s Step #1: 461700K .......... .......... .......... .......... .......... 20% 203M 11s Step #1: 461750K .......... .......... .......... .......... .......... 20% 169M 11s Step #1: 461800K .......... .......... .......... .......... .......... 20% 195M 11s Step #1: 461850K .......... .......... .......... .......... .......... 20% 174M 11s Step #1: 461900K .......... .......... .......... .......... .......... 20% 185M 11s Step #1: 461950K .......... .......... .......... .......... .......... 20% 160M 11s Step #1: 462000K .......... .......... .......... .......... .......... 20% 180M 11s Step #1: 462050K .......... .......... .......... .......... .......... 20% 195M 11s Step #1: 462100K .......... .......... .......... .......... .......... 20% 191M 11s Step #1: 462150K .......... .......... .......... .......... .......... 20% 183M 11s Step #1: 462200K .......... .......... .......... .......... .......... 20% 197M 11s Step #1: 462250K .......... .......... .......... .......... .......... 20% 194M 11s Step #1: 462300K .......... .......... .......... .......... .......... 20% 199M 11s Step #1: 462350K .......... .......... .......... .......... .......... 20% 166M 11s Step #1: 462400K .......... .......... .......... .......... .......... 20% 64.3M 11s Step #1: 462450K .......... .......... .......... .......... .......... 20% 220M 11s Step #1: 462500K .......... .......... .......... .......... .......... 20% 201M 11s Step #1: 462550K .......... .......... .......... .......... .......... 20% 162M 11s Step #1: 462600K .......... .......... .......... .......... .......... 20% 177M 11s Step #1: 462650K .......... .......... .......... .......... .......... 20% 217M 11s Step #1: 462700K .......... .......... .......... .......... .......... 20% 212M 11s Step #1: 462750K .......... .......... .......... .......... .......... 20% 176M 11s Step #1: 462800K .......... .......... .......... .......... .......... 20% 213M 11s Step #1: 462850K .......... .......... .......... .......... .......... 20% 208M 11s Step #1: 462900K .......... .......... .......... .......... .......... 20% 178M 11s Step #1: 462950K .......... .......... .......... .......... .......... 20% 176M 11s Step #1: 463000K .......... .......... .......... .......... .......... 20% 187M 11s Step #1: 463050K .......... .......... .......... .......... .......... 20% 206M 11s Step #1: 463100K .......... .......... .......... .......... .......... 20% 201M 11s Step #1: 463150K .......... .......... .......... .......... .......... 20% 165M 11s Step #1: 463200K .......... .......... .......... .......... .......... 20% 206M 11s Step #1: 463250K .......... .......... .......... .......... .......... 20% 195M 11s Step #1: 463300K .......... .......... .......... .......... .......... 20% 188M 11s Step #1: 463350K .......... .......... .......... .......... .......... 20% 181M 11s Step #1: 463400K .......... .......... .......... .......... .......... 20% 194M 11s Step #1: 463450K .......... .......... .......... .......... .......... 20% 186M 11s Step #1: 463500K .......... .......... .......... .......... .......... 20% 209M 11s Step #1: 463550K .......... .......... .......... .......... .......... 20% 150M 11s Step #1: 463600K .......... .......... .......... .......... .......... 20% 203M 11s Step #1: 463650K .......... .......... .......... .......... .......... 20% 189M 11s Step #1: 463700K .......... .......... .......... .......... .......... 20% 202M 11s Step #1: 463750K .......... .......... .......... .......... .......... 20% 189M 11s Step #1: 463800K .......... .......... .......... .......... .......... 20% 195M 11s Step #1: 463850K .......... .......... .......... .......... .......... 20% 179M 11s Step #1: 463900K .......... .......... .......... .......... .......... 20% 202M 11s Step #1: 463950K .......... .......... .......... .......... .......... 20% 166M 11s Step #1: 464000K .......... .......... .......... .......... .......... 20% 192M 11s Step #1: 464050K .......... .......... .......... .......... .......... 20% 190M 11s Step #1: 464100K .......... .......... .......... .......... .......... 20% 186M 11s Step #1: 464150K .......... .......... .......... .......... .......... 20% 183M 11s Step #1: 464200K .......... .......... .......... .......... .......... 20% 193M 11s Step #1: 464250K .......... .......... .......... .......... .......... 20% 189M 11s Step #1: 464300K .......... .......... .......... .......... .......... 20% 187M 11s Step #1: 464350K .......... .......... .......... .......... .......... 20% 173M 11s Step #1: 464400K .......... .......... .......... .......... .......... 20% 189M 11s Step #1: 464450K .......... .......... .......... .......... .......... 20% 66.7M 11s Step #1: 464500K .......... .......... .......... .......... .......... 20% 204M 11s Step #1: 464550K .......... .......... .......... .......... .......... 20% 103M 11s Step #1: 464600K .......... .......... .......... .......... .......... 20% 196M 11s Step #1: 464650K .......... .......... .......... .......... .......... 20% 197M 11s Step #1: 464700K .......... .......... .......... .......... .......... 20% 167M 11s Step #1: 464750K .......... .......... .......... .......... .......... 20% 148M 11s Step #1: 464800K .......... .......... .......... .......... .......... 20% 180M 11s Step #1: 464850K .......... .......... .......... .......... .......... 20% 199M 11s Step #1: 464900K .......... .......... .......... .......... .......... 20% 210M 11s Step #1: 464950K .......... .......... .......... .......... .......... 20% 187M 11s Step #1: 465000K .......... .......... .......... .......... .......... 20% 174M 11s Step #1: 465050K .......... .......... .......... .......... .......... 20% 187M 11s Step #1: 465100K .......... .......... .......... .......... .......... 20% 210M 11s Step #1: 465150K .......... .......... .......... .......... .......... 20% 174M 11s Step #1: 465200K .......... .......... .......... .......... .......... 20% 201M 11s Step #1: 465250K .......... .......... .......... .......... .......... 20% 168M 11s Step #1: 465300K .......... .......... .......... .......... .......... 20% 172M 11s Step #1: 465350K .......... .......... .......... .......... .......... 20% 164M 11s Step #1: 465400K .......... .......... .......... .......... .......... 20% 196M 11s Step #1: 465450K .......... .......... .......... .......... .......... 20% 165M 11s Step #1: 465500K .......... .......... .......... .......... .......... 20% 198M 11s Step #1: 465550K .......... .......... .......... .......... .......... 20% 173M 11s Step #1: 465600K .......... .......... .......... .......... .......... 20% 162M 11s Step #1: 465650K .......... .......... .......... .......... .......... 20% 191M 11s Step #1: 465700K .......... .......... .......... .......... .......... 20% 190M 11s Step #1: 465750K .......... .......... .......... .......... .......... 20% 179M 11s Step #1: 465800K .......... .......... .......... .......... .......... 20% 186M 11s Step #1: 465850K .......... .......... .......... .......... .......... 20% 178M 11s Step #1: 465900K .......... .......... .......... .......... .......... 20% 211M 11s Step #1: 465950K .......... .......... .......... .......... .......... 20% 156M 11s Step #1: 466000K .......... .......... .......... .......... .......... 20% 191M 11s Step #1: 466050K .......... .......... .......... .......... .......... 20% 197M 11s Step #1: 466100K .......... .......... .......... .......... .......... 20% 187M 11s Step #1: 466150K .......... .......... .......... .......... .......... 20% 179M 11s Step #1: 466200K .......... .......... .......... .......... .......... 20% 171M 11s Step #1: 466250K .......... .......... .......... .......... .......... 20% 205M 11s Step #1: 466300K .......... .......... .......... .......... .......... 20% 194M 11s Step #1: 466350K .......... .......... .......... .......... .......... 20% 152M 11s Step #1: 466400K .......... .......... .......... .......... .......... 20% 209M 11s Step #1: 466450K .......... .......... .......... .......... .......... 20% 185M 11s Step #1: 466500K .......... .......... .......... .......... .......... 20% 68.6M 11s Step #1: 466550K .......... .......... .......... .......... .......... 20% 216M 11s Step #1: 466600K .......... .......... .......... .......... .......... 20% 234M 11s Step #1: 466650K .......... .......... .......... .......... .......... 20% 253M 11s Step #1: 466700K .......... .......... .......... .......... .......... 20% 228M 11s Step #1: 466750K .......... .......... .......... .......... .......... 20% 205M 11s Step #1: 466800K .......... .......... .......... .......... .......... 20% 245M 11s Step #1: 466850K .......... .......... .......... .......... .......... 20% 243M 11s Step #1: 466900K .......... .......... .......... .......... .......... 20% 241M 11s Step #1: 466950K .......... .......... .......... .......... .......... 20% 132M 11s Step #1: 467000K .......... .......... .......... .......... .......... 20% 133M 11s Step #1: 467050K .......... .......... .......... .......... .......... 20% 149M 11s Step #1: 467100K .......... .......... .......... .......... .......... 20% 103M 11s Step #1: 467150K .......... .......... .......... .......... .......... 20% 164M 11s Step #1: 467200K .......... .......... .......... .......... .......... 20% 187M 11s Step #1: 467250K .......... .......... .......... .......... .......... 20% 210M 11s Step #1: 467300K .......... .......... .......... .......... .......... 20% 198M 11s Step #1: 467350K .......... .......... .......... .......... .......... 20% 185M 11s Step #1: 467400K .......... .......... .......... .......... .......... 20% 187M 11s Step #1: 467450K .......... .......... .......... .......... .......... 20% 192M 11s Step #1: 467500K .......... .......... .......... .......... .......... 20% 190M 11s Step #1: 467550K .......... .......... .......... .......... .......... 20% 187M 11s Step #1: 467600K .......... .......... .......... .......... .......... 20% 170M 11s Step #1: 467650K .......... .......... .......... .......... .......... 20% 169M 11s Step #1: 467700K .......... .......... .......... .......... .......... 20% 189M 11s Step #1: 467750K .......... .......... .......... .......... .......... 20% 189M 11s Step #1: 467800K .......... .......... .......... .......... .......... 20% 221M 11s Step #1: 467850K .......... .......... .......... .......... .......... 20% 211M 11s Step #1: 467900K .......... .......... .......... .......... .......... 20% 203M 11s Step #1: 467950K .......... .......... .......... .......... .......... 20% 164M 11s Step #1: 468000K .......... .......... .......... .......... .......... 20% 212M 11s Step #1: 468050K .......... .......... .......... .......... .......... 20% 211M 11s Step #1: 468100K .......... .......... .......... .......... .......... 20% 197M 11s Step #1: 468150K .......... .......... .......... .......... .......... 20% 178M 11s Step #1: 468200K .......... .......... .......... .......... .......... 20% 213M 11s Step #1: 468250K .......... .......... .......... .......... .......... 20% 218M 11s Step #1: 468300K .......... .......... .......... .......... .......... 20% 201M 11s Step #1: 468350K .......... .......... .......... .......... .......... 20% 167M 11s Step #1: 468400K .......... .......... .......... .......... .......... 20% 185M 11s Step #1: 468450K .......... .......... .......... .......... .......... 20% 208M 11s Step #1: 468500K .......... .......... .......... .......... .......... 20% 215M 11s Step #1: 468550K .......... .......... .......... .......... .......... 20% 61.0M 11s Step #1: 468600K .......... .......... .......... .......... .......... 20% 182M 11s Step #1: 468650K .......... .......... .......... .......... .......... 20% 209M 11s Step #1: 468700K .......... .......... .......... .......... .......... 20% 209M 11s Step #1: 468750K .......... .......... .......... .......... .......... 20% 196M 11s Step #1: 468800K .......... .......... .......... .......... .......... 20% 188M 11s Step #1: 468850K .......... .......... .......... .......... .......... 20% 216M 11s Step #1: 468900K .......... .......... .......... .......... .......... 20% 196M 11s Step #1: 468950K .......... .......... .......... .......... .......... 20% 177M 11s Step #1: 469000K .......... .......... .......... .......... .......... 20% 204M 11s Step #1: 469050K .......... .......... .......... .......... .......... 20% 203M 11s Step #1: 469100K .......... .......... .......... .......... .......... 20% 174M 11s Step #1: 469150K .......... .......... .......... .......... .......... 20% 164M 11s Step #1: 469200K .......... .......... .......... .......... .......... 20% 200M 11s Step #1: 469250K .......... .......... .......... .......... .......... 20% 217M 11s Step #1: 469300K .......... .......... .......... .......... .......... 20% 189M 11s Step #1: 469350K .......... .......... .......... .......... .......... 20% 161M 11s Step #1: 469400K .......... .......... .......... .......... .......... 20% 187M 11s Step #1: 469450K .......... .......... .......... .......... .......... 20% 207M 11s Step #1: 469500K .......... .......... .......... .......... .......... 20% 199M 11s Step #1: 469550K .......... .......... .......... .......... .......... 20% 158M 11s Step #1: 469600K .......... .......... .......... .......... .......... 20% 216M 11s Step #1: 469650K .......... .......... .......... .......... .......... 20% 174M 11s Step #1: 469700K .......... .......... .......... .......... .......... 20% 216M 11s Step #1: 469750K .......... .......... .......... .......... .......... 20% 168M 11s Step #1: 469800K .......... .......... .......... .......... .......... 20% 179M 11s Step #1: 469850K .......... .......... .......... .......... .......... 20% 195M 11s Step #1: 469900K .......... .......... .......... .......... .......... 20% 186M 11s Step #1: 469950K .......... .......... .......... .......... .......... 20% 162M 11s Step #1: 470000K .......... .......... .......... .......... .......... 20% 187M 11s Step #1: 470050K .......... .......... .......... .......... .......... 20% 213M 11s Step #1: 470100K .......... .......... .......... .......... .......... 20% 207M 11s Step #1: 470150K .......... .......... .......... .......... .......... 20% 171M 11s Step #1: 470200K .......... .......... .......... .......... .......... 20% 187M 11s Step #1: 470250K .......... .......... .......... .......... .......... 20% 215M 11s Step #1: 470300K .......... .......... .......... .......... .......... 20% 204M 11s Step #1: 470350K .......... .......... .......... .......... .......... 20% 171M 11s Step #1: 470400K .......... .......... .......... .......... .......... 20% 202M 11s Step #1: 470450K .......... .......... .......... .......... .......... 20% 183M 11s Step #1: 470500K .......... .......... .......... .......... .......... 20% 213M 11s Step #1: 470550K .......... .......... .......... .......... .......... 20% 169M 11s Step #1: 470600K .......... .......... .......... .......... .......... 20% 65.0M 11s Step #1: 470650K .......... .......... .......... .......... .......... 20% 209M 11s Step #1: 470700K .......... .......... .......... .......... .......... 20% 163M 11s Step #1: 470750K .......... .......... .......... .......... .......... 20% 163M 11s Step #1: 470800K .......... .......... .......... .......... .......... 20% 199M 11s Step #1: 470850K .......... .......... .......... .......... .......... 20% 197M 11s Step #1: 470900K .......... .......... .......... .......... .......... 20% 202M 11s Step #1: 470950K .......... .......... .......... .......... .......... 20% 165M 11s Step #1: 471000K .......... .......... .......... .......... .......... 20% 211M 11s Step #1: 471050K .......... .......... .......... .......... .......... 20% 211M 11s Step #1: 471100K .......... .......... .......... .......... .......... 20% 214M 11s Step #1: 471150K .......... .......... .......... .......... .......... 20% 164M 11s Step #1: 471200K .......... .......... .......... .......... .......... 20% 182M 11s Step #1: 471250K .......... .......... .......... .......... .......... 20% 202M 11s Step #1: 471300K .......... .......... .......... .......... .......... 20% 189M 11s Step #1: 471350K .......... .......... .......... .......... .......... 20% 156M 11s Step #1: 471400K .......... .......... .......... .......... .......... 20% 192M 11s Step #1: 471450K .......... .......... .......... .......... .......... 20% 162M 11s Step #1: 471500K .......... .......... .......... .......... .......... 20% 210M 11s Step #1: 471550K .......... .......... .......... .......... .......... 20% 178M 11s Step #1: 471600K .......... .......... .......... .......... .......... 20% 208M 11s Step #1: 471650K .......... .......... .......... .......... .......... 20% 183M 11s Step #1: 471700K .......... .......... .......... .......... .......... 20% 187M 11s Step #1: 471750K .......... .......... .......... .......... .......... 20% 180M 11s Step #1: 471800K .......... .......... .......... .......... .......... 20% 221M 11s Step #1: 471850K .......... .......... .......... .......... .......... 20% 230M 11s Step #1: 471900K .......... .......... .......... .......... .......... 20% 189M 11s Step #1: 471950K .......... .......... .......... .......... .......... 20% 186M 11s Step #1: 472000K .......... .......... .......... .......... .......... 20% 179M 11s Step #1: 472050K .......... .......... .......... .......... .......... 20% 187M 11s Step #1: 472100K .......... .......... .......... .......... .......... 20% 173M 11s Step #1: 472150K .......... .......... .......... .......... .......... 20% 169M 11s Step #1: 472200K .......... .......... .......... .......... .......... 20% 211M 11s Step #1: 472250K .......... .......... .......... .......... .......... 20% 189M 11s Step #1: 472300K .......... .......... .......... .......... .......... 20% 187M 11s Step #1: 472350K .......... .......... .......... .......... .......... 20% 159M 11s Step #1: 472400K .......... .......... .......... .......... .......... 20% 187M 11s Step #1: 472450K .......... .......... .......... .......... .......... 20% 207M 11s Step #1: 472500K .......... .......... .......... .......... .......... 20% 186M 11s Step #1: 472550K .......... .......... .......... .......... .......... 20% 117M 11s Step #1: 472600K .......... .......... .......... .......... .......... 20% 160M 11s Step #1: 472650K .......... .......... .......... .......... .......... 20% 177M 11s Step #1: 472700K .......... .......... .......... .......... .......... 20% 197M 11s Step #1: 472750K .......... .......... .......... .......... .......... 20% 52.8M 11s Step #1: 472800K .......... .......... .......... .......... .......... 20% 200M 11s Step #1: 472850K .......... .......... .......... .......... .......... 20% 202M 11s Step #1: 472900K .......... .......... .......... .......... .......... 20% 204M 11s Step #1: 472950K .......... .......... .......... .......... .......... 20% 190M 11s Step #1: 473000K .......... .......... .......... .......... .......... 20% 187M 11s Step #1: 473050K .......... .......... .......... .......... .......... 20% 198M 11s Step #1: 473100K .......... .......... .......... .......... .......... 21% 183M 11s Step #1: 473150K .......... .......... .......... .......... .......... 21% 175M 11s Step #1: 473200K .......... .......... .......... .......... .......... 21% 207M 11s Step #1: 473250K .......... .......... .......... .......... .......... 21% 168M 11s Step #1: 473300K .......... .......... .......... .......... .......... 21% 205M 11s Step #1: 473350K .......... .......... .......... .......... .......... 21% 187M 11s Step #1: 473400K .......... .......... .......... .......... .......... 21% 200M 11s Step #1: 473450K .......... .......... .......... .......... .......... 21% 183M 11s Step #1: 473500K .......... .......... .......... .......... .......... 21% 142M 11s Step #1: 473550K .......... .......... .......... .......... .......... 21% 172M 11s Step #1: 473600K .......... .......... .......... .......... .......... 21% 195M 11s Step #1: 473650K .......... .......... .......... .......... .......... 21% 180M 11s Step #1: 473700K .......... .......... .......... .......... .......... 21% 188M 11s Step #1: 473750K .......... .......... .......... .......... .......... 21% 190M 11s Step #1: 473800K .......... .......... .......... .......... .......... 21% 160M 11s Step #1: 473850K .......... .......... .......... .......... .......... 21% 195M 11s Step #1: 473900K .......... .......... .......... .......... .......... 21% 194M 11s Step #1: 473950K .......... .......... .......... .......... .......... 21% 172M 11s Step #1: 474000K .......... .......... .......... .......... .......... 21% 187M 11s Step #1: 474050K .......... .......... .......... .......... .......... 21% 191M 11s Step #1: 474100K .......... .......... .......... .......... .......... 21% 125M 11s Step #1: 474150K .......... .......... .......... .......... .......... 21% 169M 11s Step #1: 474200K .......... .......... .......... .......... .......... 21% 187M 11s Step #1: 474250K .......... .......... .......... .......... .......... 21% 209M 11s Step #1: 474300K .......... .......... .......... .......... .......... 21% 197M 11s Step #1: 474350K .......... .......... .......... .......... .......... 21% 159M 11s Step #1: 474400K .......... .......... .......... .......... .......... 21% 196M 11s Step #1: 474450K .......... .......... .......... .......... .......... 21% 208M 11s Step #1: 474500K .......... .......... .......... .......... .......... 21% 196M 11s Step #1: 474550K .......... .......... .......... .......... .......... 21% 168M 11s Step #1: 474600K .......... .......... .......... .......... .......... 21% 207M 11s Step #1: 474650K .......... .......... .......... .......... .......... 21% 201M 11s Step #1: 474700K .......... .......... .......... .......... .......... 21% 191M 11s Step #1: 474750K .......... .......... .......... .......... .......... 21% 173M 11s Step #1: 474800K .......... .......... .......... .......... .......... 21% 62.0M 11s Step #1: 474850K .......... .......... .......... .......... .......... 21% 193M 11s Step #1: 474900K .......... .......... .......... .......... .......... 21% 211M 11s Step #1: 474950K .......... .......... .......... .......... .......... 21% 185M 11s Step #1: 475000K .......... .......... .......... .......... .......... 21% 201M 11s Step #1: 475050K .......... .......... .......... .......... .......... 21% 172M 11s Step #1: 475100K .......... .......... .......... .......... .......... 21% 208M 11s Step #1: 475150K .......... .......... .......... .......... .......... 21% 168M 11s Step #1: 475200K .......... .......... .......... .......... .......... 21% 194M 11s Step #1: 475250K .......... .......... .......... .......... .......... 21% 203M 11s Step #1: 475300K .......... .......... .......... .......... .......... 21% 178M 11s Step #1: 475350K .......... .......... .......... .......... .......... 21% 178M 11s Step #1: 475400K .......... .......... .......... .......... .......... 21% 198M 11s Step #1: 475450K .......... .......... .......... .......... .......... 21% 204M 11s Step #1: 475500K .......... .......... .......... .......... .......... 21% 192M 11s Step #1: 475550K .......... .......... .......... .......... .......... 21% 161M 11s Step #1: 475600K .......... .......... .......... .......... .......... 21% 174M 11s Step #1: 475650K .......... .......... .......... .......... .......... 21% 181M 11s Step #1: 475700K .......... .......... .......... .......... .......... 21% 202M 11s Step #1: 475750K .......... .......... .......... .......... .......... 21% 174M 11s Step #1: 475800K .......... .......... .......... .......... .......... 21% 194M 11s Step #1: 475850K .......... .......... .......... .......... .......... 21% 212M 11s Step #1: 475900K .......... .......... .......... .......... .......... 21% 180M 11s Step #1: 475950K .......... .......... .......... .......... .......... 21% 162M 11s Step #1: 476000K .......... .......... .......... .......... .......... 21% 197M 11s Step #1: 476050K .......... .......... .......... .......... .......... 21% 186M 11s Step #1: 476100K .......... .......... .......... .......... .......... 21% 210M 11s Step #1: 476150K .......... .......... .......... .......... .......... 21% 169M 11s Step #1: 476200K .......... .......... .......... .......... .......... 21% 197M 11s Step #1: 476250K .......... .......... .......... .......... .......... 21% 185M 11s Step #1: 476300K .......... .......... .......... .......... .......... 21% 195M 11s Step #1: 476350K .......... .......... .......... .......... .......... 21% 149M 11s Step #1: 476400K .......... .......... .......... .......... .......... 21% 194M 11s Step #1: 476450K .......... .......... .......... .......... .......... 21% 202M 11s Step #1: 476500K .......... .......... .......... .......... .......... 21% 197M 11s Step #1: 476550K .......... .......... .......... .......... .......... 21% 168M 11s Step #1: 476600K .......... .......... .......... .......... .......... 21% 194M 11s Step #1: 476650K .......... .......... .......... .......... .......... 21% 205M 11s Step #1: 476700K .......... .......... .......... .......... .......... 21% 201M 11s Step #1: 476750K .......... .......... .......... .......... .......... 21% 165M 11s Step #1: 476800K .......... .......... .......... .......... .......... 21% 176M 11s Step #1: 476850K .......... .......... .......... .......... .......... 21% 64.9M 11s Step #1: 476900K .......... .......... .......... .......... .......... 21% 201M 11s Step #1: 476950K .......... .......... .......... .......... .......... 21% 172M 11s Step #1: 477000K .......... .......... .......... .......... .......... 21% 214M 11s Step #1: 477050K .......... .......... .......... .......... .......... 21% 201M 11s Step #1: 477100K .......... .......... .......... .......... .......... 21% 192M 11s Step #1: 477150K .......... .......... .......... .......... .......... 21% 168M 11s Step #1: 477200K .......... .......... .......... .......... .......... 21% 184M 11s Step #1: 477250K .......... .......... .......... .......... .......... 21% 193M 11s Step #1: 477300K .......... .......... .......... .......... .......... 21% 204M 11s Step #1: 477350K .......... .......... .......... .......... .......... 21% 166M 11s Step #1: 477400K .......... .......... .......... .......... .......... 21% 192M 11s Step #1: 477450K .......... .......... .......... .......... .......... 21% 205M 11s Step #1: 477500K .......... .......... .......... .......... .......... 21% 197M 11s Step #1: 477550K .......... .......... .......... .......... .......... 21% 175M 11s Step #1: 477600K .......... .......... .......... .......... .......... 21% 194M 11s Step #1: 477650K .......... .......... .......... .......... .......... 21% 201M 11s Step #1: 477700K .......... .......... .......... .......... .......... 21% 206M 11s Step #1: 477750K .......... .......... .......... .......... .......... 21% 169M 11s Step #1: 477800K .......... .......... .......... .......... .......... 21% 191M 11s Step #1: 477850K .......... .......... .......... .......... .......... 21% 181M 11s Step #1: 477900K .......... .......... .......... .......... .......... 21% 203M 11s Step #1: 477950K .......... .......... .......... .......... .......... 21% 173M 11s Step #1: 478000K .......... .......... .......... .......... .......... 21% 192M 11s Step #1: 478050K .......... .......... .......... .......... .......... 21% 204M 11s Step #1: 478100K .......... .......... .......... .......... .......... 21% 183M 11s Step #1: 478150K .......... .......... .......... .......... .......... 21% 167M 11s Step #1: 478200K .......... .......... .......... .......... .......... 21% 190M 11s Step #1: 478250K .......... .......... .......... .......... .......... 21% 184M 11s Step #1: 478300K .......... .......... .......... .......... .......... 21% 205M 11s Step #1: 478350K .......... .......... .......... .......... .......... 21% 167M 11s Step #1: 478400K .......... .......... .......... .......... .......... 21% 180M 11s Step #1: 478450K .......... .......... .......... .......... .......... 21% 206M 11s Step #1: 478500K .......... .......... .......... .......... .......... 21% 208M 11s Step #1: 478550K .......... .......... .......... .......... .......... 21% 168M 11s Step #1: 478600K .......... .......... .......... .......... .......... 21% 170M 11s Step #1: 478650K .......... .......... .......... .......... .......... 21% 61.9M 11s Step #1: 478700K .......... .......... .......... .......... .......... 21% 197M 11s Step #1: 478750K .......... .......... .......... .......... .......... 21% 172M 11s Step #1: 478800K .......... .......... .......... .......... .......... 21% 205M 11s Step #1: 478850K .......... .......... .......... .......... .......... 21% 209M 11s Step #1: 478900K .......... .......... .......... .......... .......... 21% 194M 11s Step #1: 478950K .......... .......... .......... .......... .......... 21% 178M 11s Step #1: 479000K .......... .......... .......... .......... .......... 21% 212M 11s Step #1: 479050K .......... .......... .......... .......... .......... 21% 193M 11s Step #1: 479100K .......... .......... .......... .......... .......... 21% 186M 11s Step #1: 479150K .......... .......... .......... .......... .......... 21% 161M 11s Step #1: 479200K .......... .......... .......... .......... .......... 21% 176M 11s Step #1: 479250K .......... .......... .......... .......... .......... 21% 177M 11s Step #1: 479300K .......... .......... .......... .......... .......... 21% 211M 11s Step #1: 479350K .......... .......... .......... .......... .......... 21% 166M 11s Step #1: 479400K .......... .......... .......... .......... .......... 21% 198M 11s Step #1: 479450K .......... .......... .......... .......... .......... 21% 206M 11s Step #1: 479500K .......... .......... .......... .......... .......... 21% 203M 11s Step #1: 479550K .......... .......... .......... .......... .......... 21% 174M 11s Step #1: 479600K .......... .......... .......... .......... .......... 21% 168M 11s Step #1: 479650K .......... .......... .......... .......... .......... 21% 189M 11s Step #1: 479700K .......... .......... .......... .......... .......... 21% 203M 11s Step #1: 479750K .......... .......... .......... .......... .......... 21% 183M 11s Step #1: 479800K .......... .......... .......... .......... .......... 21% 200M 11s Step #1: 479850K .......... .......... .......... .......... .......... 21% 202M 11s Step #1: 479900K .......... .......... .......... .......... .......... 21% 189M 11s Step #1: 479950K .......... .......... .......... .......... .......... 21% 180M 11s Step #1: 480000K .......... .......... .......... .......... .......... 21% 215M 11s Step #1: 480050K .......... .......... .......... .......... .......... 21% 177M 11s Step #1: 480100K .......... .......... .......... .......... .......... 21% 199M 11s Step #1: 480150K .......... .......... .......... .......... .......... 21% 188M 11s Step #1: 480200K .......... .......... .......... .......... .......... 21% 164M 11s Step #1: 480250K .......... .......... .......... .......... .......... 21% 175M 11s Step #1: 480300K .......... .......... .......... .......... .......... 21% 207M 11s Step #1: 480350K .......... .......... .......... .......... .......... 21% 169M 11s Step #1: 480400K .......... .......... .......... .......... .......... 21% 194M 11s Step #1: 480450K .......... .......... .......... .......... .......... 21% 194M 11s Step #1: 480500K .......... .......... .......... .......... .......... 21% 208M 11s Step #1: 480550K .......... .......... .......... .......... .......... 21% 175M 11s Step #1: 480600K .......... .......... .......... .......... .......... 21% 188M 11s Step #1: 480650K .......... .......... .......... .......... .......... 21% 195M 11s Step #1: 480700K .......... .......... .......... .......... .......... 21% 62.6M 11s Step #1: 480750K .......... .......... .......... .......... .......... 21% 179M 11s Step #1: 480800K .......... .......... .......... .......... .......... 21% 209M 11s Step #1: 480850K .......... .......... .......... .......... .......... 21% 214M 11s Step #1: 480900K .......... .......... .......... .......... .......... 21% 204M 11s Step #1: 480950K .......... .......... .......... .......... .......... 21% 159M 11s Step #1: 481000K .......... .......... .......... .......... .......... 21% 186M 11s Step #1: 481050K .......... .......... .......... .......... .......... 21% 192M 11s Step #1: 481100K .......... .......... .......... .......... .......... 21% 184M 11s Step #1: 481150K .......... .......... .......... .......... .......... 21% 175M 11s Step #1: 481200K .......... .......... .......... .......... .......... 21% 190M 11s Step #1: 481250K .......... .......... .......... .......... .......... 21% 201M 11s Step #1: 481300K .......... .......... .......... .......... .......... 21% 208M 11s Step #1: 481350K .......... .......... .......... .......... .......... 21% 187M 11s Step #1: 481400K .......... .......... .......... .......... .......... 21% 216M 11s Step #1: 481450K .......... .......... .......... .......... .......... 21% 194M 11s Step #1: 481500K .......... .......... .......... .......... .......... 21% 177M 11s Step #1: 481550K .......... .......... .......... .......... .......... 21% 174M 11s Step #1: 481600K .......... .......... .......... .......... .......... 21% 205M 11s Step #1: 481650K .......... .......... .......... .......... .......... 21% 199M 11s Step #1: 481700K .......... .......... .......... .......... .......... 21% 196M 11s Step #1: 481750K .......... .......... .......... .......... .......... 21% 191M 11s Step #1: 481800K .......... .......... .......... .......... .......... 21% 204M 11s Step #1: 481850K .......... .......... .......... .......... .......... 21% 198M 11s Step #1: 481900K .......... .......... .......... .......... .......... 21% 200M 11s Step #1: 481950K .......... .......... .......... .......... .......... 21% 160M 11s Step #1: 482000K .......... .......... .......... .......... .......... 21% 64.2M 11s Step #1: 482050K .......... .......... .......... .......... .......... 21% 200M 11s Step #1: 482100K .......... .......... .......... .......... .......... 21% 209M 11s Step #1: 482150K .......... .......... .......... .......... .......... 21% 178M 11s Step #1: 482200K .......... .......... .......... .......... .......... 21% 182M 11s Step #1: 482250K .......... .......... .......... .......... .......... 21% 108M 11s Step #1: 482300K .......... .......... .......... .......... .......... 21% 175M 11s Step #1: 482350K .......... .......... .......... .......... .......... 21% 156M 11s Step #1: 482400K .......... .......... .......... .......... .......... 21% 128M 11s Step #1: 482450K .......... .......... .......... .......... .......... 21% 177M 11s Step #1: 482500K .......... .......... .......... .......... .......... 21% 210M 11s Step #1: 482550K .......... .......... .......... .......... .......... 21% 181M 11s Step #1: 482600K .......... .......... .......... .......... .......... 21% 206M 11s Step #1: 482650K .......... .......... .......... .......... .......... 21% 176M 11s Step #1: 482700K .......... .......... .......... .......... .......... 21% 202M 11s Step #1: 482750K .......... .......... .......... .......... .......... 21% 56.9M 11s Step #1: 482800K .......... .......... .......... .......... .......... 21% 209M 11s Step #1: 482850K .......... .......... .......... .......... .......... 21% 212M 11s Step #1: 482900K .......... .......... .......... .......... .......... 21% 211M 11s Step #1: 482950K .......... .......... .......... .......... .......... 21% 185M 11s Step #1: 483000K .......... .......... .......... .......... .......... 21% 200M 11s Step #1: 483050K .......... .......... .......... .......... .......... 21% 213M 11s Step #1: 483100K .......... .......... .......... .......... .......... 21% 200M 11s Step #1: 483150K .......... .......... .......... .......... .......... 21% 170M 11s Step #1: 483200K .......... .......... .......... .......... .......... 21% 212M 11s Step #1: 483250K .......... .......... .......... .......... .......... 21% 171M 11s Step #1: 483300K .......... .......... .......... .......... .......... 21% 203M 11s Step #1: 483350K .......... .......... .......... .......... .......... 21% 181M 11s Step #1: 483400K .......... .......... .......... .......... .......... 21% 209M 11s Step #1: 483450K .......... .......... .......... .......... .......... 21% 201M 11s Step #1: 483500K .......... .......... .......... .......... .......... 21% 202M 11s Step #1: 483550K .......... .......... .......... .......... .......... 21% 173M 11s Step #1: 483600K .......... .......... .......... .......... .......... 21% 218M 11s Step #1: 483650K .......... .......... .......... .......... .......... 21% 204M 11s Step #1: 483700K .......... .......... .......... .......... .......... 21% 189M 11s Step #1: 483750K .......... .......... .......... .......... .......... 21% 147M 11s Step #1: 483800K .......... .......... .......... .......... .......... 21% 186M 11s Step #1: 483850K .......... .......... .......... .......... .......... 21% 188M 11s Step #1: 483900K .......... .......... .......... .......... .......... 21% 178M 11s Step #1: 483950K .......... .......... .......... .......... .......... 21% 173M 11s Step #1: 484000K .......... .......... .......... .......... .......... 21% 195M 11s Step #1: 484050K .......... .......... .......... .......... .......... 21% 183M 11s Step #1: 484100K .......... .......... .......... .......... .......... 21% 164M 11s Step #1: 484150K .......... .......... .......... .......... .......... 21% 184M 11s Step #1: 484200K .......... .......... .......... .......... .......... 21% 187M 11s Step #1: 484250K .......... .......... .......... .......... .......... 21% 177M 11s Step #1: 484300K .......... .......... .......... .......... .......... 21% 197M 11s Step #1: 484350K .......... .......... .......... .......... .......... 21% 167M 11s Step #1: 484400K .......... .......... .......... .......... .......... 21% 195M 11s Step #1: 484450K .......... .......... .......... .......... .......... 21% 184M 11s Step #1: 484500K .......... .......... .......... .......... .......... 21% 188M 11s Step #1: 484550K .......... .......... .......... .......... .......... 21% 188M 11s Step #1: 484600K .......... .......... .......... .......... .......... 21% 193M 11s Step #1: 484650K .......... .......... .......... .......... .......... 21% 188M 11s Step #1: 484700K .......... .......... .......... .......... .......... 21% 194M 11s Step #1: 484750K .......... .......... .......... .......... .......... 21% 62.6M 11s Step #1: 484800K .......... .......... .......... .......... .......... 21% 200M 11s Step #1: 484850K .......... .......... .......... .......... .......... 21% 223M 11s Step #1: 484900K .......... .......... .......... .......... .......... 21% 219M 11s Step #1: 484950K .......... .......... .......... .......... .......... 21% 187M 11s Step #1: 485000K .......... .......... .......... .......... .......... 21% 158M 11s Step #1: 485050K .......... .......... .......... .......... .......... 21% 143M 11s Step #1: 485100K .......... .......... .......... .......... .......... 21% 186M 11s Step #1: 485150K .......... .......... .......... .......... .......... 21% 171M 11s Step #1: 485200K .......... .......... .......... .......... .......... 21% 225M 11s Step #1: 485250K .......... .......... .......... .......... .......... 21% 208M 11s Step #1: 485300K .......... .......... .......... .......... .......... 21% 196M 11s Step #1: 485350K .......... .......... .......... .......... .......... 21% 175M 11s Step #1: 485400K .......... .......... .......... .......... .......... 21% 210M 11s Step #1: 485450K .......... .......... .......... .......... .......... 21% 217M 11s Step #1: 485500K .......... .......... .......... .......... .......... 21% 216M 11s Step #1: 485550K .......... .......... .......... .......... .......... 21% 141M 11s Step #1: 485600K .......... .......... .......... .......... .......... 21% 187M 11s Step #1: 485650K .......... .......... .......... .......... .......... 21% 199M 11s Step #1: 485700K .......... .......... .......... .......... .......... 21% 209M 11s Step #1: 485750K .......... .......... .......... .......... .......... 21% 154M 11s Step #1: 485800K .......... .......... .......... .......... .......... 21% 197M 11s Step #1: 485850K .......... .......... .......... .......... .......... 21% 206M 11s Step #1: 485900K .......... .......... .......... .......... .......... 21% 198M 11s Step #1: 485950K .......... .......... .......... .......... .......... 21% 179M 11s Step #1: 486000K .......... .......... .......... .......... .......... 21% 208M 11s Step #1: 486050K .......... .......... .......... .......... .......... 21% 211M 11s Step #1: 486100K .......... .......... .......... .......... .......... 21% 205M 11s Step #1: 486150K .......... .......... .......... .......... .......... 21% 173M 11s Step #1: 486200K .......... .......... .......... .......... .......... 21% 201M 11s Step #1: 486250K .......... .......... .......... .......... .......... 21% 202M 11s Step #1: 486300K .......... .......... .......... .......... .......... 21% 187M 11s Step #1: 486350K .......... .......... .......... .......... .......... 21% 173M 11s Step #1: 486400K .......... .......... .......... .......... .......... 21% 209M 11s Step #1: 486450K .......... .......... .......... .......... .......... 21% 200M 11s Step #1: 486500K .......... .......... .......... .......... .......... 21% 188M 11s Step #1: 486550K .......... .......... .......... .......... .......... 21% 166M 11s Step #1: 486600K .......... .......... .......... .......... .......... 21% 174M 11s Step #1: 486650K .......... .......... .......... .......... .......... 21% 212M 11s Step #1: 486700K .......... .......... .......... .......... .......... 21% 198M 11s Step #1: 486750K .......... .......... .......... .......... .......... 21% 173M 11s Step #1: 486800K .......... .......... .......... .......... .......... 21% 64.8M 11s Step #1: 486850K .......... .......... .......... .......... .......... 21% 203M 11s Step #1: 486900K .......... .......... .......... .......... .......... 21% 198M 11s Step #1: 486950K .......... .......... .......... .......... .......... 21% 173M 11s Step #1: 487000K .......... .......... .......... .......... .......... 21% 110M 11s Step #1: 487050K .......... .......... .......... .......... .......... 21% 174M 11s Step #1: 487100K .......... .......... .......... .......... .......... 21% 189M 11s Step #1: 487150K .......... .......... .......... .......... .......... 21% 142M 11s Step #1: 487200K .......... .......... .......... .......... .......... 21% 190M 11s Step #1: 487250K .......... .......... .......... .......... .......... 21% 196M 11s Step #1: 487300K .......... .......... .......... .......... .......... 21% 197M 11s Step #1: 487350K .......... .......... .......... .......... .......... 21% 167M 11s Step #1: 487400K .......... .......... .......... .......... .......... 21% 195M 11s Step #1: 487450K .......... .......... .......... .......... .......... 21% 182M 11s Step #1: 487500K .......... .......... .......... .......... .......... 21% 213M 11s Step #1: 487550K .......... .......... .......... .......... .......... 21% 179M 11s Step #1: 487600K .......... .......... .......... .......... .......... 21% 188M 11s Step #1: 487650K .......... .......... .......... .......... .......... 21% 205M 11s Step #1: 487700K .......... .......... .......... .......... .......... 21% 175M 11s Step #1: 487750K .......... .......... .......... .......... .......... 21% 167M 11s Step #1: 487800K .......... .......... .......... .......... .......... 21% 200M 11s Step #1: 487850K .......... .......... .......... .......... .......... 21% 192M 11s Step #1: 487900K .......... .......... .......... .......... .......... 21% 214M 11s Step #1: 487950K .......... .......... .......... .......... .......... 21% 143M 11s Step #1: 488000K .......... .......... .......... .......... .......... 21% 195M 11s Step #1: 488050K .......... .......... .......... .......... .......... 21% 199M 11s Step #1: 488100K .......... .......... .......... .......... .......... 21% 202M 11s Step #1: 488150K .......... .......... .......... .......... .......... 21% 187M 11s Step #1: 488200K .......... .......... .......... .......... .......... 21% 197M 11s Step #1: 488250K .......... .......... .......... .......... .......... 21% 188M 11s Step #1: 488300K .......... .......... .......... .......... .......... 21% 203M 11s Step #1: 488350K .......... .......... .......... .......... .......... 21% 147M 11s Step #1: 488400K .......... .......... .......... .......... .......... 21% 196M 11s Step #1: 488450K .......... .......... .......... .......... .......... 21% 203M 11s Step #1: 488500K .......... .......... .......... .......... .......... 21% 204M 11s Step #1: 488550K .......... .......... .......... .......... .......... 21% 177M 11s Step #1: 488600K .......... .......... .......... .......... .......... 21% 191M 11s Step #1: 488650K .......... .......... .......... .......... .......... 21% 198M 11s Step #1: 488700K .......... .......... .......... .......... .......... 21% 171M 11s Step #1: 488750K .......... .......... .......... .......... .......... 21% 168M 11s Step #1: 488800K .......... .......... .......... .......... .......... 21% 203M 11s Step #1: 488850K .......... .......... .......... .......... .......... 21% 64.3M 11s Step #1: 488900K .......... .......... .......... .......... .......... 21% 208M 11s Step #1: 488950K .......... .......... .......... .......... .......... 21% 191M 11s Step #1: 489000K .......... .......... .......... .......... .......... 21% 213M 11s Step #1: 489050K .......... .......... .......... .......... .......... 21% 217M 11s Step #1: 489100K .......... .......... .......... .......... .......... 21% 212M 11s Step #1: 489150K .......... .......... .......... .......... .......... 21% 176M 11s Step #1: 489200K .......... .......... .......... .......... .......... 21% 201M 11s Step #1: 489250K .......... .......... .......... .......... .......... 21% 209M 11s Step #1: 489300K .......... .......... .......... .......... .......... 21% 198M 11s Step #1: 489350K .......... .......... .......... .......... .......... 21% 182M 11s Step #1: 489400K .......... .......... .......... .......... .......... 21% 177M 11s Step #1: 489450K .......... .......... .......... .......... .......... 21% 248M 11s Step #1: 489500K .......... .......... .......... .......... .......... 21% 241M 11s Step #1: 489550K .......... .......... .......... .......... .......... 21% 207M 11s Step #1: 489600K .......... .......... .......... .......... .......... 21% 245M 11s Step #1: 489650K .......... .......... .......... .......... .......... 21% 235M 11s Step #1: 489700K .......... .......... .......... .......... .......... 21% 209M 11s Step #1: 489750K .......... .......... .......... .......... .......... 21% 212M 11s Step #1: 489800K .......... .......... .......... .......... .......... 21% 239M 11s Step #1: 489850K .......... .......... .......... .......... .......... 21% 251M 11s Step #1: 489900K .......... .......... .......... .......... .......... 21% 238M 11s Step #1: 489950K .......... .......... .......... .......... .......... 21% 187M 11s Step #1: 490000K .......... .......... .......... .......... .......... 21% 240M 11s Step #1: 490050K .......... .......... .......... .......... .......... 21% 215M 11s Step #1: 490100K .......... .......... .......... .......... .......... 21% 225M 11s Step #1: 490150K .......... .......... .......... .......... .......... 21% 207M 11s Step #1: 490200K .......... .......... .......... .......... .......... 21% 247M 11s Step #1: 490250K .......... .......... .......... .......... .......... 21% 233M 11s Step #1: 490300K .......... .......... .......... .......... .......... 21% 203M 11s Step #1: 490350K .......... .......... .......... .......... .......... 21% 162M 11s Step #1: 490400K .......... .......... .......... .......... .......... 21% 169M 11s Step #1: 490450K .......... .......... .......... .......... .......... 21% 207M 11s Step #1: 490500K .......... .......... .......... .......... .......... 21% 213M 11s Step #1: 490550K .......... .......... .......... .......... .......... 21% 175M 11s Step #1: 490600K .......... .......... .......... .......... .......... 21% 207M 11s Step #1: 490650K .......... .......... .......... .......... .......... 21% 180M 11s Step #1: 490700K .......... .......... .......... .......... .......... 21% 198M 11s Step #1: 490750K .......... .......... .......... .......... .......... 21% 163M 11s Step #1: 490800K .......... .......... .......... .......... .......... 21% 202M 11s Step #1: 490850K .......... .......... .......... .......... .......... 21% 203M 11s Step #1: 490900K .......... .......... .......... .......... .......... 21% 64.7M 11s Step #1: 490950K .......... .......... .......... .......... .......... 21% 170M 11s Step #1: 491000K .......... .......... .......... .......... .......... 21% 190M 11s Step #1: 491050K .......... .......... .......... .......... .......... 21% 198M 11s Step #1: 491100K .......... .......... .......... .......... .......... 21% 191M 11s Step #1: 491150K .......... .......... .......... .......... .......... 21% 186M 11s Step #1: 491200K .......... .......... .......... .......... .......... 21% 185M 11s Step #1: 491250K .......... .......... .......... .......... .......... 21% 184M 11s Step #1: 491300K .......... .......... .......... .......... .......... 21% 194M 11s Step #1: 491350K .......... .......... .......... .......... .......... 21% 184M 11s Step #1: 491400K .......... .......... .......... .......... .......... 21% 202M 11s Step #1: 491450K .......... .......... .......... .......... .......... 21% 194M 11s Step #1: 491500K .......... .......... .......... .......... .......... 21% 189M 11s Step #1: 491550K .......... .......... .......... .......... .......... 21% 176M 11s Step #1: 491600K .......... .......... .......... .......... .......... 21% 207M 11s Step #1: 491650K .......... .......... .......... .......... .......... 21% 192M 11s Step #1: 491700K .......... .......... .......... .......... .......... 21% 172M 11s Step #1: 491750K .......... .......... .......... .......... .......... 21% 172M 11s Step #1: 491800K .......... .......... .......... .......... .......... 21% 188M 11s Step #1: 491850K .......... .......... .......... .......... .......... 21% 173M 11s Step #1: 491900K .......... .......... .......... .......... .......... 21% 198M 11s Step #1: 491950K .......... .......... .......... .......... .......... 21% 158M 11s Step #1: 492000K .......... .......... .......... .......... .......... 21% 185M 11s Step #1: 492050K .......... .......... .......... .......... .......... 21% 199M 11s Step #1: 492100K .......... .......... .......... .......... .......... 21% 211M 11s Step #1: 492150K .......... .......... .......... .......... .......... 21% 188M 11s Step #1: 492200K .......... .......... .......... .......... .......... 21% 205M 11s Step #1: 492250K .......... .......... .......... .......... .......... 21% 211M 11s Step #1: 492300K .......... .......... .......... .......... .......... 21% 181M 11s Step #1: 492350K .......... .......... .......... .......... .......... 21% 171M 11s Step #1: 492400K .......... .......... .......... .......... .......... 21% 200M 11s Step #1: 492450K .......... .......... .......... .......... .......... 21% 199M 11s Step #1: 492500K .......... .......... .......... .......... .......... 21% 180M 11s Step #1: 492550K .......... .......... .......... .......... .......... 21% 170M 11s Step #1: 492600K .......... .......... .......... .......... .......... 21% 193M 11s Step #1: 492650K .......... .......... .......... .......... .......... 21% 212M 11s Step #1: 492700K .......... .......... .......... .......... .......... 21% 201M 11s Step #1: 492750K .......... .......... .......... .......... .......... 21% 172M 11s Step #1: 492800K .......... .......... .......... .......... .......... 21% 197M 11s Step #1: 492850K .......... .......... .......... .......... .......... 21% 201M 11s Step #1: 492900K .......... .......... .......... .......... .......... 21% 195M 11s Step #1: 492950K .......... .......... .......... .......... .......... 21% 65.3M 11s Step #1: 493000K .......... .......... .......... .......... .......... 21% 172M 11s Step #1: 493050K .......... .......... .......... .......... .......... 21% 211M 11s Step #1: 493100K .......... .......... .......... .......... .......... 21% 195M 11s Step #1: 493150K .......... .......... .......... .......... .......... 21% 179M 11s Step #1: 493200K .......... .......... .......... .......... .......... 21% 173M 11s Step #1: 493250K .......... .......... .......... .......... .......... 21% 194M 11s Step #1: 493300K .......... .......... .......... .......... .......... 21% 193M 11s Step #1: 493350K .......... .......... .......... .......... .......... 21% 179M 11s Step #1: 493400K .......... .......... .......... .......... .......... 21% 198M 11s Step #1: 493450K .......... .......... .......... .......... .......... 21% 224M 11s Step #1: 493500K .......... .......... .......... .......... .......... 21% 182M 11s Step #1: 493550K .......... .......... .......... .......... .......... 21% 164M 11s Step #1: 493600K .......... .......... .......... .......... .......... 21% 205M 11s Step #1: 493650K .......... .......... .......... .......... .......... 21% 201M 11s Step #1: 493700K .......... .......... .......... .......... .......... 21% 197M 11s Step #1: 493750K .......... .......... .......... .......... .......... 21% 173M 11s Step #1: 493800K .......... .......... .......... .......... .......... 21% 73.7M 11s Step #1: 493850K .......... .......... .......... .......... .......... 21% 192M 11s Step #1: 493900K .......... .......... .......... .......... .......... 21% 199M 11s Step #1: 493950K .......... .......... .......... .......... .......... 21% 185M 11s Step #1: 494000K .......... .......... .......... .......... .......... 21% 184M 11s Step #1: 494050K .......... .......... .......... .......... .......... 21% 213M 11s Step #1: 494100K .......... .......... .......... .......... .......... 21% 190M 11s Step #1: 494150K .......... .......... .......... .......... .......... 21% 172M 11s Step #1: 494200K .......... .......... .......... .......... .......... 21% 215M 11s Step #1: 494250K .......... .......... .......... .......... .......... 21% 189M 11s Step #1: 494300K .......... .......... .......... .......... .......... 21% 213M 11s Step #1: 494350K .......... .......... .......... .......... .......... 21% 160M 11s Step #1: 494400K .......... .......... .......... .......... .......... 21% 202M 11s Step #1: 494450K .......... .......... .......... .......... .......... 21% 196M 11s Step #1: 494500K .......... .......... .......... .......... .......... 21% 192M 11s Step #1: 494550K .......... .......... .......... .......... .......... 21% 174M 11s Step #1: 494600K .......... .......... .......... .......... .......... 21% 189M 11s Step #1: 494650K .......... .......... .......... .......... .......... 21% 180M 11s Step #1: 494700K .......... .......... .......... .......... .......... 21% 192M 11s Step #1: 494750K .......... .......... .......... .......... .......... 21% 156M 11s Step #1: 494800K .......... .......... .......... .......... .......... 21% 203M 11s Step #1: 494850K .......... .......... .......... .......... .......... 21% 226M 11s Step #1: 494900K .......... .......... .......... .......... .......... 21% 205M 11s Step #1: 494950K .......... .......... .......... .......... .......... 21% 183M 11s Step #1: 495000K .......... .......... .......... .......... .......... 21% 192M 11s Step #1: 495050K .......... .......... .......... .......... .......... 21% 208M 11s Step #1: 495100K .......... .......... .......... .......... .......... 21% 85.7M 11s Step #1: 495150K .......... .......... .......... .......... .......... 21% 168M 11s Step #1: 495200K .......... .......... .......... .......... .......... 21% 209M 11s Step #1: 495250K .......... .......... .......... .......... .......... 21% 191M 11s Step #1: 495300K .......... .......... .......... .......... .......... 21% 192M 11s Step #1: 495350K .......... .......... .......... .......... .......... 21% 169M 11s Step #1: 495400K .......... .......... .......... .......... .......... 21% 185M 11s Step #1: 495450K .......... .......... .......... .......... .......... 21% 182M 11s Step #1: 495500K .......... .......... .......... .......... .......... 21% 205M 11s Step #1: 495550K .......... .......... .......... .......... .......... 21% 151M 11s Step #1: 495600K .......... .......... .......... .......... .......... 22% 70.0M 11s Step #1: 495650K .......... .......... .......... .......... .......... 22% 190M 11s Step #1: 495700K .......... .......... .......... .......... .......... 22% 187M 11s Step #1: 495750K .......... .......... .......... .......... .......... 22% 177M 11s Step #1: 495800K .......... .......... .......... .......... .......... 22% 193M 11s Step #1: 495850K .......... .......... .......... .......... .......... 22% 207M 11s Step #1: 495900K .......... .......... .......... .......... .......... 22% 211M 11s Step #1: 495950K .......... .......... .......... .......... .......... 22% 160M 11s Step #1: 496000K .......... .......... .......... .......... .......... 22% 196M 11s Step #1: 496050K .......... .......... .......... .......... .......... 22% 178M 11s Step #1: 496100K .......... .......... .......... .......... .......... 22% 206M 11s Step #1: 496150K .......... .......... .......... .......... .......... 22% 67.8M 11s Step #1: 496200K .......... .......... .......... .......... .......... 22% 163M 11s Step #1: 496250K .......... .......... .......... .......... .......... 22% 187M 11s Step #1: 496300K .......... .......... .......... .......... .......... 22% 197M 11s Step #1: 496350K .......... .......... .......... .......... .......... 22% 152M 11s Step #1: 496400K .......... .......... .......... .......... .......... 22% 189M 11s Step #1: 496450K .......... .......... .......... .......... .......... 22% 203M 11s Step #1: 496500K .......... .......... .......... .......... .......... 22% 203M 11s Step #1: 496550K .......... .......... .......... .......... .......... 22% 176M 11s Step #1: 496600K .......... .......... .......... .......... .......... 22% 205M 11s Step #1: 496650K .......... .......... .......... .......... .......... 22% 205M 11s Step #1: 496700K .......... .......... .......... .......... .......... 22% 68.8M 11s Step #1: 496750K .......... .......... .......... .......... .......... 22% 172M 11s Step #1: 496800K .......... .......... .......... .......... .......... 22% 176M 11s Step #1: 496850K .......... .......... .......... .......... .......... 22% 229M 11s Step #1: 496900K .......... .......... .......... .......... .......... 22% 199M 11s Step #1: 496950K .......... .......... .......... .......... .......... 22% 172M 11s Step #1: 497000K .......... .......... .......... .......... .......... 22% 191M 11s Step #1: 497050K .......... .......... .......... .......... .......... 22% 181M 11s Step #1: 497100K .......... .......... .......... .......... .......... 22% 206M 11s Step #1: 497150K .......... .......... .......... .......... .......... 22% 145M 11s Step #1: 497200K .......... .......... .......... .......... .......... 22% 205M 11s Step #1: 497250K .......... .......... .......... .......... .......... 22% 195M 11s Step #1: 497300K .......... .......... .......... .......... .......... 22% 205M 11s Step #1: 497350K .......... .......... .......... .......... .......... 22% 223M 11s Step #1: 497400K .......... .......... .......... .......... .......... 22% 250M 11s Step #1: 497450K .......... .......... .......... .......... .......... 22% 202M 11s Step #1: 497500K .......... .......... .......... .......... .......... 22% 64.9M 11s Step #1: 497550K .......... .......... .......... .......... .......... 22% 190M 11s Step #1: 497600K .......... .......... .......... .......... .......... 22% 153M 11s Step #1: 497650K .......... .......... .......... .......... .......... 22% 187M 11s Step #1: 497700K .......... .......... .......... .......... .......... 22% 174M 11s Step #1: 497750K .......... .......... .......... .......... .......... 22% 176M 11s Step #1: 497800K .......... .......... .......... .......... .......... 22% 200M 11s Step #1: 497850K .......... .......... .......... .......... .......... 22% 191M 11s Step #1: 497900K .......... .......... .......... .......... .......... 22% 203M 11s Step #1: 497950K .......... .......... .......... .......... .......... 22% 166M 11s Step #1: 498000K .......... .......... .......... .......... .......... 22% 202M 11s Step #1: 498050K .......... .......... .......... .......... .......... 22% 191M 11s Step #1: 498100K .......... .......... .......... .......... .......... 22% 180M 11s Step #1: 498150K .......... .......... .......... .......... .......... 22% 170M 11s Step #1: 498200K .......... .......... .......... .......... .......... 22% 176M 11s Step #1: 498250K .......... .......... .......... .......... .......... 22% 198M 11s Step #1: 498300K .......... .......... .......... .......... .......... 22% 201M 11s Step #1: 498350K .......... .......... .......... .......... .......... 22% 162M 11s Step #1: 498400K .......... .......... .......... .......... .......... 22% 202M 11s Step #1: 498450K .......... .......... .......... .......... .......... 22% 181M 11s Step #1: 498500K .......... .......... .......... .......... .......... 22% 198M 11s Step #1: 498550K .......... .......... .......... .......... .......... 22% 171M 11s Step #1: 498600K .......... .......... .......... .......... .......... 22% 198M 11s Step #1: 498650K .......... .......... .......... .......... .......... 22% 181M 11s Step #1: 498700K .......... .......... .......... .......... .......... 22% 191M 11s Step #1: 498750K .......... .......... .......... .......... .......... 22% 177M 11s Step #1: 498800K .......... .......... .......... .......... .......... 22% 214M 11s Step #1: 498850K .......... .......... .......... .......... .......... 22% 115M 11s Step #1: 498900K .......... .......... .......... .......... .......... 22% 207M 11s Step #1: 498950K .......... .......... .......... .......... .......... 22% 102M 11s Step #1: 499000K .......... .......... .......... .......... .......... 22% 196M 11s Step #1: 499050K .......... .......... .......... .......... .......... 22% 183M 11s Step #1: 499100K .......... .......... .......... .......... .......... 22% 187M 11s Step #1: 499150K .......... .......... .......... .......... .......... 22% 148M 11s Step #1: 499200K .......... .......... .......... .......... .......... 22% 200M 11s Step #1: 499250K .......... .......... .......... .......... .......... 22% 204M 11s Step #1: 499300K .......... .......... .......... .......... .......... 22% 168M 11s Step #1: 499350K .......... .......... .......... .......... .......... 22% 172M 11s Step #1: 499400K .......... .......... .......... .......... .......... 22% 179M 11s Step #1: 499450K .......... .......... .......... .......... .......... 22% 194M 11s Step #1: 499500K .......... .......... .......... .......... .......... 22% 196M 11s Step #1: 499550K .......... .......... .......... .......... .......... 22% 160M 11s Step #1: 499600K .......... .......... .......... .......... .......... 22% 173M 11s Step #1: 499650K .......... .......... .......... .......... .......... 22% 193M 11s Step #1: 499700K .......... .......... .......... .......... .......... 22% 193M 11s Step #1: 499750K .......... .......... .......... .......... .......... 22% 177M 11s Step #1: 499800K .......... .......... .......... .......... .......... 22% 190M 11s Step #1: 499850K .......... .......... .......... .......... .......... 22% 205M 11s Step #1: 499900K .......... .......... .......... .......... .......... 22% 179M 11s Step #1: 499950K .......... .......... .......... .......... .......... 22% 172M 11s Step #1: 500000K .......... .......... .......... .......... .......... 22% 192M 11s Step #1: 500050K .......... .......... .......... .......... .......... 22% 64.6M 11s Step #1: 500100K .......... .......... .......... .......... .......... 22% 205M 11s Step #1: 500150K .......... .......... .......... .......... .......... 22% 161M 11s Step #1: 500200K .......... .......... .......... .......... .......... 22% 171M 11s Step #1: 500250K .......... .......... .......... .......... .......... 22% 196M 11s Step #1: 500300K .......... .......... .......... .......... .......... 22% 193M 11s Step #1: 500350K .......... .......... .......... .......... .......... 22% 188M 11s Step #1: 500400K .......... .......... .......... .......... .......... 22% 189M 11s Step #1: 500450K .......... .......... .......... .......... .......... 22% 186M 11s Step #1: 500500K .......... .......... .......... .......... .......... 22% 208M 11s Step #1: 500550K .......... .......... .......... .......... .......... 22% 173M 11s Step #1: 500600K .......... .......... .......... .......... .......... 22% 200M 11s Step #1: 500650K .......... .......... .......... .......... .......... 22% 181M 11s Step #1: 500700K .......... .......... .......... .......... .......... 22% 197M 11s Step #1: 500750K .......... .......... .......... .......... .......... 22% 165M 11s Step #1: 500800K .......... .......... .......... .......... .......... 22% 211M 11s Step #1: 500850K .......... .......... .......... .......... .......... 22% 197M 11s Step #1: 500900K .......... .......... .......... .......... .......... 22% 180M 11s Step #1: 500950K .......... .......... .......... .......... .......... 22% 173M 11s Step #1: 501000K .......... .......... .......... .......... .......... 22% 196M 11s Step #1: 501050K .......... .......... .......... .......... .......... 22% 207M 11s Step #1: 501100K .......... .......... .......... .......... .......... 22% 198M 11s Step #1: 501150K .......... .......... .......... .......... .......... 22% 148M 11s Step #1: 501200K .......... .......... .......... .......... .......... 22% 204M 11s Step #1: 501250K .......... .......... .......... .......... .......... 22% 208M 11s Step #1: 501300K .......... .......... .......... .......... .......... 22% 200M 11s Step #1: 501350K .......... .......... .......... .......... .......... 22% 178M 11s Step #1: 501400K .......... .......... .......... .......... .......... 22% 172M 11s Step #1: 501450K .......... .......... .......... .......... .......... 22% 192M 11s Step #1: 501500K .......... .......... .......... .......... .......... 22% 196M 11s Step #1: 501550K .......... .......... .......... .......... .......... 22% 151M 11s Step #1: 501600K .......... .......... .......... .......... .......... 22% 198M 11s Step #1: 501650K .......... .......... .......... .......... .......... 22% 185M 11s Step #1: 501700K .......... .......... .......... .......... .......... 22% 203M 11s Step #1: 501750K .......... .......... .......... .......... .......... 22% 175M 11s Step #1: 501800K .......... .......... .......... .......... .......... 22% 197M 11s Step #1: 501850K .......... .......... .......... .......... .......... 22% 193M 11s Step #1: 501900K .......... .......... .......... .......... .......... 22% 195M 11s Step #1: 501950K .......... .......... .......... .......... .......... 22% 158M 11s Step #1: 502000K .......... .......... .......... .......... .......... 22% 187M 11s Step #1: 502050K .......... .......... .......... .......... .......... 22% 195M 11s Step #1: 502100K .......... .......... .......... .......... .......... 22% 69.7M 11s Step #1: 502150K .......... .......... .......... .......... .......... 22% 207M 11s Step #1: 502200K .......... .......... .......... .......... .......... 22% 184M 11s Step #1: 502250K .......... .......... .......... .......... .......... 22% 206M 11s Step #1: 502300K .......... .......... .......... .......... .......... 22% 185M 11s Step #1: 502350K .......... .......... .......... .......... .......... 22% 151M 11s Step #1: 502400K .......... .......... .......... .......... .......... 22% 185M 11s Step #1: 502450K .......... .......... .......... .......... .......... 22% 195M 11s Step #1: 502500K .......... .......... .......... .......... .......... 22% 190M 11s Step #1: 502550K .......... .......... .......... .......... .......... 22% 162M 11s Step #1: 502600K .......... .......... .......... .......... .......... 22% 178M 11s Step #1: 502650K .......... .......... .......... .......... .......... 22% 197M 11s Step #1: 502700K .......... .......... .......... .......... .......... 22% 202M 11s Step #1: 502750K .......... .......... .......... .......... .......... 22% 167M 11s Step #1: 502800K .......... .......... .......... .......... .......... 22% 186M 11s Step #1: 502850K .......... .......... .......... .......... .......... 22% 203M 11s Step #1: 502900K .......... .......... .......... .......... .......... 22% 199M 11s Step #1: 502950K .......... .......... .......... .......... .......... 22% 166M 11s Step #1: 503000K .......... .......... .......... .......... .......... 22% 177M 11s Step #1: 503050K .......... .......... .......... .......... .......... 22% 182M 11s Step #1: 503100K .......... .......... .......... .......... .......... 22% 200M 11s Step #1: 503150K .......... .......... .......... .......... .......... 22% 160M 11s Step #1: 503200K .......... .......... .......... .......... .......... 22% 189M 11s Step #1: 503250K .......... .......... .......... .......... .......... 22% 190M 11s Step #1: 503300K .......... .......... .......... .......... .......... 22% 174M 11s Step #1: 503350K .......... .......... .......... .......... .......... 22% 170M 11s Step #1: 503400K .......... .......... .......... .......... .......... 22% 185M 11s Step #1: 503450K .......... .......... .......... .......... .......... 22% 168M 11s Step #1: 503500K .......... .......... .......... .......... .......... 22% 194M 11s Step #1: 503550K .......... .......... .......... .......... .......... 22% 167M 11s Step #1: 503600K .......... .......... .......... .......... .......... 22% 198M 11s Step #1: 503650K .......... .......... .......... .......... .......... 22% 179M 11s Step #1: 503700K .......... .......... .......... .......... .......... 22% 167M 11s Step #1: 503750K .......... .......... .......... .......... .......... 22% 178M 11s Step #1: 503800K .......... .......... .......... .......... .......... 22% 200M 11s Step #1: 503850K .......... .......... .......... .......... .......... 22% 188M 11s Step #1: 503900K .......... .......... .......... .......... .......... 22% 176M 11s Step #1: 503950K .......... .......... .......... .......... .......... 22% 159M 11s Step #1: 504000K .......... .......... .......... .......... .......... 22% 198M 11s Step #1: 504050K .......... .......... .......... .......... .......... 22% 225M 11s Step #1: 504100K .......... .......... .......... .......... .......... 22% 240M 11s Step #1: 504150K .......... .......... .......... .......... .......... 22% 161M 11s Step #1: 504200K .......... .......... .......... .......... .......... 22% 183M 11s Step #1: 504250K .......... .......... .......... .......... .......... 22% 167M 11s Step #1: 504300K .......... .......... .......... .......... .......... 22% 184M 11s Step #1: 504350K .......... .......... .......... .......... .......... 22% 168M 11s Step #1: 504400K .......... .......... .......... .......... .......... 22% 200M 11s Step #1: 504450K .......... .......... .......... .......... .......... 22% 196M 11s Step #1: 504500K .......... .......... .......... .......... .......... 22% 167M 11s Step #1: 504550K .......... .......... .......... .......... .......... 22% 164M 11s Step #1: 504600K .......... .......... .......... .......... .......... 22% 190M 11s Step #1: 504650K .......... .......... .......... .......... .......... 22% 182M 11s Step #1: 504700K .......... .......... .......... .......... .......... 22% 197M 11s Step #1: 504750K .......... .......... .......... .......... .......... 22% 181M 11s Step #1: 504800K .......... .......... .......... .......... .......... 22% 243M 11s Step #1: 504850K .......... .......... .......... .......... .......... 22% 241M 11s Step #1: 504900K .......... .......... .......... .......... .......... 22% 215M 11s Step #1: 504950K .......... .......... .......... .......... .......... 22% 171M 11s Step #1: 505000K .......... .......... .......... .......... .......... 22% 176M 11s Step #1: 505050K .......... .......... .......... .......... .......... 22% 205M 11s Step #1: 505100K .......... .......... .......... .......... .......... 22% 203M 11s Step #1: 505150K .......... .......... .......... .......... .......... 22% 170M 11s Step #1: 505200K .......... .......... .......... .......... .......... 22% 189M 11s Step #1: 505250K .......... .......... .......... .......... .......... 22% 182M 11s Step #1: 505300K .......... .......... .......... .......... .......... 22% 174M 11s Step #1: 505350K .......... .......... .......... .......... .......... 22% 173M 11s Step #1: 505400K .......... .......... .......... .......... .......... 22% 185M 11s Step #1: 505450K .......... .......... .......... .......... .......... 22% 201M 11s Step #1: 505500K .......... .......... .......... .......... .......... 22% 194M 11s Step #1: 505550K .......... .......... .......... .......... .......... 22% 184M 11s Step #1: 505600K .......... .......... .......... .......... .......... 22% 198M 11s Step #1: 505650K .......... .......... .......... .......... .......... 22% 194M 11s Step #1: 505700K .......... .......... .......... .......... .......... 22% 216M 11s Step #1: 505750K .......... .......... .......... .......... .......... 22% 198M 11s Step #1: 505800K .......... .......... .......... .......... .......... 22% 180M 11s Step #1: 505850K .......... .......... .......... .......... .......... 22% 198M 11s Step #1: 505900K .......... .......... .......... .......... .......... 22% 207M 11s Step #1: 505950K .......... .......... .......... .......... .......... 22% 167M 11s Step #1: 506000K .......... .......... .......... .......... .......... 22% 152M 11s Step #1: 506050K .......... .......... .......... .......... .......... 22% 213M 11s Step #1: 506100K .......... .......... .......... .......... .......... 22% 206M 11s Step #1: 506150K .......... .......... .......... .......... .......... 22% 178M 11s Step #1: 506200K .......... .......... .......... .......... .......... 22% 175M 11s Step #1: 506250K .......... .......... .......... .......... .......... 22% 192M 11s Step #1: 506300K .......... .......... .......... .......... .......... 22% 203M 11s Step #1: 506350K .......... .......... .......... .......... .......... 22% 169M 11s Step #1: 506400K .......... .......... .......... .......... .......... 22% 194M 11s Step #1: 506450K .......... .......... .......... .......... .......... 22% 193M 11s Step #1: 506500K .......... .......... .......... .......... .......... 22% 199M 11s Step #1: 506550K .......... .......... .......... .......... .......... 22% 165M 11s Step #1: 506600K .......... .......... .......... .......... .......... 22% 202M 11s Step #1: 506650K .......... .......... .......... .......... .......... 22% 214M 11s Step #1: 506700K .......... .......... .......... .......... .......... 22% 205M 11s Step #1: 506750K .......... .......... .......... .......... .......... 22% 167M 11s Step #1: 506800K .......... .......... .......... .......... .......... 22% 191M 11s Step #1: 506850K .......... .......... .......... .......... .......... 22% 206M 11s Step #1: 506900K .......... .......... .......... .......... .......... 22% 197M 11s Step #1: 506950K .......... .......... .......... .......... .......... 22% 168M 11s Step #1: 507000K .......... .......... .......... .......... .......... 22% 182M 11s Step #1: 507050K .......... .......... .......... .......... .......... 22% 204M 11s Step #1: 507100K .......... .......... .......... .......... .......... 22% 195M 11s Step #1: 507150K .......... .......... .......... .......... .......... 22% 158M 11s Step #1: 507200K .......... .......... .......... .......... .......... 22% 185M 11s Step #1: 507250K .......... .......... .......... .......... .......... 22% 178M 11s Step #1: 507300K .......... .......... .......... .......... .......... 22% 186M 11s Step #1: 507350K .......... .......... .......... .......... .......... 22% 177M 11s Step #1: 507400K .......... .......... .......... .......... .......... 22% 210M 11s Step #1: 507450K .......... .......... .......... .......... .......... 22% 210M 11s Step #1: 507500K .......... .......... .......... .......... .......... 22% 198M 11s Step #1: 507550K .......... .......... .......... .......... .......... 22% 154M 11s Step #1: 507600K .......... .......... .......... .......... .......... 22% 188M 11s Step #1: 507650K .......... .......... .......... .......... .......... 22% 197M 11s Step #1: 507700K .......... .......... .......... .......... .......... 22% 212M 11s Step #1: 507750K .......... .......... .......... .......... .......... 22% 174M 11s Step #1: 507800K .......... .......... .......... .......... .......... 22% 180M 11s Step #1: 507850K .......... .......... .......... .......... .......... 22% 214M 11s Step #1: 507900K .......... .......... .......... .......... .......... 22% 221M 11s Step #1: 507950K .......... .......... .......... .......... .......... 22% 192M 11s Step #1: 508000K .......... .......... .......... .......... .......... 22% 223M 11s Step #1: 508050K .......... .......... .......... .......... .......... 22% 213M 11s Step #1: 508100K .......... .......... .......... .......... .......... 22% 244M 11s Step #1: 508150K .......... .......... .......... .......... .......... 22% 74.5M 11s Step #1: 508200K .......... .......... .......... .......... .......... 22% 176M 11s Step #1: 508250K .......... .......... .......... .......... .......... 22% 207M 11s Step #1: 508300K .......... .......... .......... .......... .......... 22% 208M 11s Step #1: 508350K .......... .......... .......... .......... .......... 22% 160M 11s Step #1: 508400K .......... .......... .......... .......... .......... 22% 195M 11s Step #1: 508450K .......... .......... .......... .......... .......... 22% 188M 11s Step #1: 508500K .......... .......... .......... .......... .......... 22% 178M 11s Step #1: 508550K .......... .......... .......... .......... .......... 22% 178M 11s Step #1: 508600K .......... .......... .......... .......... .......... 22% 195M 11s Step #1: 508650K .......... .......... .......... .......... .......... 22% 195M 11s Step #1: 508700K .......... .......... .......... .......... .......... 22% 201M 11s Step #1: 508750K .......... .......... .......... .......... .......... 22% 169M 11s Step #1: 508800K .......... .......... .......... .......... .......... 22% 190M 11s Step #1: 508850K .......... .......... .......... .......... .......... 22% 208M 11s Step #1: 508900K .......... .......... .......... .......... .......... 22% 200M 11s Step #1: 508950K .......... .......... .......... .......... .......... 22% 176M 11s Step #1: 509000K .......... .......... .......... .......... .......... 22% 218M 11s Step #1: 509050K .......... .......... .......... .......... .......... 22% 200M 11s Step #1: 509100K .......... .......... .......... .......... .......... 22% 183M 11s Step #1: 509150K .......... .......... .......... .......... .......... 22% 154M 11s Step #1: 509200K .......... .......... .......... .......... .......... 22% 186M 11s Step #1: 509250K .......... .......... .......... .......... .......... 22% 186M 11s Step #1: 509300K .......... .......... .......... .......... .......... 22% 193M 11s Step #1: 509350K .......... .......... .......... .......... .......... 22% 173M 11s Step #1: 509400K .......... .......... .......... .......... .......... 22% 215M 11s Step #1: 509450K .......... .......... .......... .......... .......... 22% 201M 11s Step #1: 509500K .......... .......... .......... .......... .......... 22% 176M 11s Step #1: 509550K .......... .......... .......... .......... .......... 22% 158M 11s Step #1: 509600K .......... .......... .......... .......... .......... 22% 196M 11s Step #1: 509650K .......... .......... .......... .......... .......... 22% 206M 11s Step #1: 509700K .......... .......... .......... .......... .......... 22% 194M 11s Step #1: 509750K .......... .......... .......... .......... .......... 22% 139M 11s Step #1: 509800K .......... .......... .......... .......... .......... 22% 201M 11s Step #1: 509850K .......... .......... .......... .......... .......... 22% 187M 11s Step #1: 509900K .......... .......... .......... .......... .......... 22% 191M 11s Step #1: 509950K .......... .......... .......... .......... .......... 22% 168M 11s Step #1: 510000K .......... .......... .......... .......... .......... 22% 202M 11s Step #1: 510050K .......... .......... .......... .......... .......... 22% 190M 11s Step #1: 510100K .......... .......... .......... .......... .......... 22% 173M 11s Step #1: 510150K .......... .......... .......... .......... .......... 22% 168M 11s Step #1: 510200K .......... .......... .......... .......... .......... 22% 197M 11s Step #1: 510250K .......... .......... .......... .......... .......... 22% 199M 11s Step #1: 510300K .......... .......... .......... .......... .......... 22% 205M 11s Step #1: 510350K .......... .......... .......... .......... .......... 22% 166M 11s Step #1: 510400K .......... .......... .......... .......... .......... 22% 176M 11s Step #1: 510450K .......... .......... .......... .......... .......... 22% 192M 11s Step #1: 510500K .......... .......... .......... .......... .......... 22% 205M 11s Step #1: 510550K .......... .......... .......... .......... .......... 22% 174M 11s Step #1: 510600K .......... .......... .......... .......... .......... 22% 203M 11s Step #1: 510650K .......... .......... .......... .......... .......... 22% 191M 11s Step #1: 510700K .......... .......... .......... .......... .......... 22% 191M 11s Step #1: 510750K .......... .......... .......... .......... .......... 22% 159M 11s Step #1: 510800K .......... .......... .......... .......... .......... 22% 193M 11s Step #1: 510850K .......... .......... .......... .......... .......... 22% 213M 11s Step #1: 510900K .......... .......... .......... .......... .......... 22% 187M 11s Step #1: 510950K .......... .......... .......... .......... .......... 22% 183M 11s Step #1: 511000K .......... .......... .......... .......... .......... 22% 218M 11s Step #1: 511050K .......... .......... .......... .......... .......... 22% 174M 11s Step #1: 511100K .......... .......... .......... .......... .......... 22% 203M 11s Step #1: 511150K .......... .......... .......... .......... .......... 22% 180M 11s Step #1: 511200K .......... .......... .......... .......... .......... 22% 185M 11s Step #1: 511250K .......... .......... .......... .......... .......... 22% 198M 11s Step #1: 511300K .......... .......... .......... .......... .......... 22% 216M 11s Step #1: 511350K .......... .......... .......... .......... .......... 22% 187M 11s Step #1: 511400K .......... .......... .......... .......... .......... 22% 185M 11s Step #1: 511450K .......... .......... .......... .......... .......... 22% 182M 11s Step #1: 511500K .......... .......... .......... .......... .......... 22% 199M 11s Step #1: 511550K .......... .......... .......... .......... .......... 22% 169M 11s Step #1: 511600K .......... .......... .......... .......... .......... 22% 203M 11s Step #1: 511650K .......... .......... .......... .......... .......... 22% 193M 11s Step #1: 511700K .......... .......... .......... .......... .......... 22% 186M 11s Step #1: 511750K .......... .......... .......... .......... .......... 22% 161M 11s Step #1: 511800K .......... .......... .......... .......... .......... 22% 218M 11s Step #1: 511850K .......... .......... .......... .......... .......... 22% 187M 11s Step #1: 511900K .......... .......... .......... .......... .......... 22% 187M 11s Step #1: 511950K .......... .......... .......... .......... .......... 22% 172M 11s Step #1: 512000K .......... .......... .......... .......... .......... 22% 199M 11s Step #1: 512050K .......... .......... .......... .......... .......... 22% 198M 11s Step #1: 512100K .......... .......... .......... .......... .......... 22% 198M 11s Step #1: 512150K .......... .......... .......... .......... .......... 22% 174M 11s Step #1: 512200K .......... .......... .......... .......... .......... 22% 180M 11s Step #1: 512250K .......... .......... .......... .......... .......... 22% 194M 11s Step #1: 512300K .......... .......... .......... .......... .......... 22% 191M 11s Step #1: 512350K .......... .......... .......... .......... .......... 22% 163M 11s Step #1: 512400K .......... .......... .......... .......... .......... 22% 184M 11s Step #1: 512450K .......... .......... .......... .......... .......... 22% 187M 11s Step #1: 512500K .......... .......... .......... .......... .......... 22% 208M 11s Step #1: 512550K .......... .......... .......... .......... .......... 22% 181M 11s Step #1: 512600K .......... .......... .......... .......... .......... 22% 198M 11s Step #1: 512650K .......... .......... .......... .......... .......... 22% 212M 11s Step #1: 512700K .......... .......... .......... .......... .......... 22% 189M 11s Step #1: 512750K .......... .......... .......... .......... .......... 22% 155M 11s Step #1: 512800K .......... .......... .......... .......... .......... 22% 197M 11s Step #1: 512850K .......... .......... .......... .......... .......... 22% 200M 11s Step #1: 512900K .......... .......... .......... .......... .......... 22% 206M 11s Step #1: 512950K .......... .......... .......... .......... .......... 22% 168M 11s Step #1: 513000K .......... .......... .......... .......... .......... 22% 179M 11s Step #1: 513050K .......... .......... .......... .......... .......... 22% 185M 11s Step #1: 513100K .......... .......... .......... .......... .......... 22% 191M 11s Step #1: 513150K .......... .......... .......... .......... .......... 22% 159M 11s Step #1: 513200K .......... .......... .......... .......... .......... 22% 189M 11s Step #1: 513250K .......... .......... .......... .......... .......... 22% 204M 11s Step #1: 513300K .......... .......... .......... .......... .......... 22% 204M 11s Step #1: 513350K .......... .......... .......... .......... .......... 22% 167M 11s Step #1: 513400K .......... .......... .......... .......... .......... 22% 194M 11s Step #1: 513450K .......... .......... .......... .......... .......... 22% 175M 11s Step #1: 513500K .......... .......... .......... .......... .......... 22% 205M 11s Step #1: 513550K .......... .......... .......... .......... .......... 22% 175M 11s Step #1: 513600K .......... .......... .......... .......... .......... 22% 199M 11s Step #1: 513650K .......... .......... .......... .......... .......... 22% 191M 11s Step #1: 513700K .......... .......... .......... .......... .......... 22% 175M 11s Step #1: 513750K .......... .......... .......... .......... .......... 22% 177M 11s Step #1: 513800K .......... .......... .......... .......... .......... 22% 199M 11s Step #1: 513850K .......... .......... .......... .......... .......... 22% 196M 11s Step #1: 513900K .......... .......... .......... .......... .......... 22% 205M 11s Step #1: 513950K .......... .......... .......... .......... .......... 22% 166M 11s Step #1: 514000K .......... .......... .......... .......... .......... 22% 189M 11s Step #1: 514050K .......... .......... .......... .......... .......... 22% 189M 11s Step #1: 514100K .......... .......... .......... .......... .......... 22% 192M 11s Step #1: 514150K .......... .......... .......... .......... .......... 22% 179M 11s Step #1: 514200K .......... .......... .......... .......... .......... 22% 191M 11s Step #1: 514250K .......... .......... .......... .......... .......... 22% 187M 11s Step #1: 514300K .......... .......... .......... .......... .......... 22% 195M 11s Step #1: 514350K .......... .......... .......... .......... .......... 22% 174M 11s Step #1: 514400K .......... .......... .......... .......... .......... 22% 198M 11s Step #1: 514450K .......... .......... .......... .......... .......... 22% 187M 11s Step #1: 514500K .......... .......... .......... .......... .......... 22% 202M 11s Step #1: 514550K .......... .......... .......... .......... .......... 22% 182M 11s Step #1: 514600K .......... .......... .......... .......... .......... 22% 186M 11s Step #1: 514650K .......... .......... .......... .......... .......... 22% 210M 11s Step #1: 514700K .......... .......... .......... .......... .......... 22% 193M 11s Step #1: 514750K .......... .......... .......... .......... .......... 22% 145M 11s Step #1: 514800K .......... .......... .......... .......... .......... 22% 206M 11s Step #1: 514850K .......... .......... .......... .......... .......... 22% 202M 11s Step #1: 514900K .......... .......... .......... .......... .......... 22% 207M 11s Step #1: 514950K .......... .......... .......... .......... .......... 22% 201M 11s Step #1: 515000K .......... .......... .......... .......... .......... 22% 222M 11s Step #1: 515050K .......... .......... .......... .......... .......... 22% 222M 11s Step #1: 515100K .......... .......... .......... .......... .......... 22% 240M 11s Step #1: 515150K .......... .......... .......... .......... .......... 22% 168M 11s Step #1: 515200K .......... .......... .......... .......... .......... 22% 202M 11s Step #1: 515250K .......... .......... .......... .......... .......... 22% 190M 11s Step #1: 515300K .......... .......... .......... .......... .......... 22% 190M 11s Step #1: 515350K .......... .......... .......... .......... .......... 22% 181M 11s Step #1: 515400K .......... .......... .......... .......... .......... 22% 110M 11s Step #1: 515450K .......... .......... .......... .......... .......... 22% 175M 11s Step #1: 515500K .......... .......... .......... .......... .......... 22% 192M 11s Step #1: 515550K .......... .......... .......... .......... .......... 22% 164M 11s Step #1: 515600K .......... .......... .......... .......... .......... 22% 180M 11s Step #1: 515650K .......... .......... .......... .......... .......... 22% 177M 11s Step #1: 515700K .......... .......... .......... .......... .......... 22% 182M 11s Step #1: 515750K .......... .......... .......... .......... .......... 22% 155M 11s Step #1: 515800K .......... .......... .......... .......... .......... 22% 189M 11s Step #1: 515850K .......... .......... .......... .......... .......... 22% 201M 11s Step #1: 515900K .......... .......... .......... .......... .......... 22% 202M 11s Step #1: 515950K .......... .......... .......... .......... .......... 22% 160M 11s Step #1: 516000K .......... .......... .......... .......... .......... 22% 164M 11s Step #1: 516050K .......... .......... .......... .......... .......... 22% 194M 11s Step #1: 516100K .......... .......... .......... .......... .......... 22% 189M 11s Step #1: 516150K .......... .......... .......... .......... .......... 22% 160M 11s Step #1: 516200K .......... .......... .......... .......... .......... 22% 194M 11s Step #1: 516250K .......... .......... .......... .......... .......... 22% 178M 11s Step #1: 516300K .......... .......... .......... .......... .......... 22% 213M 11s Step #1: 516350K .......... .......... .......... .......... .......... 22% 169M 11s Step #1: 516400K .......... .......... .......... .......... .......... 22% 196M 11s Step #1: 516450K .......... .......... .......... .......... .......... 22% 189M 11s Step #1: 516500K .......... .......... .......... .......... .......... 22% 160M 11s Step #1: 516550K .......... .......... .......... .......... .......... 22% 171M 11s Step #1: 516600K .......... .......... .......... .......... .......... 22% 191M 11s Step #1: 516650K .......... .......... .......... .......... .......... 22% 174M 11s Step #1: 516700K .......... .......... .......... .......... .......... 22% 193M 11s Step #1: 516750K .......... .......... .......... .......... .......... 22% 165M 11s Step #1: 516800K .......... .......... .......... .......... .......... 22% 187M 11s Step #1: 516850K .......... .......... .......... .......... .......... 22% 181M 11s Step #1: 516900K .......... .......... .......... .......... .......... 22% 187M 11s Step #1: 516950K .......... .......... .......... .......... .......... 22% 171M 11s Step #1: 517000K .......... .......... .......... .......... .......... 22% 198M 11s Step #1: 517050K .......... .......... .......... .......... .......... 22% 190M 11s Step #1: 517100K .......... .......... .......... .......... .......... 22% 206M 11s Step #1: 517150K .......... .......... .......... .......... .......... 22% 155M 11s Step #1: 517200K .......... .......... .......... .......... .......... 22% 184M 11s Step #1: 517250K .......... .......... .......... .......... .......... 22% 175M 11s Step #1: 517300K .......... .......... .......... .......... .......... 22% 179M 11s Step #1: 517350K .......... .......... .......... .......... .......... 22% 166M 11s Step #1: 517400K .......... .......... .......... .......... .......... 22% 188M 11s Step #1: 517450K .......... .......... .......... .......... .......... 22% 190M 11s Step #1: 517500K .......... .......... .......... .......... .......... 22% 184M 11s Step #1: 517550K .......... .......... .......... .......... .......... 22% 155M 11s Step #1: 517600K .......... .......... .......... .......... .......... 22% 189M 11s Step #1: 517650K .......... .......... .......... .......... .......... 22% 197M 11s Step #1: 517700K .......... .......... .......... .......... .......... 22% 205M 11s Step #1: 517750K .......... .......... .......... .......... .......... 22% 171M 11s Step #1: 517800K .......... .......... .......... .......... .......... 22% 203M 11s Step #1: 517850K .......... .......... .......... .......... .......... 22% 210M 11s Step #1: 517900K .......... .......... .......... .......... .......... 22% 194M 11s Step #1: 517950K .......... .......... .......... .......... .......... 22% 163M 11s Step #1: 518000K .......... .......... .......... .......... .......... 22% 204M 11s Step #1: 518050K .......... .......... .......... .......... .......... 22% 186M 11s Step #1: 518100K .......... .......... .......... .......... .......... 22% 196M 11s Step #1: 518150K .......... .......... .......... .......... .......... 23% 181M 11s Step #1: 518200K .......... .......... .......... .......... .......... 23% 192M 11s Step #1: 518250K .......... .......... .......... .......... .......... 23% 193M 11s Step #1: 518300K .......... .......... .......... .......... .......... 23% 183M 11s Step #1: 518350K .......... .......... .......... .......... .......... 23% 152M 11s Step #1: 518400K .......... .......... .......... .......... .......... 23% 192M 11s Step #1: 518450K .......... .......... .......... .......... .......... 23% 189M 11s Step #1: 518500K .......... .......... .......... .......... .......... 23% 202M 11s Step #1: 518550K .......... .......... .......... .......... .......... 23% 192M 11s Step #1: 518600K .......... .......... .......... .......... .......... 23% 171M 11s Step #1: 518650K .......... .......... .......... .......... .......... 23% 203M 11s Step #1: 518700K .......... .......... .......... .......... .......... 23% 195M 11s Step #1: 518750K .......... .......... .......... .......... .......... 23% 154M 11s Step #1: 518800K .......... .......... .......... .......... .......... 23% 146M 11s Step #1: 518850K .......... .......... .......... .......... .......... 23% 216M 11s Step #1: 518900K .......... .......... .......... .......... .......... 23% 206M 11s Step #1: 518950K .......... .......... .......... .......... .......... 23% 168M 11s Step #1: 519000K .......... .......... .......... .......... .......... 23% 199M 11s Step #1: 519050K .......... .......... .......... .......... .......... 23% 209M 11s Step #1: 519100K .......... .......... .......... .......... .......... 23% 168M 11s Step #1: 519150K .......... .......... .......... .......... .......... 23% 163M 11s Step #1: 519200K .......... .......... .......... .......... .......... 23% 192M 11s Step #1: 519250K .......... .......... .......... .......... .......... 23% 191M 11s Step #1: 519300K .......... .......... .......... .......... .......... 23% 206M 11s Step #1: 519350K .......... .......... .......... .......... .......... 23% 168M 11s Step #1: 519400K .......... .......... .......... .......... .......... 23% 188M 11s Step #1: 519450K .......... .......... .......... .......... .......... 23% 202M 11s Step #1: 519500K .......... .......... .......... .......... .......... 23% 204M 11s Step #1: 519550K .......... .......... .......... .......... .......... 23% 173M 11s Step #1: 519600K .......... .......... .......... .......... .......... 23% 217M 11s Step #1: 519650K .......... .......... .......... .......... .......... 23% 243M 11s Step #1: 519700K .......... .......... .......... .......... .......... 23% 244M 11s Step #1: 519750K .......... .......... .......... .......... .......... 23% 202M 11s Step #1: 519800K .......... .......... .......... .......... .......... 23% 202M 11s Step #1: 519850K .......... .......... .......... .......... .......... 23% 183M 11s Step #1: 519900K .......... .......... .......... .......... .......... 23% 185M 11s Step #1: 519950K .......... .......... .......... .......... .......... 23% 169M 11s Step #1: 520000K .......... .......... .......... .......... .......... 23% 205M 11s Step #1: 520050K .......... .......... .......... .......... .......... 23% 191M 11s Step #1: 520100K .......... .......... .......... .......... .......... 23% 181M 11s Step #1: 520150K .......... .......... .......... .......... .......... 23% 175M 11s Step #1: 520200K .......... .......... .......... .......... .......... 23% 192M 11s Step #1: 520250K .......... .......... .......... .......... .......... 23% 185M 11s Step #1: 520300K .......... .......... .......... .......... .......... 23% 185M 11s Step #1: 520350K .......... .......... .......... .......... .......... 23% 159M 11s Step #1: 520400K .......... .......... .......... .......... .......... 23% 197M 11s Step #1: 520450K .......... .......... .......... .......... .......... 23% 203M 11s Step #1: 520500K .......... .......... .......... .......... .......... 23% 191M 11s Step #1: 520550K .......... .......... .......... .......... .......... 23% 156M 11s Step #1: 520600K .......... .......... .......... .......... .......... 23% 189M 11s Step #1: 520650K .......... .......... .......... .......... .......... 23% 197M 11s Step #1: 520700K .......... .......... .......... .......... .......... 23% 208M 11s Step #1: 520750K .......... .......... .......... .......... .......... 23% 160M 11s Step #1: 520800K .......... .......... .......... .......... .......... 23% 193M 11s Step #1: 520850K .......... .......... .......... .......... .......... 23% 173M 11s Step #1: 520900K .......... .......... .......... .......... .......... 23% 216M 11s Step #1: 520950K .......... .......... .......... .......... .......... 23% 163M 11s Step #1: 521000K .......... .......... .......... .......... .......... 23% 200M 11s Step #1: 521050K .......... .......... .......... .......... .......... 23% 190M 11s Step #1: 521100K .......... .......... .......... .......... .......... 23% 200M 11s Step #1: 521150K .......... .......... .......... .......... .......... 23% 155M 11s Step #1: 521200K .......... .......... .......... .......... .......... 23% 171M 11s Step #1: 521250K .......... .......... .......... .......... .......... 23% 207M 11s Step #1: 521300K .......... .......... .......... .......... .......... 23% 191M 11s Step #1: 521350K .......... .......... .......... .......... .......... 23% 173M 11s Step #1: 521400K .......... .......... .......... .......... .......... 23% 178M 11s Step #1: 521450K .......... .......... .......... .......... .......... 23% 205M 11s Step #1: 521500K .......... .......... .......... .......... .......... 23% 201M 11s Step #1: 521550K .......... .......... .......... .......... .......... 23% 160M 11s Step #1: 521600K .......... .......... .......... .......... .......... 23% 197M 11s Step #1: 521650K .......... .......... .......... .......... .......... 23% 195M 11s Step #1: 521700K .......... .......... .......... .......... .......... 23% 200M 11s Step #1: 521750K .......... .......... .......... .......... .......... 23% 181M 11s Step #1: 521800K .......... .......... .......... .......... .......... 23% 178M 11s Step #1: 521850K .......... .......... .......... .......... .......... 23% 187M 11s Step #1: 521900K .......... .......... .......... .......... .......... 23% 190M 11s Step #1: 521950K .......... .......... .......... .......... .......... 23% 175M 11s Step #1: 522000K .......... .......... .......... .......... .......... 23% 180M 11s Step #1: 522050K .......... .......... .......... .......... .......... 23% 181M 11s Step #1: 522100K .......... .......... .......... .......... .......... 23% 205M 11s Step #1: 522150K .......... .......... .......... .......... .......... 23% 174M 11s Step #1: 522200K .......... .......... .......... .......... .......... 23% 189M 11s Step #1: 522250K .......... .......... .......... .......... .......... 23% 168M 11s Step #1: 522300K .......... .......... .......... .......... .......... 23% 176M 11s Step #1: 522350K .......... .......... .......... .......... .......... 23% 161M 11s Step #1: 522400K .......... .......... .......... .......... .......... 23% 189M 11s Step #1: 522450K .......... .......... .......... .......... .......... 23% 187M 11s Step #1: 522500K .......... .......... .......... .......... .......... 23% 175M 11s Step #1: 522550K .......... .......... .......... .......... .......... 23% 179M 11s Step #1: 522600K .......... .......... .......... .......... .......... 23% 204M 11s Step #1: 522650K .......... .......... .......... .......... .......... 23% 181M 11s Step #1: 522700K .......... .......... .......... .......... .......... 23% 210M 11s Step #1: 522750K .......... .......... .......... .......... .......... 23% 184M 11s Step #1: 522800K .......... .......... .......... .......... .......... 23% 233M 11s Step #1: 522850K .......... .......... .......... .......... .......... 23% 223M 11s Step #1: 522900K .......... .......... .......... .......... .......... 23% 232M 11s Step #1: 522950K .......... .......... .......... .......... .......... 23% 198M 11s Step #1: 523000K .......... .......... .......... .......... .......... 23% 228M 11s Step #1: 523050K .......... .......... .......... .......... .......... 23% 218M 11s Step #1: 523100K .......... .......... .......... .......... .......... 23% 212M 11s Step #1: 523150K .......... .......... .......... .......... .......... 23% 170M 11s Step #1: 523200K .......... .......... .......... .......... .......... 23% 177M 11s Step #1: 523250K .......... .......... .......... .......... .......... 23% 199M 11s Step #1: 523300K .......... .......... .......... .......... .......... 23% 202M 11s Step #1: 523350K .......... .......... .......... .......... .......... 23% 158M 11s Step #1: 523400K .......... .......... .......... .......... .......... 23% 66.3M 11s Step #1: 523450K .......... .......... .......... .......... .......... 23% 178M 11s Step #1: 523500K .......... .......... .......... .......... .......... 23% 192M 11s Step #1: 523550K .......... .......... .......... .......... .......... 23% 166M 11s Step #1: 523600K .......... .......... .......... .......... .......... 23% 198M 11s Step #1: 523650K .......... .......... .......... .......... .......... 23% 198M 11s Step #1: 523700K .......... .......... .......... .......... .......... 23% 157M 11s Step #1: 523750K .......... .......... .......... .......... .......... 23% 172M 11s Step #1: 523800K .......... .......... .......... .......... .......... 23% 202M 11s Step #1: 523850K .......... .......... .......... .......... .......... 23% 219M 11s Step #1: 523900K .......... .......... .......... .......... .......... 23% 192M 11s Step #1: 523950K .......... .......... .......... .......... .......... 23% 156M 11s Step #1: 524000K .......... .......... .......... .......... .......... 23% 208M 11s Step #1: 524050K .......... .......... .......... .......... .......... 23% 198M 11s Step #1: 524100K .......... .......... .......... .......... .......... 23% 187M 11s Step #1: 524150K .......... .......... .......... .......... .......... 23% 180M 11s Step #1: 524200K .......... .......... .......... .......... .......... 23% 175M 11s Step #1: 524250K .......... .......... .......... .......... .......... 23% 201M 11s Step #1: 524300K .......... .......... .......... .......... .......... 23% 203M 11s Step #1: 524350K .......... .......... .......... .......... .......... 23% 164M 11s Step #1: 524400K .......... .......... .......... .......... .......... 23% 183M 11s Step #1: 524450K .......... .......... .......... .......... .......... 23% 195M 11s Step #1: 524500K .......... .......... .......... .......... .......... 23% 196M 11s Step #1: 524550K .......... .......... .......... .......... .......... 23% 179M 11s Step #1: 524600K .......... .......... .......... .......... .......... 23% 190M 11s Step #1: 524650K .......... .......... .......... .......... .......... 23% 205M 11s Step #1: 524700K .......... .......... .......... .......... .......... 23% 174M 11s Step #1: 524750K .......... .......... .......... .......... .......... 23% 163M 11s Step #1: 524800K .......... .......... .......... .......... .......... 23% 195M 11s Step #1: 524850K .......... .......... .......... .......... .......... 23% 195M 11s Step #1: 524900K .......... .......... .......... .......... .......... 23% 199M 11s Step #1: 524950K .......... .......... .......... .......... .......... 23% 174M 11s Step #1: 525000K .......... .......... .......... .......... .......... 23% 173M 11s Step #1: 525050K .......... .......... .......... .......... .......... 23% 194M 11s Step #1: 525100K .......... .......... .......... .......... .......... 23% 206M 11s Step #1: 525150K .......... .......... .......... .......... .......... 23% 168M 11s Step #1: 525200K .......... .......... .......... .......... .......... 23% 182M 11s Step #1: 525250K .......... .......... .......... .......... .......... 23% 189M 11s Step #1: 525300K .......... .......... .......... .......... .......... 23% 204M 11s Step #1: 525350K .......... .......... .......... .......... .......... 23% 185M 11s Step #1: 525400K .......... .......... .......... .......... .......... 23% 185M 11s Step #1: 525450K .......... .......... .......... .......... .......... 23% 199M 11s Step #1: 525500K .......... .......... .......... .......... .......... 23% 196M 11s Step #1: 525550K .......... .......... .......... .......... .......... 23% 171M 11s Step #1: 525600K .......... .......... .......... .......... .......... 23% 205M 11s Step #1: 525650K .......... .......... .......... .......... .......... 23% 186M 11s Step #1: 525700K .......... .......... .......... .......... .......... 23% 189M 11s Step #1: 525750K .......... .......... .......... .......... .......... 23% 170M 11s Step #1: 525800K .......... .......... .......... .......... .......... 23% 201M 11s Step #1: 525850K .......... .......... .......... .......... .......... 23% 194M 11s Step #1: 525900K .......... .......... .......... .......... .......... 23% 188M 11s Step #1: 525950K .......... .......... .......... .......... .......... 23% 159M 11s Step #1: 526000K .......... .......... .......... .......... .......... 23% 179M 11s Step #1: 526050K .......... .......... .......... .......... .......... 23% 206M 11s Step #1: 526100K .......... .......... .......... .......... .......... 23% 213M 11s Step #1: 526150K .......... .......... .......... .......... .......... 23% 178M 11s Step #1: 526200K .......... .......... .......... .......... .......... 23% 180M 11s Step #1: 526250K .......... .......... .......... .......... .......... 23% 204M 11s Step #1: 526300K .......... .......... .......... .......... .......... 23% 195M 11s Step #1: 526350K .......... .......... .......... .......... .......... 23% 164M 11s Step #1: 526400K .......... .......... .......... .......... .......... 23% 201M 11s Step #1: 526450K .......... .......... .......... .......... .......... 23% 203M 11s Step #1: 526500K .......... .......... .......... .......... .......... 23% 193M 11s Step #1: 526550K .......... .......... .......... .......... .......... 23% 171M 11s Step #1: 526600K .......... .......... .......... .......... .......... 23% 186M 11s Step #1: 526650K .......... .......... .......... .......... .......... 23% 191M 11s Step #1: 526700K .......... .......... .......... .......... .......... 23% 188M 11s Step #1: 526750K .......... .......... .......... .......... .......... 23% 153M 11s Step #1: 526800K .......... .......... .......... .......... .......... 23% 200M 11s Step #1: 526850K .......... .......... .......... .......... .......... 23% 204M 11s Step #1: 526900K .......... .......... .......... .......... .......... 23% 191M 11s Step #1: 526950K .......... .......... .......... .......... .......... 23% 178M 11s Step #1: 527000K .......... .......... .......... .......... .......... 23% 191M 11s Step #1: 527050K .......... .......... .......... .......... .......... 23% 214M 11s Step #1: 527100K .......... .......... .......... .......... .......... 23% 197M 11s Step #1: 527150K .......... .......... .......... .......... .......... 23% 164M 11s Step #1: 527200K .......... .......... .......... .......... .......... 23% 183M 11s Step #1: 527250K .......... .......... .......... .......... .......... 23% 183M 11s Step #1: 527300K .......... .......... .......... .......... .......... 23% 211M 11s Step #1: 527350K .......... .......... .......... .......... .......... 23% 181M 11s Step #1: 527400K .......... .......... .......... .......... .......... 23% 212M 11s Step #1: 527450K .......... .......... .......... .......... .......... 23% 184M 11s Step #1: 527500K .......... .......... .......... .......... .......... 23% 203M 11s Step #1: 527550K .......... .......... .......... .......... .......... 23% 158M 11s Step #1: 527600K .......... .......... .......... .......... .......... 23% 65.0M 11s Step #1: 527650K .......... .......... .......... .......... .......... 23% 198M 11s Step #1: 527700K .......... .......... .......... .......... .......... 23% 205M 11s Step #1: 527750K .......... .......... .......... .......... .......... 23% 176M 11s Step #1: 527800K .......... .......... .......... .......... .......... 23% 179M 11s Step #1: 527850K .......... .......... .......... .......... .......... 23% 201M 11s Step #1: 527900K .......... .......... .......... .......... .......... 23% 209M 11s Step #1: 527950K .......... .......... .......... .......... .......... 23% 173M 11s Step #1: 528000K .......... .......... .......... .......... .......... 23% 199M 11s Step #1: 528050K .......... .......... .......... .......... .......... 23% 172M 11s Step #1: 528100K .......... .......... .......... .......... .......... 23% 65.6M 11s Step #1: 528150K .......... .......... .......... .......... .......... 23% 189M 11s Step #1: 528200K .......... .......... .......... .......... .......... 23% 250M 11s Step #1: 528250K .......... .......... .......... .......... .......... 23% 247M 11s Step #1: 528300K .......... .......... .......... .......... .......... 23% 241M 11s Step #1: 528350K .......... .......... .......... .......... .......... 23% 181M 11s Step #1: 528400K .......... .......... .......... .......... .......... 23% 227M 11s Step #1: 528450K .......... .......... .......... .......... .......... 23% 208M 11s Step #1: 528500K .......... .......... .......... .......... .......... 23% 203M 11s Step #1: 528550K .......... .......... .......... .......... .......... 23% 173M 11s Step #1: 528600K .......... .......... .......... .......... .......... 23% 191M 11s Step #1: 528650K .......... .......... .......... .......... .......... 23% 180M 11s Step #1: 528700K .......... .......... .......... .......... .......... 23% 201M 11s Step #1: 528750K .......... .......... .......... .......... .......... 23% 146M 11s Step #1: 528800K .......... .......... .......... .......... .......... 23% 179M 11s Step #1: 528850K .......... .......... .......... .......... .......... 23% 199M 11s Step #1: 528900K .......... .......... .......... .......... .......... 23% 203M 11s Step #1: 528950K .......... .......... .......... .......... .......... 23% 155M 11s Step #1: 529000K .......... .......... .......... .......... .......... 23% 182M 11s Step #1: 529050K .......... .......... .......... .......... .......... 23% 184M 11s Step #1: 529100K .......... .......... .......... .......... .......... 23% 204M 11s Step #1: 529150K .......... .......... .......... .......... .......... 23% 176M 11s Step #1: 529200K .......... .......... .......... .......... .......... 23% 204M 11s Step #1: 529250K .......... .......... .......... .......... .......... 23% 196M 11s Step #1: 529300K .......... .......... .......... .......... .......... 23% 188M 11s Step #1: 529350K .......... .......... .......... .......... .......... 23% 182M 11s Step #1: 529400K .......... .......... .......... .......... .......... 23% 185M 11s Step #1: 529450K .......... .......... .......... .......... .......... 23% 204M 11s Step #1: 529500K .......... .......... .......... .......... .......... 23% 198M 11s Step #1: 529550K .......... .......... .......... .......... .......... 23% 180M 11s Step #1: 529600K .......... .......... .......... .......... .......... 23% 168M 11s Step #1: 529650K .......... .......... .......... .......... .......... 23% 198M 11s Step #1: 529700K .......... .......... .......... .......... .......... 23% 197M 11s Step #1: 529750K .......... .......... .......... .......... .......... 23% 180M 11s Step #1: 529800K .......... .......... .......... .......... .......... 23% 206M 11s Step #1: 529850K .......... .......... .......... .......... .......... 23% 65.9M 11s Step #1: 529900K .......... .......... .......... .......... .......... 23% 218M 11s Step #1: 529950K .......... .......... .......... .......... .......... 23% 181M 11s Step #1: 530000K .......... .......... .......... .......... .......... 23% 211M 11s Step #1: 530050K .......... .......... .......... .......... .......... 23% 199M 11s Step #1: 530100K .......... .......... .......... .......... .......... 23% 188M 11s Step #1: 530150K .......... .......... .......... .......... .......... 23% 177M 11s Step #1: 530200K .......... .......... .......... .......... .......... 23% 175M 11s Step #1: 530250K .......... .......... .......... .......... .......... 23% 181M 11s Step #1: 530300K .......... .......... .......... .......... .......... 23% 170M 11s Step #1: 530350K .......... .......... .......... .......... .......... 23% 162M 11s Step #1: 530400K .......... .......... .......... .......... .......... 23% 194M 11s Step #1: 530450K .......... .......... .......... .......... .......... 23% 189M 11s Step #1: 530500K .......... .......... .......... .......... .......... 23% 206M 11s Step #1: 530550K .......... .......... .......... .......... .......... 23% 175M 11s Step #1: 530600K .......... .......... .......... .......... .......... 23% 180M 11s Step #1: 530650K .......... .......... .......... .......... .......... 23% 207M 11s Step #1: 530700K .......... .......... .......... .......... .......... 23% 193M 11s Step #1: 530750K .......... .......... .......... .......... .......... 23% 175M 11s Step #1: 530800K .......... .......... .......... .......... .......... 23% 211M 11s Step #1: 530850K .......... .......... .......... .......... .......... 23% 171M 11s Step #1: 530900K .......... .......... .......... .......... .......... 23% 199M 11s Step #1: 530950K .......... .......... .......... .......... .......... 23% 180M 11s Step #1: 531000K .......... .......... .......... .......... .......... 23% 208M 11s Step #1: 531050K .......... .......... .......... .......... .......... 23% 211M 11s Step #1: 531100K .......... .......... .......... .......... .......... 23% 174M 11s Step #1: 531150K .......... .......... .......... .......... .......... 23% 165M 11s Step #1: 531200K .......... .......... .......... .......... .......... 23% 204M 11s Step #1: 531250K .......... .......... .......... .......... .......... 23% 193M 11s Step #1: 531300K .......... .......... .......... .......... .......... 23% 197M 11s Step #1: 531350K .......... .......... .......... .......... .......... 23% 148M 11s Step #1: 531400K .......... .......... .......... .......... .......... 23% 170M 11s Step #1: 531450K .......... .......... .......... .......... .......... 23% 200M 11s Step #1: 531500K .......... .......... .......... .......... .......... 23% 206M 11s Step #1: 531550K .......... .......... .......... .......... .......... 23% 161M 11s Step #1: 531600K .......... .......... .......... .......... .......... 23% 192M 11s Step #1: 531650K .......... .......... .......... .......... .......... 23% 212M 11s Step #1: 531700K .......... .......... .......... .......... .......... 23% 199M 11s Step #1: 531750K .......... .......... .......... .......... .......... 23% 182M 11s Step #1: 531800K .......... .......... .......... .......... .......... 23% 207M 11s Step #1: 531850K .......... .......... .......... .......... .......... 23% 171M 11s Step #1: 531900K .......... .......... .......... .......... .......... 23% 66.8M 11s Step #1: 531950K .......... .......... .......... .......... .......... 23% 181M 11s Step #1: 532000K .......... .......... .......... .......... .......... 23% 212M 11s Step #1: 532050K .......... .......... .......... .......... .......... 23% 218M 11s Step #1: 532100K .......... .......... .......... .......... .......... 23% 199M 11s Step #1: 532150K .......... .......... .......... .......... .......... 23% 192M 11s Step #1: 532200K .......... .......... .......... .......... .......... 23% 254M 11s Step #1: 532250K .......... .......... .......... .......... .......... 23% 238M 11s Step #1: 532300K .......... .......... .......... .......... .......... 23% 212M 11s Step #1: 532350K .......... .......... .......... .......... .......... 23% 202M 11s Step #1: 532400K .......... .......... .......... .......... .......... 23% 207M 11s Step #1: 532450K .......... .......... .......... .......... .......... 23% 199M 11s Step #1: 532500K .......... .......... .......... .......... .......... 23% 211M 11s Step #1: 532550K .......... .......... .......... .......... .......... 23% 162M 11s Step #1: 532600K .......... .......... .......... .......... .......... 23% 207M 11s Step #1: 532650K .......... .......... .......... .......... .......... 23% 204M 11s Step #1: 532700K .......... .......... .......... .......... .......... 23% 238M 11s Step #1: 532750K .......... .......... .......... .......... .......... 23% 189M 11s Step #1: 532800K .......... .......... .......... .......... .......... 23% 195M 11s Step #1: 532850K .......... .......... .......... .......... .......... 23% 189M 11s Step #1: 532900K .......... .......... .......... .......... .......... 23% 216M 11s Step #1: 532950K .......... .......... .......... .......... .......... 23% 185M 11s Step #1: 533000K .......... .......... .......... .......... .......... 23% 204M 11s Step #1: 533050K .......... .......... .......... .......... .......... 23% 188M 11s Step #1: 533100K .......... .......... .......... .......... .......... 23% 208M 11s Step #1: 533150K .......... .......... .......... .......... .......... 23% 162M 11s Step #1: 533200K .......... .......... .......... .......... .......... 23% 188M 11s Step #1: 533250K .......... .......... .......... .......... .......... 23% 203M 11s Step #1: 533300K .......... .......... .......... .......... .......... 23% 195M 11s Step #1: 533350K .......... .......... .......... .......... .......... 23% 177M 11s Step #1: 533400K .......... .......... .......... .......... .......... 23% 189M 11s Step #1: 533450K .......... .......... .......... .......... .......... 23% 197M 11s Step #1: 533500K .......... .......... .......... .......... .......... 23% 178M 11s Step #1: 533550K .......... .......... .......... .......... .......... 23% 175M 11s Step #1: 533600K .......... .......... .......... .......... .......... 23% 210M 11s Step #1: 533650K .......... .......... .......... .......... .......... 23% 171M 11s Step #1: 533700K .......... .......... .......... .......... .......... 23% 204M 11s Step #1: 533750K .......... .......... .......... .......... .......... 23% 182M 11s Step #1: 533800K .......... .......... .......... .......... .......... 23% 190M 11s Step #1: 533850K .......... .......... .......... .......... .......... 23% 179M 11s Step #1: 533900K .......... .......... .......... .......... .......... 23% 207M 11s Step #1: 533950K .......... .......... .......... .......... .......... 23% 64.4M 11s Step #1: 534000K .......... .......... .......... .......... .......... 23% 206M 11s Step #1: 534050K .......... .......... .......... .......... .......... 23% 176M 11s Step #1: 534100K .......... .......... .......... .......... .......... 23% 194M 11s Step #1: 534150K .......... .......... .......... .......... .......... 23% 178M 10s Step #1: 534200K .......... .......... .......... .......... .......... 23% 178M 10s Step #1: 534250K .......... .......... .......... .......... .......... 23% 210M 10s Step #1: 534300K .......... .......... .......... .......... .......... 23% 196M 10s Step #1: 534350K .......... .......... .......... .......... .......... 23% 179M 10s Step #1: 534400K .......... .......... .......... .......... .......... 23% 208M 10s Step #1: 534450K .......... .......... .......... .......... .......... 23% 180M 10s Step #1: 534500K .......... .......... .......... .......... .......... 23% 189M 10s Step #1: 534550K .......... .......... .......... .......... .......... 23% 180M 10s Step #1: 534600K .......... .......... .......... .......... .......... 23% 210M 10s Step #1: 534650K .......... .......... .......... .......... .......... 23% 194M 10s Step #1: 534700K .......... .......... .......... .......... .......... 23% 171M 10s Step #1: 534750K .......... .......... .......... .......... .......... 23% 170M 10s Step #1: 534800K .......... .......... .......... .......... .......... 23% 198M 10s Step #1: 534850K .......... .......... .......... .......... .......... 23% 205M 10s Step #1: 534900K .......... .......... .......... .......... .......... 23% 196M 10s Step #1: 534950K .......... .......... .......... .......... .......... 23% 162M 10s Step #1: 535000K .......... .......... .......... .......... .......... 23% 203M 10s Step #1: 535050K .......... .......... .......... .......... .......... 23% 215M 10s Step #1: 535100K .......... .......... .......... .......... .......... 23% 198M 10s Step #1: 535150K .......... .......... .......... .......... .......... 23% 175M 10s Step #1: 535200K .......... .......... .......... .......... .......... 23% 184M 10s Step #1: 535250K .......... .......... .......... .......... .......... 23% 205M 10s Step #1: 535300K .......... .......... .......... .......... .......... 23% 196M 10s Step #1: 535350K .......... .......... .......... .......... .......... 23% 181M 10s Step #1: 535400K .......... .......... .......... .......... .......... 23% 203M 10s Step #1: 535450K .......... .......... .......... .......... .......... 23% 196M 10s Step #1: 535500K .......... .......... .......... .......... .......... 23% 203M 10s Step #1: 535550K .......... .......... .......... .......... .......... 23% 177M 10s Step #1: 535600K .......... .......... .......... .......... .......... 23% 191M 10s Step #1: 535650K .......... .......... .......... .......... .......... 23% 210M 10s Step #1: 535700K .......... .......... .......... .......... .......... 23% 191M 10s Step #1: 535750K .......... .......... .......... .......... .......... 23% 174M 10s Step #1: 535800K .......... .......... .......... .......... .......... 23% 180M 10s Step #1: 535850K .......... .......... .......... .......... .......... 23% 215M 10s Step #1: 535900K .......... .......... .......... .......... .......... 23% 197M 10s Step #1: 535950K .......... .......... .......... .......... .......... 23% 179M 10s Step #1: 536000K .......... .......... .......... .......... .......... 23% 180M 10s Step #1: 536050K .......... .......... .......... .......... .......... 23% 181M 10s Step #1: 536100K .......... .......... .......... .......... .......... 23% 190M 10s Step #1: 536150K .......... .......... .......... .......... .......... 23% 165M 10s Step #1: 536200K .......... .......... .......... .......... .......... 23% 212M 10s Step #1: 536250K .......... .......... .......... .......... .......... 23% 194M 10s Step #1: 536300K .......... .......... .......... .......... .......... 23% 187M 10s Step #1: 536350K .......... .......... .......... .......... .......... 23% 164M 10s Step #1: 536400K .......... .......... .......... .......... .......... 23% 204M 10s Step #1: 536450K .......... .......... .......... .......... .......... 23% 186M 10s Step #1: 536500K .......... .......... .......... .......... .......... 23% 193M 10s Step #1: 536550K .......... .......... .......... .......... .......... 23% 180M 10s Step #1: 536600K .......... .......... .......... .......... .......... 23% 204M 10s Step #1: 536650K .......... .......... .......... .......... .......... 23% 185M 10s Step #1: 536700K .......... .......... .......... .......... .......... 23% 186M 10s Step #1: 536750K .......... .......... .......... .......... .......... 23% 164M 10s Step #1: 536800K .......... .......... .......... .......... .......... 23% 203M 10s Step #1: 536850K .......... .......... .......... .......... .......... 23% 188M 10s Step #1: 536900K .......... .......... .......... .......... .......... 23% 196M 10s Step #1: 536950K .......... .......... .......... .......... .......... 23% 122M 10s Step #1: 537000K .......... .......... .......... .......... .......... 23% 53.8M 10s Step #1: 537050K .......... .......... .......... .......... .......... 23% 181M 10s Step #1: 537100K .......... .......... .......... .......... .......... 23% 181M 10s Step #1: 537150K .......... .......... .......... .......... .......... 23% 156M 10s Step #1: 537200K .......... .......... .......... .......... .......... 23% 192M 10s Step #1: 537250K .......... .......... .......... .......... .......... 23% 192M 10s Step #1: 537300K .......... .......... .......... .......... .......... 23% 209M 10s Step #1: 537350K .......... .......... .......... .......... .......... 23% 180M 10s Step #1: 537400K .......... .......... .......... .......... .......... 23% 193M 10s Step #1: 537450K .......... .......... .......... .......... .......... 23% 192M 10s Step #1: 537500K .......... .......... .......... .......... .......... 23% 193M 10s Step #1: 537550K .......... .......... .......... .......... .......... 23% 159M 10s Step #1: 537600K .......... .......... .......... .......... .......... 23% 190M 10s Step #1: 537650K .......... .......... .......... .......... .......... 23% 176M 10s Step #1: 537700K .......... .......... .......... .......... .......... 23% 195M 10s Step #1: 537750K .......... .......... .......... .......... .......... 23% 174M 10s Step #1: 537800K .......... .......... .......... .......... .......... 23% 174M 10s Step #1: 537850K .......... .......... .......... .......... .......... 23% 185M 10s Step #1: 537900K .......... .......... .......... .......... .......... 23% 204M 10s Step #1: 537950K .......... .......... .......... .......... .......... 23% 164M 10s Step #1: 538000K .......... .......... .......... .......... .......... 23% 181M 10s Step #1: 538050K .......... .......... .......... .......... .......... 23% 211M 10s Step #1: 538100K .......... .......... .......... .......... .......... 23% 193M 10s Step #1: 538150K .......... .......... .......... .......... .......... 23% 165M 10s Step #1: 538200K .......... .......... .......... .......... .......... 23% 202M 10s Step #1: 538250K .......... .......... .......... .......... .......... 23% 192M 10s Step #1: 538300K .......... .......... .......... .......... .......... 23% 194M 10s Step #1: 538350K .......... .......... .......... .......... .......... 23% 173M 10s Step #1: 538400K .......... .......... .......... .......... .......... 23% 207M 10s Step #1: 538450K .......... .......... .......... .......... .......... 23% 200M 10s Step #1: 538500K .......... .......... .......... .......... .......... 23% 174M 10s Step #1: 538550K .......... .......... .......... .......... .......... 23% 172M 10s Step #1: 538600K .......... .......... .......... .......... .......... 23% 212M 10s Step #1: 538650K .......... .......... .......... .......... .......... 23% 198M 10s Step #1: 538700K .......... .......... .......... .......... .......... 23% 190M 10s Step #1: 538750K .......... .......... .......... .......... .......... 23% 148M 10s Step #1: 538800K .......... .......... .......... .......... .......... 23% 193M 10s Step #1: 538850K .......... .......... .......... .......... .......... 23% 209M 10s Step #1: 538900K .......... .......... .......... .......... .......... 23% 183M 10s Step #1: 538950K .......... .......... .......... .......... .......... 23% 186M 10s Step #1: 539000K .......... .......... .......... .......... .......... 23% 231M 10s Step #1: 539050K .......... .......... .......... .......... .......... 23% 180M 10s Step #1: 539100K .......... .......... .......... .......... .......... 23% 207M 10s Step #1: 539150K .......... .......... .......... .......... .......... 23% 169M 10s Step #1: 539200K .......... .......... .......... .......... .......... 23% 197M 10s Step #1: 539250K .......... .......... .......... .......... .......... 23% 213M 10s Step #1: 539300K .......... .......... .......... .......... .......... 23% 192M 10s Step #1: 539350K .......... .......... .......... .......... .......... 23% 169M 10s Step #1: 539400K .......... .......... .......... .......... .......... 23% 204M 10s Step #1: 539450K .......... .......... .......... .......... .......... 23% 204M 10s Step #1: 539500K .......... .......... .......... .......... .......... 23% 211M 10s Step #1: 539550K .......... .......... .......... .......... .......... 23% 172M 10s Step #1: 539600K .......... .......... .......... .......... .......... 23% 240M 10s Step #1: 539650K .......... .......... .......... .......... .......... 23% 244M 10s Step #1: 539700K .......... .......... .......... .......... .......... 23% 234M 10s Step #1: 539750K .......... .......... .......... .......... .......... 23% 225M 10s Step #1: 539800K .......... .......... .......... .......... .......... 23% 237M 10s Step #1: 539850K .......... .......... .......... .......... .......... 23% 221M 10s Step #1: 539900K .......... .......... .......... .......... .......... 23% 211M 10s Step #1: 539950K .......... .......... .......... .......... .......... 23% 199M 10s Step #1: 540000K .......... .......... .......... .......... .......... 23% 243M 10s Step #1: 540050K .......... .......... .......... .......... .......... 23% 225M 10s Step #1: 540100K .......... .......... .......... .......... .......... 23% 61.0M 10s Step #1: 540150K .......... .......... .......... .......... .......... 23% 183M 10s Step #1: 540200K .......... .......... .......... .......... .......... 23% 210M 10s Step #1: 540250K .......... .......... .......... .......... .......... 23% 200M 10s Step #1: 540300K .......... .......... .......... .......... .......... 23% 207M 10s Step #1: 540350K .......... .......... .......... .......... .......... 23% 167M 10s Step #1: 540400K .......... .......... .......... .......... .......... 23% 204M 10s Step #1: 540450K .......... .......... .......... .......... .......... 23% 195M 10s Step #1: 540500K .......... .......... .......... .......... .......... 23% 191M 10s Step #1: 540550K .......... .......... .......... .......... .......... 23% 185M 10s Step #1: 540600K .......... .......... .......... .......... .......... 23% 190M 10s Step #1: 540650K .......... .......... .......... .......... .......... 24% 198M 10s Step #1: 540700K .......... .......... .......... .......... .......... 24% 181M 10s Step #1: 540750K .......... .......... .......... .......... .......... 24% 169M 10s Step #1: 540800K .......... .......... .......... .......... .......... 24% 190M 10s Step #1: 540850K .......... .......... .......... .......... .......... 24% 203M 10s Step #1: 540900K .......... .......... .......... .......... .......... 24% 196M 10s Step #1: 540950K .......... .......... .......... .......... .......... 24% 175M 10s Step #1: 541000K .......... .......... .......... .......... .......... 24% 182M 10s Step #1: 541050K .......... .......... .......... .......... .......... 24% 207M 10s Step #1: 541100K .......... .......... .......... .......... .......... 24% 196M 10s Step #1: 541150K .......... .......... .......... .......... .......... 24% 177M 10s Step #1: 541200K .......... .......... .......... .......... .......... 24% 193M 10s Step #1: 541250K .......... .......... .......... .......... .......... 24% 213M 10s Step #1: 541300K .......... .......... .......... .......... .......... 24% 207M 10s Step #1: 541350K .......... .......... .......... .......... .......... 24% 174M 10s Step #1: 541400K .......... .......... .......... .......... .......... 24% 210M 10s Step #1: 541450K .......... .......... .......... .......... .......... 24% 205M 10s Step #1: 541500K .......... .......... .......... .......... .......... 24% 189M 10s Step #1: 541550K .......... .......... .......... .......... .......... 24% 156M 10s Step #1: 541600K .......... .......... .......... .......... .......... 24% 178M 10s Step #1: 541650K .......... .......... .......... .......... .......... 24% 205M 10s Step #1: 541700K .......... .......... .......... .......... .......... 24% 210M 10s Step #1: 541750K .......... .......... .......... .......... .......... 24% 173M 10s Step #1: 541800K .......... .......... .......... .......... .......... 24% 190M 10s Step #1: 541850K .......... .......... .......... .......... .......... 24% 169M 10s Step #1: 541900K .......... .......... .......... .......... .......... 24% 194M 10s Step #1: 541950K .......... .......... .......... .......... .......... 24% 172M 10s Step #1: 542000K .......... .......... .......... .......... .......... 24% 204M 10s Step #1: 542050K .......... .......... .......... .......... .......... 24% 204M 10s Step #1: 542100K .......... .......... .......... .......... .......... 24% 190M 10s Step #1: 542150K .......... .......... .......... .......... .......... 24% 62.3M 10s Step #1: 542200K .......... .......... .......... .......... .......... 24% 205M 10s Step #1: 542250K .......... .......... .......... .......... .......... 24% 210M 10s Step #1: 542300K .......... .......... .......... .......... .......... 24% 201M 10s Step #1: 542350K .......... .......... .......... .......... .......... 24% 157M 10s Step #1: 542400K .......... .......... .......... .......... .......... 24% 180M 10s Step #1: 542450K .......... .......... .......... .......... .......... 24% 200M 10s Step #1: 542500K .......... .......... .......... .......... .......... 24% 209M 10s Step #1: 542550K .......... .......... .......... .......... .......... 24% 166M 10s Step #1: 542600K .......... .......... .......... .......... .......... 24% 202M 10s Step #1: 542650K .......... .......... .......... .......... .......... 24% 186M 10s Step #1: 542700K .......... .......... .......... .......... .......... 24% 205M 10s Step #1: 542750K .......... .......... .......... .......... .......... 24% 175M 10s Step #1: 542800K .......... .......... .......... .......... .......... 24% 198M 10s Step #1: 542850K .......... .......... .......... .......... .......... 24% 199M 10s Step #1: 542900K .......... .......... .......... .......... .......... 24% 196M 10s Step #1: 542950K .......... .......... .......... .......... .......... 24% 179M 10s Step #1: 543000K .......... .......... .......... .......... .......... 24% 202M 10s Step #1: 543050K .......... .......... .......... .......... .......... 24% 192M 10s Step #1: 543100K .......... .......... .......... .......... .......... 24% 197M 10s Step #1: 543150K .......... .......... .......... .......... .......... 24% 173M 10s Step #1: 543200K .......... .......... .......... .......... .......... 24% 186M 10s Step #1: 543250K .......... .......... .......... .......... .......... 24% 193M 10s Step #1: 543300K .......... .......... .......... .......... .......... 24% 210M 10s Step #1: 543350K .......... .......... .......... .......... .......... 24% 180M 10s Step #1: 543400K .......... .......... .......... .......... .......... 24% 199M 10s Step #1: 543450K .......... .......... .......... .......... .......... 24% 180M 10s Step #1: 543500K .......... .......... .......... .......... .......... 24% 196M 10s Step #1: 543550K .......... .......... .......... .......... .......... 24% 195M 10s Step #1: 543600K .......... .......... .......... .......... .......... 24% 186M 10s Step #1: 543650K .......... .......... .......... .......... .......... 24% 190M 10s Step #1: 543700K .......... .......... .......... .......... .......... 24% 179M 10s Step #1: 543750K .......... .......... .......... .......... .......... 24% 178M 10s Step #1: 543800K .......... .......... .......... .......... .......... 24% 192M 10s Step #1: 543850K .......... .......... .......... .......... .......... 24% 190M 10s Step #1: 543900K .......... .......... .......... .......... .......... 24% 196M 10s Step #1: 543950K .......... .......... .......... .......... .......... 24% 172M 10s Step #1: 544000K .......... .......... .......... .......... .......... 24% 179M 10s Step #1: 544050K .......... .......... .......... .......... .......... 24% 186M 10s Step #1: 544100K .......... .......... .......... .......... .......... 24% 209M 10s Step #1: 544150K .......... .......... .......... .......... .......... 24% 183M 10s Step #1: 544200K .......... .......... .......... .......... .......... 24% 67.5M 10s Step #1: 544250K .......... .......... .......... .......... .......... 24% 202M 10s Step #1: 544300K .......... .......... .......... .......... .......... 24% 158M 10s Step #1: 544350K .......... .......... .......... .......... .......... 24% 178M 10s Step #1: 544400K .......... .......... .......... .......... .......... 24% 201M 10s Step #1: 544450K .......... .......... .......... .......... .......... 24% 213M 10s Step #1: 544500K .......... .......... .......... .......... .......... 24% 192M 10s Step #1: 544550K .......... .......... .......... .......... .......... 24% 187M 10s Step #1: 544600K .......... .......... .......... .......... .......... 24% 208M 10s Step #1: 544650K .......... .......... .......... .......... .......... 24% 182M 10s Step #1: 544700K .......... .......... .......... .......... .......... 24% 181M 10s Step #1: 544750K .......... .......... .......... .......... .......... 24% 177M 10s Step #1: 544800K .......... .......... .......... .......... .......... 24% 204M 10s Step #1: 544850K .......... .......... .......... .......... .......... 24% 205M 10s Step #1: 544900K .......... .......... .......... .......... .......... 24% 182M 10s Step #1: 544950K .......... .......... .......... .......... .......... 24% 166M 10s Step #1: 545000K .......... .......... .......... .......... .......... 24% 192M 10s Step #1: 545050K .......... .......... .......... .......... .......... 24% 197M 10s Step #1: 545100K .......... .......... .......... .......... .......... 24% 192M 10s Step #1: 545150K .......... .......... .......... .......... .......... 24% 182M 10s Step #1: 545200K .......... .......... .......... .......... .......... 24% 190M 10s Step #1: 545250K .......... .......... .......... .......... .......... 24% 199M 10s Step #1: 545300K .......... .......... .......... .......... .......... 24% 190M 10s Step #1: 545350K .......... .......... .......... .......... .......... 24% 180M 10s Step #1: 545400K .......... .......... .......... .......... .......... 24% 214M 10s Step #1: 545450K .......... .......... .......... .......... .......... 24% 183M 10s Step #1: 545500K .......... .......... .......... .......... .......... 24% 208M 10s Step #1: 545550K .......... .......... .......... .......... .......... 24% 173M 10s Step #1: 545600K .......... .......... .......... .......... .......... 24% 187M 10s Step #1: 545650K .......... .......... .......... .......... .......... 24% 187M 10s Step #1: 545700K .......... .......... .......... .......... .......... 24% 186M 10s Step #1: 545750K .......... .......... .......... .......... .......... 24% 185M 10s Step #1: 545800K .......... .......... .......... .......... .......... 24% 202M 10s Step #1: 545850K .......... .......... .......... .......... .......... 24% 206M 10s Step #1: 545900K .......... .......... .......... .......... .......... 24% 208M 10s Step #1: 545950K .......... .......... .......... .......... .......... 24% 159M 10s Step #1: 546000K .......... .......... .......... .......... .......... 24% 208M 10s Step #1: 546050K .......... .......... .......... .......... .......... 24% 193M 10s Step #1: 546100K .......... .......... .......... .......... .......... 24% 206M 10s Step #1: 546150K .......... .......... .......... .......... .......... 24% 175M 10s Step #1: 546200K .......... .......... .......... .......... .......... 24% 190M 10s Step #1: 546250K .......... .......... .......... .......... .......... 24% 69.3M 10s Step #1: 546300K .......... .......... .......... .......... .......... 24% 211M 10s Step #1: 546350K .......... .......... .......... .......... .......... 24% 166M 10s Step #1: 546400K .......... .......... .......... .......... .......... 24% 186M 10s Step #1: 546450K .......... .......... .......... .......... .......... 24% 192M 10s Step #1: 546500K .......... .......... .......... .......... .......... 24% 214M 10s Step #1: 546550K .......... .......... .......... .......... .......... 24% 174M 10s Step #1: 546600K .......... .......... .......... .......... .......... 24% 194M 10s Step #1: 546650K .......... .......... .......... .......... .......... 24% 222M 10s Step #1: 546700K .......... .......... .......... .......... .......... 24% 209M 10s Step #1: 546750K .......... .......... .......... .......... .......... 24% 157M 10s Step #1: 546800K .......... .......... .......... .......... .......... 24% 207M 10s Step #1: 546850K .......... .......... .......... .......... .......... 24% 207M 10s Step #1: 546900K .......... .......... .......... .......... .......... 24% 199M 10s Step #1: 546950K .......... .......... .......... .......... .......... 24% 176M 10s Step #1: 547000K .......... .......... .......... .......... .......... 24% 187M 10s Step #1: 547050K .......... .......... .......... .......... .......... 24% 209M 10s Step #1: 547100K .......... .......... .......... .......... .......... 24% 217M 10s Step #1: 547150K .......... .......... .......... .......... .......... 24% 174M 10s Step #1: 547200K .......... .......... .......... .......... .......... 24% 208M 10s Step #1: 547250K .......... .......... .......... .......... .......... 24% 182M 10s Step #1: 547300K .......... .......... .......... .......... .......... 24% 178M 10s Step #1: 547350K .......... .......... .......... .......... .......... 24% 183M 10s Step #1: 547400K .......... .......... .......... .......... .......... 24% 209M 10s Step #1: 547450K .......... .......... .......... .......... .......... 24% 211M 10s Step #1: 547500K .......... .......... .......... .......... .......... 24% 173M 10s Step #1: 547550K .......... .......... .......... .......... .......... 24% 130M 10s Step #1: 547600K .......... .......... .......... .......... .......... 24% 193M 10s Step #1: 547650K .......... .......... .......... .......... .......... 24% 207M 10s Step #1: 547700K .......... .......... .......... .......... .......... 24% 210M 10s Step #1: 547750K .......... .......... .......... .......... .......... 24% 180M 10s Step #1: 547800K .......... .......... .......... .......... .......... 24% 206M 10s Step #1: 547850K .......... .......... .......... .......... .......... 24% 183M 10s Step #1: 547900K .......... .......... .......... .......... .......... 24% 204M 10s Step #1: 547950K .......... .......... .......... .......... .......... 24% 176M 10s Step #1: 548000K .......... .......... .......... .......... .......... 24% 192M 10s Step #1: 548050K .......... .......... .......... .......... .......... 24% 198M 10s Step #1: 548100K .......... .......... .......... .......... .......... 24% 176M 10s Step #1: 548150K .......... .......... .......... .......... .......... 24% 175M 10s Step #1: 548200K .......... .......... .......... .......... .......... 24% 209M 10s Step #1: 548250K .......... .......... .......... .......... .......... 24% 179M 10s Step #1: 548300K .......... .......... .......... .......... .......... 24% 68.5M 10s Step #1: 548350K .......... .......... .......... .......... .......... 24% 179M 10s Step #1: 548400K .......... .......... .......... .......... .......... 24% 210M 10s Step #1: 548450K .......... .......... .......... .......... .......... 24% 206M 10s Step #1: 548500K .......... .......... .......... .......... .......... 24% 199M 10s Step #1: 548550K .......... .......... .......... .......... .......... 24% 191M 10s Step #1: 548600K .......... .......... .......... .......... .......... 24% 200M 10s Step #1: 548650K .......... .......... .......... .......... .......... 24% 210M 10s Step #1: 548700K .......... .......... .......... .......... .......... 24% 200M 10s Step #1: 548750K .......... .......... .......... .......... .......... 24% 174M 10s Step #1: 548800K .......... .......... .......... .......... .......... 24% 152M 10s Step #1: 548850K .......... .......... .......... .......... .......... 24% 208M 10s Step #1: 548900K .......... .......... .......... .......... .......... 24% 192M 10s Step #1: 548950K .......... .......... .......... .......... .......... 24% 188M 10s Step #1: 549000K .......... .......... .......... .......... .......... 24% 186M 10s Step #1: 549050K .......... .......... .......... .......... .......... 24% 202M 10s Step #1: 549100K .......... .......... .......... .......... .......... 24% 198M 10s Step #1: 549150K .......... .......... .......... .......... .......... 24% 164M 10s Step #1: 549200K .......... .......... .......... .......... .......... 24% 203M 10s Step #1: 549250K .......... .......... .......... .......... .......... 24% 215M 10s Step #1: 549300K .......... .......... .......... .......... .......... 24% 198M 10s Step #1: 549350K .......... .......... .......... .......... .......... 24% 179M 10s Step #1: 549400K .......... .......... .......... .......... .......... 24% 188M 10s Step #1: 549450K .......... .......... .......... .......... .......... 24% 198M 10s Step #1: 549500K .......... .......... .......... .......... .......... 24% 207M 10s Step #1: 549550K .......... .......... .......... .......... .......... 24% 153M 10s Step #1: 549600K .......... .......... .......... .......... .......... 24% 203M 10s Step #1: 549650K .......... .......... .......... .......... .......... 24% 205M 10s Step #1: 549700K .......... .......... .......... .......... .......... 24% 207M 10s Step #1: 549750K .......... .......... .......... .......... .......... 24% 182M 10s Step #1: 549800K .......... .......... .......... .......... .......... 24% 168M 10s Step #1: 549850K .......... .......... .......... .......... .......... 24% 203M 10s Step #1: 549900K .......... .......... .......... .......... .......... 24% 209M 10s Step #1: 549950K .......... .......... .......... .......... .......... 24% 158M 10s Step #1: 550000K .......... .......... .......... .......... .......... 24% 189M 10s Step #1: 550050K .......... .......... .......... .......... .......... 24% 177M 10s Step #1: 550100K .......... .......... .......... .......... .......... 24% 205M 10s Step #1: 550150K .......... .......... .......... .......... .......... 24% 177M 10s Step #1: 550200K .......... .......... .......... .......... .......... 24% 215M 10s Step #1: 550250K .......... .......... .......... .......... .......... 24% 211M 10s Step #1: 550300K .......... .......... .......... .......... .......... 24% 179M 10s Step #1: 550350K .......... .......... .......... .......... .......... 24% 63.8M 10s Step #1: 550400K .......... .......... .......... .......... .......... 24% 204M 10s Step #1: 550450K .......... .......... .......... .......... .......... 24% 200M 10s Step #1: 550500K .......... .......... .......... .......... .......... 24% 212M 10s Step #1: 550550K .......... .......... .......... .......... .......... 24% 206M 10s Step #1: 550600K .......... .......... .......... .......... .......... 24% 171M 10s Step #1: 550650K .......... .......... .......... .......... .......... 24% 201M 10s Step #1: 550700K .......... .......... .......... .......... .......... 24% 217M 10s Step #1: 550750K .......... .......... .......... .......... .......... 24% 172M 10s Step #1: 550800K .......... .......... .......... .......... .......... 24% 67.7M 10s Step #1: 550850K .......... .......... .......... .......... .......... 24% 204M 10s Step #1: 550900K .......... .......... .......... .......... .......... 24% 182M 10s Step #1: 550950K .......... .......... .......... .......... .......... 24% 167M 10s Step #1: 551000K .......... .......... .......... .......... .......... 24% 204M 10s Step #1: 551050K .......... .......... .......... .......... .......... 24% 209M 10s Step #1: 551100K .......... .......... .......... .......... .......... 24% 190M 10s Step #1: 551150K .......... .......... .......... .......... .......... 24% 162M 10s Step #1: 551200K .......... .......... .......... .......... .......... 24% 195M 10s Step #1: 551250K .......... .......... .......... .......... .......... 24% 202M 10s Step #1: 551300K .......... .......... .......... .......... .......... 24% 195M 10s Step #1: 551350K .......... .......... .......... .......... .......... 24% 167M 10s Step #1: 551400K .......... .......... .......... .......... .......... 24% 197M 10s Step #1: 551450K .......... .......... .......... .......... .......... 24% 209M 10s Step #1: 551500K .......... .......... .......... .......... .......... 24% 206M 10s Step #1: 551550K .......... .......... .......... .......... .......... 24% 164M 10s Step #1: 551600K .......... .......... .......... .......... .......... 24% 179M 10s Step #1: 551650K .......... .......... .......... .......... .......... 24% 211M 10s Step #1: 551700K .......... .......... .......... .......... .......... 24% 207M 10s Step #1: 551750K .......... .......... .......... .......... .......... 24% 183M 10s Step #1: 551800K .......... .......... .......... .......... .......... 24% 185M 10s Step #1: 551850K .......... .......... .......... .......... .......... 24% 180M 10s Step #1: 551900K .......... .......... .......... .......... .......... 24% 206M 10s Step #1: 551950K .......... .......... .......... .......... .......... 24% 176M 10s Step #1: 552000K .......... .......... .......... .......... .......... 24% 207M 10s Step #1: 552050K .......... .......... .......... .......... .......... 24% 181M 10s Step #1: 552100K .......... .......... .......... .......... .......... 24% 188M 10s Step #1: 552150K .......... .......... .......... .......... .......... 24% 179M 10s Step #1: 552200K .......... .......... .......... .......... .......... 24% 192M 10s Step #1: 552250K .......... .......... .......... .......... .......... 24% 210M 10s Step #1: 552300K .......... .......... .......... .......... .......... 24% 191M 10s Step #1: 552350K .......... .......... .......... .......... .......... 24% 165M 10s Step #1: 552400K .......... .......... .......... .......... .......... 24% 69.6M 10s Step #1: 552450K .......... .......... .......... .......... .......... 24% 211M 10s Step #1: 552500K .......... .......... .......... .......... .......... 24% 170M 10s Step #1: 552550K .......... .......... .......... .......... .......... 24% 191M 10s Step #1: 552600K .......... .......... .......... .......... .......... 24% 198M 10s Step #1: 552650K .......... .......... .......... .......... .......... 24% 211M 10s Step #1: 552700K .......... .......... .......... .......... .......... 24% 200M 10s Step #1: 552750K .......... .......... .......... .......... .......... 24% 189M 10s Step #1: 552800K .......... .......... .......... .......... .......... 24% 205M 10s Step #1: 552850K .......... .......... .......... .......... .......... 24% 124M 10s Step #1: 552900K .......... .......... .......... .......... .......... 24% 210M 10s Step #1: 552950K .......... .......... .......... .......... .......... 24% 181M 10s Step #1: 553000K .......... .......... .......... .......... .......... 24% 177M 10s Step #1: 553050K .......... .......... .......... .......... .......... 24% 217M 10s Step #1: 553100K .......... .......... .......... .......... .......... 24% 185M 10s Step #1: 553150K .......... .......... .......... .......... .......... 24% 153M 10s Step #1: 553200K .......... .......... .......... .......... .......... 24% 196M 10s Step #1: 553250K .......... .......... .......... .......... .......... 24% 210M 10s Step #1: 553300K .......... .......... .......... .......... .......... 24% 186M 10s Step #1: 553350K .......... .......... .......... .......... .......... 24% 170M 10s Step #1: 553400K .......... .......... .......... .......... .......... 24% 193M 10s Step #1: 553450K .......... .......... .......... .......... .......... 24% 201M 10s Step #1: 553500K .......... .......... .......... .......... .......... 24% 210M 10s Step #1: 553550K .......... .......... .......... .......... .......... 24% 171M 10s Step #1: 553600K .......... .......... .......... .......... .......... 24% 192M 10s Step #1: 553650K .......... .......... .......... .......... .......... 24% 182M 10s Step #1: 553700K .......... .......... .......... .......... .......... 24% 195M 10s Step #1: 553750K .......... .......... .......... .......... .......... 24% 159M 10s Step #1: 553800K .......... .......... .......... .......... .......... 24% 204M 10s Step #1: 553850K .......... .......... .......... .......... .......... 24% 210M 10s Step #1: 553900K .......... .......... .......... .......... .......... 24% 191M 10s Step #1: 553950K .......... .......... .......... .......... .......... 24% 161M 10s Step #1: 554000K .......... .......... .......... .......... .......... 24% 185M 10s Step #1: 554050K .......... .......... .......... .......... .......... 24% 193M 10s Step #1: 554100K .......... .......... .......... .......... .......... 24% 196M 10s Step #1: 554150K .......... .......... .......... .......... .......... 24% 159M 10s Step #1: 554200K .......... .......... .......... .......... .......... 24% 202M 10s Step #1: 554250K .......... .......... .......... .......... .......... 24% 206M 10s Step #1: 554300K .......... .......... .......... .......... .......... 24% 210M 10s Step #1: 554350K .......... .......... .......... .......... .......... 24% 173M 10s Step #1: 554400K .......... .......... .......... .......... .......... 24% 183M 10s Step #1: 554450K .......... .......... .......... .......... .......... 24% 69.4M 10s Step #1: 554500K .......... .......... .......... .......... .......... 24% 209M 10s Step #1: 554550K .......... .......... .......... .......... .......... 24% 186M 10s Step #1: 554600K .......... .......... .......... .......... .......... 24% 204M 10s Step #1: 554650K .......... .......... .......... .......... .......... 24% 203M 10s Step #1: 554700K .......... .......... .......... .......... .......... 24% 213M 10s Step #1: 554750K .......... .......... .......... .......... .......... 24% 155M 10s Step #1: 554800K .......... .......... .......... .......... .......... 24% 221M 10s Step #1: 554850K .......... .......... .......... .......... .......... 24% 200M 10s Step #1: 554900K .......... .......... .......... .......... .......... 24% 191M 10s Step #1: 554950K .......... .......... .......... .......... .......... 24% 177M 10s Step #1: 555000K .......... .......... .......... .......... .......... 24% 207M 10s Step #1: 555050K .......... .......... .......... .......... .......... 24% 206M 10s Step #1: 555100K .......... .......... .......... .......... .......... 24% 208M 10s Step #1: 555150K .......... .......... .......... .......... .......... 24% 162M 10s Step #1: 555200K .......... .......... .......... .......... .......... 24% 177M 10s Step #1: 555250K .......... .......... .......... .......... .......... 24% 219M 10s Step #1: 555300K .......... .......... .......... .......... .......... 24% 214M 10s Step #1: 555350K .......... .......... .......... .......... .......... 24% 190M 10s Step #1: 555400K .......... .......... .......... .......... .......... 24% 218M 10s Step #1: 555450K .......... .......... .......... .......... .......... 24% 206M 10s Step #1: 555500K .......... .......... .......... .......... .......... 24% 219M 10s Step #1: 555550K .......... .......... .......... .......... .......... 24% 177M 10s Step #1: 555600K .......... .......... .......... .......... .......... 24% 203M 10s Step #1: 555650K .......... .......... .......... .......... .......... 24% 195M 10s Step #1: 555700K .......... .......... .......... .......... .......... 24% 186M 10s Step #1: 555750K .......... .......... .......... .......... .......... 24% 190M 10s Step #1: 555800K .......... .......... .......... .......... .......... 24% 202M 10s Step #1: 555850K .......... .......... .......... .......... .......... 24% 172M 10s Step #1: 555900K .......... .......... .......... .......... .......... 24% 209M 10s Step #1: 555950K .......... .......... .......... .......... .......... 24% 152M 10s Step #1: 556000K .......... .......... .......... .......... .......... 24% 208M 10s Step #1: 556050K .......... .......... .......... .......... .......... 24% 207M 10s Step #1: 556100K .......... .......... .......... .......... .......... 24% 200M 10s Step #1: 556150K .......... .......... .......... .......... .......... 24% 189M 10s Step #1: 556200K .......... .......... .......... .......... .......... 24% 198M 10s Step #1: 556250K .......... .......... .......... .......... .......... 24% 210M 10s Step #1: 556300K .......... .......... .......... .......... .......... 24% 202M 10s Step #1: 556350K .......... .......... .......... .......... .......... 24% 165M 10s Step #1: 556400K .......... .......... .......... .......... .......... 24% 207M 10s Step #1: 556450K .......... .......... .......... .......... .......... 24% 187M 10s Step #1: 556500K .......... .......... .......... .......... .......... 24% 67.2M 10s Step #1: 556550K .......... .......... .......... .......... .......... 24% 186M 10s Step #1: 556600K .......... .......... .......... .......... .......... 24% 220M 10s Step #1: 556650K .......... .......... .......... .......... .......... 24% 214M 10s Step #1: 556700K .......... .......... .......... .......... .......... 24% 173M 10s Step #1: 556750K .......... .......... .......... .......... .......... 24% 163M 10s Step #1: 556800K .......... .......... .......... .......... .......... 24% 203M 10s Step #1: 556850K .......... .......... .......... .......... .......... 24% 206M 10s Step #1: 556900K .......... .......... .......... .......... .......... 24% 193M 10s Step #1: 556950K .......... .......... .......... .......... .......... 24% 180M 10s Step #1: 557000K .......... .......... .......... .......... .......... 24% 177M 10s Step #1: 557050K .......... .......... .......... .......... .......... 24% 202M 10s Step #1: 557100K .......... .......... .......... .......... .......... 24% 186M 10s Step #1: 557150K .......... .......... .......... .......... .......... 24% 176M 10s Step #1: 557200K .......... .......... .......... .......... .......... 24% 185M 10s Step #1: 557250K .......... .......... .......... .......... .......... 24% 194M 10s Step #1: 557300K .......... .......... .......... .......... .......... 24% 184M 10s Step #1: 557350K .......... .......... .......... .......... .......... 24% 179M 10s Step #1: 557400K .......... .......... .......... .......... .......... 24% 199M 10s Step #1: 557450K .......... .......... .......... .......... .......... 24% 195M 10s Step #1: 557500K .......... .......... .......... .......... .......... 24% 174M 10s Step #1: 557550K .......... .......... .......... .......... .......... 24% 164M 10s Step #1: 557600K .......... .......... .......... .......... .......... 24% 209M 10s Step #1: 557650K .......... .......... .......... .......... .......... 24% 207M 10s Step #1: 557700K .......... .......... .......... .......... .......... 24% 196M 10s Step #1: 557750K .......... .......... .......... .......... .......... 24% 153M 10s Step #1: 557800K .......... .......... .......... .......... .......... 24% 202M 10s Step #1: 557850K .......... .......... .......... .......... .......... 24% 189M 10s Step #1: 557900K .......... .......... .......... .......... .......... 24% 195M 10s Step #1: 557950K .......... .......... .......... .......... .......... 24% 152M 10s Step #1: 558000K .......... .......... .......... .......... .......... 24% 188M 10s Step #1: 558050K .......... .......... .......... .......... .......... 24% 185M 10s Step #1: 558100K .......... .......... .......... .......... .......... 24% 209M 10s Step #1: 558150K .......... .......... .......... .......... .......... 24% 185M 10s Step #1: 558200K .......... .......... .......... .......... .......... 24% 202M 10s Step #1: 558250K .......... .......... .......... .......... .......... 24% 183M 10s Step #1: 558300K .......... .......... .......... .......... .......... 24% 202M 10s Step #1: 558350K .......... .......... .......... .......... .......... 24% 174M 10s Step #1: 558400K .......... .......... .......... .......... .......... 24% 192M 10s Step #1: 558450K .......... .......... .......... .......... .......... 24% 196M 10s Step #1: 558500K .......... .......... .......... .......... .......... 24% 195M 10s Step #1: 558550K .......... .......... .......... .......... .......... 24% 62.1M 10s Step #1: 558600K .......... .......... .......... .......... .......... 24% 192M 10s Step #1: 558650K .......... .......... .......... .......... .......... 24% 211M 10s Step #1: 558700K .......... .......... .......... .......... .......... 24% 232M 10s Step #1: 558750K .......... .......... .......... .......... .......... 24% 178M 10s Step #1: 558800K .......... .......... .......... .......... .......... 24% 196M 10s Step #1: 558850K .......... .......... .......... .......... .......... 24% 203M 10s Step #1: 558900K .......... .......... .......... .......... .......... 24% 202M 10s Step #1: 558950K .......... .......... .......... .......... .......... 24% 186M 10s Step #1: 559000K .......... .......... .......... .......... .......... 24% 176M 10s Step #1: 559050K .......... .......... .......... .......... .......... 24% 211M 10s Step #1: 559100K .......... .......... .......... .......... .......... 24% 210M 10s Step #1: 559150K .......... .......... .......... .......... .......... 24% 164M 10s Step #1: 559200K .......... .......... .......... .......... .......... 24% 193M 10s Step #1: 559250K .......... .......... .......... .......... .......... 24% 183M 10s Step #1: 559300K .......... .......... .......... .......... .......... 24% 220M 10s Step #1: 559350K .......... .......... .......... .......... .......... 24% 167M 10s Step #1: 559400K .......... .......... .......... .......... .......... 24% 185M 10s Step #1: 559450K .......... .......... .......... .......... .......... 24% 196M 10s Step #1: 559500K .......... .......... .......... .......... .......... 24% 208M 10s Step #1: 559550K .......... .......... .......... .......... .......... 24% 170M 10s Step #1: 559600K .......... .......... .......... .......... .......... 24% 207M 10s Step #1: 559650K .......... .......... .......... .......... .......... 24% 217M 10s Step #1: 559700K .......... .......... .......... .......... .......... 24% 186M 10s Step #1: 559750K .......... .......... .......... .......... .......... 24% 168M 10s Step #1: 559800K .......... .......... .......... .......... .......... 24% 195M 10s Step #1: 559850K .......... .......... .......... .......... .......... 24% 210M 10s Step #1: 559900K .......... .......... .......... .......... .......... 24% 208M 10s Step #1: 559950K .......... .......... .......... .......... .......... 24% 172M 10s Step #1: 560000K .......... .......... .......... .......... .......... 24% 206M 10s Step #1: 560050K .......... .......... .......... .......... .......... 24% 195M 10s Step #1: 560100K .......... .......... .......... .......... .......... 24% 189M 10s Step #1: 560150K .......... .......... .......... .......... .......... 24% 159M 10s Step #1: 560200K .......... .......... .......... .......... .......... 24% 200M 10s Step #1: 560250K .......... .......... .......... .......... .......... 24% 217M 10s Step #1: 560300K .......... .......... .......... .......... .......... 24% 192M 10s Step #1: 560350K .......... .......... .......... .......... .......... 24% 190M 10s Step #1: 560400K .......... .......... .......... .......... .......... 24% 215M 10s Step #1: 560450K .......... .......... .......... .......... .......... 24% 200M 10s Step #1: 560500K .......... .......... .......... .......... .......... 24% 197M 10s Step #1: 560550K .......... .......... .......... .......... .......... 24% 174M 10s Step #1: 560600K .......... .......... .......... .......... .......... 24% 65.5M 10s Step #1: 560650K .......... .......... .......... .......... .......... 24% 222M 10s Step #1: 560700K .......... .......... .......... .......... .......... 24% 222M 10s Step #1: 560750K .......... .......... .......... .......... .......... 24% 178M 10s Step #1: 560800K .......... .......... .......... .......... .......... 24% 165M 10s Step #1: 560850K .......... .......... .......... .......... .......... 24% 226M 10s Step #1: 560900K .......... .......... .......... .......... .......... 24% 201M 10s Step #1: 560950K .......... .......... .......... .......... .......... 24% 177M 10s Step #1: 561000K .......... .......... .......... .......... .......... 24% 217M 10s Step #1: 561050K .......... .......... .......... .......... .......... 24% 197M 10s Step #1: 561100K .......... .......... .......... .......... .......... 24% 183M 10s Step #1: 561150K .......... .......... .......... .......... .......... 24% 187M 10s Step #1: 561200K .......... .......... .......... .......... .......... 24% 207M 10s Step #1: 561250K .......... .......... .......... .......... .......... 24% 218M 10s Step #1: 561300K .......... .......... .......... .......... .......... 24% 202M 10s Step #1: 561350K .......... .......... .......... .......... .......... 24% 169M 10s Step #1: 561400K .......... .......... .......... .......... .......... 24% 192M 10s Step #1: 561450K .......... .......... .......... .......... .......... 24% 206M 10s Step #1: 561500K .......... .......... .......... .......... .......... 24% 209M 10s Step #1: 561550K .......... .......... .......... .......... .......... 24% 179M 10s Step #1: 561600K .......... .......... .......... .......... .......... 24% 158M 10s Step #1: 561650K .......... .......... .......... .......... .......... 24% 192M 10s Step #1: 561700K .......... .......... .......... .......... .......... 24% 208M 10s Step #1: 561750K .......... .......... .......... .......... .......... 24% 192M 10s Step #1: 561800K .......... .......... .......... .......... .......... 24% 207M 10s Step #1: 561850K .......... .......... .......... .......... .......... 24% 179M 10s Step #1: 561900K .......... .......... .......... .......... .......... 24% 210M 10s Step #1: 561950K .......... .......... .......... .......... .......... 24% 194M 10s Step #1: 562000K .......... .......... .......... .......... .......... 24% 199M 10s Step #1: 562050K .......... .......... .......... .......... .......... 24% 191M 10s Step #1: 562100K .......... .......... .......... .......... .......... 24% 193M 10s Step #1: 562150K .......... .......... .......... .......... .......... 24% 189M 10s Step #1: 562200K .......... .......... .......... .......... .......... 24% 195M 10s Step #1: 562250K .......... .......... .......... .......... .......... 24% 208M 10s Step #1: 562300K .......... .......... .......... .......... .......... 24% 200M 10s Step #1: 562350K .......... .......... .......... .......... .......... 24% 159M 10s Step #1: 562400K .......... .......... .......... .......... .......... 24% 171M 10s Step #1: 562450K .......... .......... .......... .......... .......... 24% 128M 10s Step #1: 562500K .......... .......... .......... .......... .......... 24% 185M 10s Step #1: 562550K .......... .......... .......... .......... .......... 24% 180M 10s Step #1: 562600K .......... .......... .......... .......... .......... 24% 185M 10s Step #1: 562650K .......... .......... .......... .......... .......... 24% 68.6M 10s Step #1: 562700K .......... .......... .......... .......... .......... 24% 185M 10s Step #1: 562750K .......... .......... .......... .......... .......... 24% 165M 10s Step #1: 562800K .......... .......... .......... .......... .......... 24% 215M 10s Step #1: 562850K .......... .......... .......... .......... .......... 24% 193M 10s Step #1: 562900K .......... .......... .......... .......... .......... 24% 207M 10s Step #1: 562950K .......... .......... .......... .......... .......... 24% 179M 10s Step #1: 563000K .......... .......... .......... .......... .......... 24% 185M 10s Step #1: 563050K .......... .......... .......... .......... .......... 24% 179M 10s Step #1: 563100K .......... .......... .......... .......... .......... 24% 175M 10s Step #1: 563150K .......... .......... .......... .......... .......... 24% 165M 10s Step #1: 563200K .......... .......... .......... .......... .......... 25% 176M 10s Step #1: 563250K .......... .......... .......... .......... .......... 25% 202M 10s Step #1: 563300K .......... .......... .......... .......... .......... 25% 210M 10s Step #1: 563350K .......... .......... .......... .......... .......... 25% 195M 10s Step #1: 563400K .......... .......... .......... .......... .......... 25% 192M 10s Step #1: 563450K .......... .......... .......... .......... .......... 25% 182M 10s Step #1: 563500K .......... .......... .......... .......... .......... 25% 200M 10s Step #1: 563550K .......... .......... .......... .......... .......... 25% 178M 10s Step #1: 563600K .......... .......... .......... .......... .......... 25% 184M 10s Step #1: 563650K .......... .......... .......... .......... .......... 25% 213M 10s Step #1: 563700K .......... .......... .......... .......... .......... 25% 192M 10s Step #1: 563750K .......... .......... .......... .......... .......... 25% 169M 10s Step #1: 563800K .......... .......... .......... .......... .......... 25% 184M 10s Step #1: 563850K .......... .......... .......... .......... .......... 25% 197M 10s Step #1: 563900K .......... .......... .......... .......... .......... 25% 194M 10s Step #1: 563950K .......... .......... .......... .......... .......... 25% 153M 10s Step #1: 564000K .......... .......... .......... .......... .......... 25% 200M 10s Step #1: 564050K .......... .......... .......... .......... .......... 25% 211M 10s Step #1: 564100K .......... .......... .......... .......... .......... 25% 220M 10s Step #1: 564150K .......... .......... .......... .......... .......... 25% 155M 10s Step #1: 564200K .......... .......... .......... .......... .......... 25% 200M 10s Step #1: 564250K .......... .......... .......... .......... .......... 25% 217M 10s Step #1: 564300K .......... .......... .......... .......... .......... 25% 209M 10s Step #1: 564350K .......... .......... .......... .......... .......... 25% 173M 10s Step #1: 564400K .......... .......... .......... .......... .......... 25% 188M 10s Step #1: 564450K .......... .......... .......... .......... .......... 25% 190M 10s Step #1: 564500K .......... .......... .......... .......... .......... 25% 201M 10s Step #1: 564550K .......... .......... .......... .......... .......... 25% 191M 10s Step #1: 564600K .......... .......... .......... .......... .......... 25% 191M 10s Step #1: 564650K .......... .......... .......... .......... .......... 25% 189M 10s Step #1: 564700K .......... .......... .......... .......... .......... 25% 68.1M 10s Step #1: 564750K .......... .......... .......... .......... .......... 25% 178M 10s Step #1: 564800K .......... .......... .......... .......... .......... 25% 221M 10s Step #1: 564850K .......... .......... .......... .......... .......... 25% 219M 10s Step #1: 564900K .......... .......... .......... .......... .......... 25% 174M 10s Step #1: 564950K .......... .......... .......... .......... .......... 25% 193M 10s Step #1: 565000K .......... .......... .......... .......... .......... 25% 219M 10s Step #1: 565050K .......... .......... .......... .......... .......... 25% 208M 10s Step #1: 565100K .......... .......... .......... .......... .......... 25% 218M 10s Step #1: 565150K .......... .......... .......... .......... .......... 25% 175M 10s Step #1: 565200K .......... .......... .......... .......... .......... 25% 217M 10s Step #1: 565250K .......... .......... .......... .......... .......... 25% 211M 10s Step #1: 565300K .......... .......... .......... .......... .......... 25% 194M 10s Step #1: 565350K .......... .......... .......... .......... .......... 25% 178M 10s Step #1: 565400K .......... .......... .......... .......... .......... 25% 185M 10s Step #1: 565450K .......... .......... .......... .......... .......... 25% 213M 10s Step #1: 565500K .......... .......... .......... .......... .......... 25% 210M 10s Step #1: 565550K .......... .......... .......... .......... .......... 25% 178M 10s Step #1: 565600K .......... .......... .......... .......... .......... 25% 201M 10s Step #1: 565650K .......... .......... .......... .......... .......... 25% 177M 10s Step #1: 565700K .......... .......... .......... .......... .......... 25% 178M 10s Step #1: 565750K .......... .......... .......... .......... .......... 25% 179M 10s Step #1: 565800K .......... .......... .......... .......... .......... 25% 204M 10s Step #1: 565850K .......... .......... .......... .......... .......... 25% 195M 10s Step #1: 565900K .......... .......... .......... .......... .......... 25% 202M 10s Step #1: 565950K .......... .......... .......... .......... .......... 25% 169M 10s Step #1: 566000K .......... .......... .......... .......... .......... 25% 219M 10s Step #1: 566050K .......... .......... .......... .......... .......... 25% 215M 10s Step #1: 566100K .......... .......... .......... .......... .......... 25% 172M 10s Step #1: 566150K .......... .......... .......... .......... .......... 25% 167M 10s Step #1: 566200K .......... .......... .......... .......... .......... 25% 197M 10s Step #1: 566250K .......... .......... .......... .......... .......... 25% 208M 10s Step #1: 566300K .......... .......... .......... .......... .......... 25% 202M 10s Step #1: 566350K .......... .......... .......... .......... .......... 25% 174M 10s Step #1: 566400K .......... .......... .......... .......... .......... 25% 181M 10s Step #1: 566450K .......... .......... .......... .......... .......... 25% 190M 10s Step #1: 566500K .......... .......... .......... .......... .......... 25% 203M 10s Step #1: 566550K .......... .......... .......... .......... .......... 25% 182M 10s Step #1: 566600K .......... .......... .......... .......... .......... 25% 207M 10s Step #1: 566650K .......... .......... .......... .......... .......... 25% 182M 10s Step #1: 566700K .......... .......... .......... .......... .......... 25% 175M 10s Step #1: 566750K .......... .......... .......... .......... .......... 25% 66.5M 10s Step #1: 566800K .......... .......... .......... .......... .......... 25% 189M 10s Step #1: 566850K .......... .......... .......... .......... .......... 25% 195M 10s Step #1: 566900K .......... .......... .......... .......... .......... 25% 202M 10s Step #1: 566950K .......... .......... .......... .......... .......... 25% 174M 10s Step #1: 567000K .......... .......... .......... .......... .......... 25% 208M 10s Step #1: 567050K .......... .......... .......... .......... .......... 25% 194M 10s Step #1: 567100K .......... .......... .......... .......... .......... 25% 211M 10s Step #1: 567150K .......... .......... .......... .......... .......... 25% 169M 10s Step #1: 567200K .......... .......... .......... .......... .......... 25% 202M 10s Step #1: 567250K .......... .......... .......... .......... .......... 25% 179M 10s Step #1: 567300K .......... .......... .......... .......... .......... 25% 191M 10s Step #1: 567350K .......... .......... .......... .......... .......... 25% 184M 10s Step #1: 567400K .......... .......... .......... .......... .......... 25% 200M 10s Step #1: 567450K .......... .......... .......... .......... .......... 25% 203M 10s Step #1: 567500K .......... .......... .......... .......... .......... 25% 213M 10s Step #1: 567550K .......... .......... .......... .......... .......... 25% 171M 10s Step #1: 567600K .......... .......... .......... .......... .......... 25% 192M 10s Step #1: 567650K .......... .......... .......... .......... .......... 25% 196M 10s Step #1: 567700K .......... .......... .......... .......... .......... 25% 200M 10s Step #1: 567750K .......... .......... .......... .......... .......... 25% 183M 10s Step #1: 567800K .......... .......... .......... .......... .......... 25% 202M 10s Step #1: 567850K .......... .......... .......... .......... .......... 25% 213M 10s Step #1: 567900K .......... .......... .......... .......... .......... 25% 217M 10s Step #1: 567950K .......... .......... .......... .......... .......... 25% 171M 10s Step #1: 568000K .......... .......... .......... .......... .......... 25% 182M 10s Step #1: 568050K .......... .......... .......... .......... .......... 25% 186M 10s Step #1: 568100K .......... .......... .......... .......... .......... 25% 205M 10s Step #1: 568150K .......... .......... .......... .......... .......... 25% 179M 10s Step #1: 568200K .......... .......... .......... .......... .......... 25% 207M 10s Step #1: 568250K .......... .......... .......... .......... .......... 25% 195M 10s Step #1: 568300K .......... .......... .......... .......... .......... 25% 203M 10s Step #1: 568350K .......... .......... .......... .......... .......... 25% 159M 10s Step #1: 568400K .......... .......... .......... .......... .......... 25% 199M 10s Step #1: 568450K .......... .......... .......... .......... .......... 25% 209M 10s Step #1: 568500K .......... .......... .......... .......... .......... 25% 197M 10s Step #1: 568550K .......... .......... .......... .......... .......... 25% 166M 10s Step #1: 568600K .......... .......... .......... .......... .......... 25% 201M 10s Step #1: 568650K .......... .......... .......... .......... .......... 25% 198M 10s Step #1: 568700K .......... .......... .......... .......... .......... 25% 217M 10s Step #1: 568750K .......... .......... .......... .......... .......... 25% 171M 10s Step #1: 568800K .......... .......... .......... .......... .......... 25% 68.6M 10s Step #1: 568850K .......... .......... .......... .......... .......... 25% 207M 10s Step #1: 568900K .......... .......... .......... .......... .......... 25% 222M 10s Step #1: 568950K .......... .......... .......... .......... .......... 25% 177M 10s Step #1: 569000K .......... .......... .......... .......... .......... 25% 185M 10s Step #1: 569050K .......... .......... .......... .......... .......... 25% 208M 10s Step #1: 569100K .......... .......... .......... .......... .......... 25% 218M 10s Step #1: 569150K .......... .......... .......... .......... .......... 25% 177M 10s Step #1: 569200K .......... .......... .......... .......... .......... 25% 207M 10s Step #1: 569250K .......... .......... .......... .......... .......... 25% 200M 10s Step #1: 569300K .......... .......... .......... .......... .......... 25% 214M 10s Step #1: 569350K .......... .......... .......... .......... .......... 25% 189M 10s Step #1: 569400K .......... .......... .......... .......... .......... 25% 217M 10s Step #1: 569450K .......... .......... .......... .......... .......... 25% 209M 10s Step #1: 569500K .......... .......... .......... .......... .......... 25% 194M 10s Step #1: 569550K .......... .......... .......... .......... .......... 25% 168M 10s Step #1: 569600K .......... .......... .......... .......... .......... 25% 187M 10s Step #1: 569650K .......... .......... .......... .......... .......... 25% 202M 10s Step #1: 569700K .......... .......... .......... .......... .......... 25% 196M 10s Step #1: 569750K .......... .......... .......... .......... .......... 25% 188M 10s Step #1: 569800K .......... .......... .......... .......... .......... 25% 205M 10s Step #1: 569850K .......... .......... .......... .......... .......... 25% 189M 10s Step #1: 569900K .......... .......... .......... .......... .......... 25% 216M 10s Step #1: 569950K .......... .......... .......... .......... .......... 25% 157M 10s Step #1: 570000K .......... .......... .......... .......... .......... 25% 186M 10s Step #1: 570050K .......... .......... .......... .......... .......... 25% 225M 10s Step #1: 570100K .......... .......... .......... .......... .......... 25% 228M 10s Step #1: 570150K .......... .......... .......... .......... .......... 25% 186M 10s Step #1: 570200K .......... .......... .......... .......... .......... 25% 210M 10s Step #1: 570250K .......... .......... .......... .......... .......... 25% 176M 10s Step #1: 570300K .......... .......... .......... .......... .......... 25% 186M 10s Step #1: 570350K .......... .......... .......... .......... .......... 25% 178M 10s Step #1: 570400K .......... .......... .......... .......... .......... 25% 209M 10s Step #1: 570450K .......... .......... .......... .......... .......... 25% 189M 10s Step #1: 570500K .......... .......... .......... .......... .......... 25% 191M 10s Step #1: 570550K .......... .......... .......... .......... .......... 25% 178M 10s Step #1: 570600K .......... .......... .......... .......... .......... 25% 206M 10s Step #1: 570650K .......... .......... .......... .......... .......... 25% 198M 10s Step #1: 570700K .......... .......... .......... .......... .......... 25% 205M 10s Step #1: 570750K .......... .......... .......... .......... .......... 25% 178M 10s Step #1: 570800K .......... .......... .......... .......... .......... 25% 181M 10s Step #1: 570850K .......... .......... .......... .......... .......... 25% 71.8M 10s Step #1: 570900K .......... .......... .......... .......... .......... 25% 224M 10s Step #1: 570950K .......... .......... .......... .......... .......... 25% 183M 10s Step #1: 571000K .......... .......... .......... .......... .......... 25% 210M 10s Step #1: 571050K .......... .......... .......... .......... .......... 25% 196M 10s Step #1: 571100K .......... .......... .......... .......... .......... 25% 210M 10s Step #1: 571150K .......... .......... .......... .......... .......... 25% 166M 10s Step #1: 571200K .......... .......... .......... .......... .......... 25% 191M 10s Step #1: 571250K .......... .......... .......... .......... .......... 25% 209M 10s Step #1: 571300K .......... .......... .......... .......... .......... 25% 199M 10s Step #1: 571350K .......... .......... .......... .......... .......... 25% 174M 10s Step #1: 571400K .......... .......... .......... .......... .......... 25% 210M 10s Step #1: 571450K .......... .......... .......... .......... .......... 25% 192M 10s Step #1: 571500K .......... .......... .......... .......... .......... 25% 195M 10s Step #1: 571550K .......... .......... .......... .......... .......... 25% 165M 10s Step #1: 571600K .......... .......... .......... .......... .......... 25% 210M 10s Step #1: 571650K .......... .......... .......... .......... .......... 25% 205M 10s Step #1: 571700K .......... .......... .......... .......... .......... 25% 204M 10s Step #1: 571750K .......... .......... .......... .......... .......... 25% 182M 10s Step #1: 571800K .......... .......... .......... .......... .......... 25% 201M 10s Step #1: 571850K .......... .......... .......... .......... .......... 25% 220M 10s Step #1: 571900K .......... .......... .......... .......... .......... 25% 190M 10s Step #1: 571950K .......... .......... .......... .......... .......... 25% 168M 10s Step #1: 572000K .......... .......... .......... .......... .......... 25% 214M 10s Step #1: 572050K .......... .......... .......... .......... .......... 25% 197M 10s Step #1: 572100K .......... .......... .......... .......... .......... 25% 221M 10s Step #1: 572150K .......... .......... .......... .......... .......... 25% 164M 10s Step #1: 572200K .......... .......... .......... .......... .......... 25% 209M 10s Step #1: 572250K .......... .......... .......... .......... .......... 25% 217M 10s Step #1: 572300K .......... .......... .......... .......... .......... 25% 220M 10s Step #1: 572350K .......... .......... .......... .......... .......... 25% 168M 10s Step #1: 572400K .......... .......... .......... .......... .......... 25% 211M 10s Step #1: 572450K .......... .......... .......... .......... .......... 25% 201M 10s Step #1: 572500K .......... .......... .......... .......... .......... 25% 207M 10s Step #1: 572550K .......... .......... .......... .......... .......... 25% 166M 10s Step #1: 572600K .......... .......... .......... .......... .......... 25% 194M 10s Step #1: 572650K .......... .......... .......... .......... .......... 25% 216M 10s Step #1: 572700K .......... .......... .......... .......... .......... 25% 206M 10s Step #1: 572750K .......... .......... .......... .......... .......... 25% 153M 10s Step #1: 572800K .......... .......... .......... .......... .......... 25% 204M 10s Step #1: 572850K .......... .......... .......... .......... .......... 25% 194M 10s Step #1: 572900K .......... .......... .......... .......... .......... 25% 66.5M 10s Step #1: 572950K .......... .......... .......... .......... .......... 25% 171M 10s Step #1: 573000K .......... .......... .......... .......... .......... 25% 209M 10s Step #1: 573050K .......... .......... .......... .......... .......... 25% 211M 10s Step #1: 573100K .......... .......... .......... .......... .......... 25% 175M 10s Step #1: 573150K .......... .......... .......... .......... .......... 25% 167M 10s Step #1: 573200K .......... .......... .......... .......... .......... 25% 206M 10s Step #1: 573250K .......... .......... .......... .......... .......... 25% 203M 10s Step #1: 573300K .......... .......... .......... .......... .......... 25% 218M 10s Step #1: 573350K .......... .......... .......... .......... .......... 25% 162M 10s Step #1: 573400K .......... .......... .......... .......... .......... 25% 176M 10s Step #1: 573450K .......... .......... .......... .......... .......... 25% 203M 10s Step #1: 573500K .......... .......... .......... .......... .......... 25% 206M 10s Step #1: 573550K .......... .......... .......... .......... .......... 25% 167M 10s Step #1: 573600K .......... .......... .......... .......... .......... 25% 186M 10s Step #1: 573650K .......... .......... .......... .......... .......... 25% 190M 10s Step #1: 573700K .......... .......... .......... .......... .......... 25% 202M 10s Step #1: 573750K .......... .......... .......... .......... .......... 25% 172M 10s Step #1: 573800K .......... .......... .......... .......... .......... 25% 189M 10s Step #1: 573850K .......... .......... .......... .......... .......... 25% 198M 10s Step #1: 573900K .......... .......... .......... .......... .......... 25% 215M 10s Step #1: 573950K .......... .......... .......... .......... .......... 25% 171M 10s Step #1: 574000K .......... .......... .......... .......... .......... 25% 206M 10s Step #1: 574050K .......... .......... .......... .......... .......... 25% 198M 10s Step #1: 574100K .......... .......... .......... .......... .......... 25% 178M 10s Step #1: 574150K .......... .......... .......... .......... .......... 25% 173M 10s Step #1: 574200K .......... .......... .......... .......... .......... 25% 205M 10s Step #1: 574250K .......... .......... .......... .......... .......... 25% 206M 10s Step #1: 574300K .......... .......... .......... .......... .......... 25% 215M 10s Step #1: 574350K .......... .......... .......... .......... .......... 25% 167M 10s Step #1: 574400K .......... .......... .......... .......... .......... 25% 181M 10s Step #1: 574450K .......... .......... .......... .......... .......... 25% 197M 10s Step #1: 574500K .......... .......... .......... .......... .......... 25% 208M 10s Step #1: 574550K .......... .......... .......... .......... .......... 25% 183M 10s Step #1: 574600K .......... .......... .......... .......... .......... 25% 190M 10s Step #1: 574650K .......... .......... .......... .......... .......... 25% 178M 10s Step #1: 574700K .......... .......... .......... .......... .......... 25% 208M 10s Step #1: 574750K .......... .......... .......... .......... .......... 25% 165M 10s Step #1: 574800K .......... .......... .......... .......... .......... 25% 200M 10s Step #1: 574850K .......... .......... .......... .......... .......... 25% 208M 10s Step #1: 574900K .......... .......... .......... .......... .......... 25% 192M 10s Step #1: 574950K .......... .......... .......... .......... .......... 25% 64.6M 10s Step #1: 575000K .......... .......... .......... .......... .......... 25% 207M 10s Step #1: 575050K .......... .......... .......... .......... .......... 25% 200M 10s Step #1: 575100K .......... .......... .......... .......... .......... 25% 202M 10s Step #1: 575150K .......... .......... .......... .......... .......... 25% 180M 10s Step #1: 575200K .......... .......... .......... .......... .......... 25% 210M 10s Step #1: 575250K .......... .......... .......... .......... .......... 25% 217M 10s Step #1: 575300K .......... .......... .......... .......... .......... 25% 190M 10s Step #1: 575350K .......... .......... .......... .......... .......... 25% 181M 10s Step #1: 575400K .......... .......... .......... .......... .......... 25% 197M 10s Step #1: 575450K .......... .......... .......... .......... .......... 25% 204M 10s Step #1: 575500K .......... .......... .......... .......... .......... 25% 189M 10s Step #1: 575550K .......... .......... .......... .......... .......... 25% 178M 10s Step #1: 575600K .......... .......... .......... .......... .......... 25% 200M 10s Step #1: 575650K .......... .......... .......... .......... .......... 25% 184M 10s Step #1: 575700K .......... .......... .......... .......... .......... 25% 187M 10s Step #1: 575750K .......... .......... .......... .......... .......... 25% 177M 10s Step #1: 575800K .......... .......... .......... .......... .......... 25% 220M 10s Step #1: 575850K .......... .......... .......... .......... .......... 25% 204M 10s Step #1: 575900K .......... .......... .......... .......... .......... 25% 179M 10s Step #1: 575950K .......... .......... .......... .......... .......... 25% 181M 10s Step #1: 576000K .......... .......... .......... .......... .......... 25% 199M 10s Step #1: 576050K .......... .......... .......... .......... .......... 25% 199M 10s Step #1: 576100K .......... .......... .......... .......... .......... 25% 192M 10s Step #1: 576150K .......... .......... .......... .......... .......... 25% 195M 10s Step #1: 576200K .......... .......... .......... .......... .......... 25% 181M 10s Step #1: 576250K .......... .......... .......... .......... .......... 25% 188M 10s Step #1: 576300K .......... .......... .......... .......... .......... 25% 198M 10s Step #1: 576350K .......... .......... .......... .......... .......... 25% 158M 10s Step #1: 576400K .......... .......... .......... .......... .......... 25% 186M 10s Step #1: 576450K .......... .......... .......... .......... .......... 25% 193M 10s Step #1: 576500K .......... .......... .......... .......... .......... 25% 206M 10s Step #1: 576550K .......... .......... .......... .......... .......... 25% 183M 10s Step #1: 576600K .......... .......... .......... .......... .......... 25% 209M 10s Step #1: 576650K .......... .......... .......... .......... .......... 25% 193M 10s Step #1: 576700K .......... .......... .......... .......... .......... 25% 186M 10s Step #1: 576750K .......... .......... .......... .......... .......... 25% 172M 10s Step #1: 576800K .......... .......... .......... .......... .......... 25% 202M 10s Step #1: 576850K .......... .......... .......... .......... .......... 25% 201M 10s Step #1: 576900K .......... .......... .......... .......... .......... 25% 206M 10s Step #1: 576950K .......... .......... .......... .......... .......... 25% 63.1M 10s Step #1: 577000K .......... .......... .......... .......... .......... 25% 215M 10s Step #1: 577050K .......... .......... .......... .......... .......... 25% 229M 10s Step #1: 577100K .......... .......... .......... .......... .......... 25% 229M 10s Step #1: 577150K .......... .......... .......... .......... .......... 25% 156M 10s Step #1: 577200K .......... .......... .......... .......... .......... 25% 198M 10s Step #1: 577250K .......... .......... .......... .......... .......... 25% 203M 10s Step #1: 577300K .......... .......... .......... .......... .......... 25% 228M 10s Step #1: 577350K .......... .......... .......... .......... .......... 25% 183M 10s Step #1: 577400K .......... .......... .......... .......... .......... 25% 183M 10s Step #1: 577450K .......... .......... .......... .......... .......... 25% 186M 10s Step #1: 577500K .......... .......... .......... .......... .......... 25% 207M 10s Step #1: 577550K .......... .......... .......... .......... .......... 25% 171M 10s Step #1: 577600K .......... .......... .......... .......... .......... 25% 192M 10s Step #1: 577650K .......... .......... .......... .......... .......... 25% 211M 10s Step #1: 577700K .......... .......... .......... .......... .......... 25% 200M 10s Step #1: 577750K .......... .......... .......... .......... .......... 25% 167M 10s Step #1: 577800K .......... .......... .......... .......... .......... 25% 193M 10s Step #1: 577850K .......... .......... .......... .......... .......... 25% 208M 10s Step #1: 577900K .......... .......... .......... .......... .......... 25% 211M 10s Step #1: 577950K .......... .......... .......... .......... .......... 25% 153M 10s Step #1: 578000K .......... .......... .......... .......... .......... 25% 203M 10s Step #1: 578050K .......... .......... .......... .......... .......... 25% 203M 10s Step #1: 578100K .......... .......... .......... .......... .......... 25% 202M 10s Step #1: 578150K .......... .......... .......... .......... .......... 25% 162M 10s Step #1: 578200K .......... .......... .......... .......... .......... 25% 194M 10s Step #1: 578250K .......... .......... .......... .......... .......... 25% 201M 10s Step #1: 578300K .......... .......... .......... .......... .......... 25% 196M 10s Step #1: 578350K .......... .......... .......... .......... .......... 25% 172M 10s Step #1: 578400K .......... .......... .......... .......... .......... 25% 209M 10s Step #1: 578450K .......... .......... .......... .......... .......... 25% 199M 10s Step #1: 578500K .......... .......... .......... .......... .......... 25% 197M 10s Step #1: 578550K .......... .......... .......... .......... .......... 25% 171M 10s Step #1: 578600K .......... .......... .......... .......... .......... 25% 210M 10s Step #1: 578650K .......... .......... .......... .......... .......... 25% 204M 10s Step #1: 578700K .......... .......... .......... .......... .......... 25% 201M 10s Step #1: 578750K .......... .......... .......... .......... .......... 25% 164M 10s Step #1: 578800K .......... .......... .......... .......... .......... 25% 209M 10s Step #1: 578850K .......... .......... .......... .......... .......... 25% 196M 10s Step #1: 578900K .......... .......... .......... .......... .......... 25% 199M 10s Step #1: 578950K .......... .......... .......... .......... .......... 25% 175M 10s Step #1: 579000K .......... .......... .......... .......... .......... 25% 66.0M 10s Step #1: 579050K .......... .......... .......... .......... .......... 25% 218M 10s Step #1: 579100K .......... .......... .......... .......... .......... 25% 192M 10s Step #1: 579150K .......... .......... .......... .......... .......... 25% 167M 10s Step #1: 579200K .......... .......... .......... .......... .......... 25% 208M 10s Step #1: 579250K .......... .......... .......... .......... .......... 25% 195M 10s Step #1: 579300K .......... .......... .......... .......... .......... 25% 207M 10s Step #1: 579350K .......... .......... .......... .......... .......... 25% 185M 10s Step #1: 579400K .......... .......... .......... .......... .......... 25% 199M 10s Step #1: 579450K .......... .......... .......... .......... .......... 25% 218M 10s Step #1: 579500K .......... .......... .......... .......... .......... 25% 201M 10s Step #1: 579550K .......... .......... .......... .......... .......... 25% 166M 10s Step #1: 579600K .......... .......... .......... .......... .......... 25% 216M 10s Step #1: 579650K .......... .......... .......... .......... .......... 25% 196M 10s Step #1: 579700K .......... .......... .......... .......... .......... 25% 194M 10s Step #1: 579750K .......... .......... .......... .......... .......... 25% 178M 10s Step #1: 579800K .......... .......... .......... .......... .......... 25% 207M 10s Step #1: 579850K .......... .......... .......... .......... .......... 25% 209M 10s Step #1: 579900K .......... .......... .......... .......... .......... 25% 208M 10s Step #1: 579950K .......... .......... .......... .......... .......... 25% 172M 10s Step #1: 580000K .......... .......... .......... .......... .......... 25% 181M 10s Step #1: 580050K .......... .......... .......... .......... .......... 25% 203M 10s Step #1: 580100K .......... .......... .......... .......... .......... 25% 202M 10s Step #1: 580150K .......... .......... .......... .......... .......... 25% 185M 10s Step #1: 580200K .......... .......... .......... .......... .......... 25% 201M 10s Step #1: 580250K .......... .......... .......... .......... .......... 25% 198M 10s Step #1: 580300K .......... .......... .......... .......... .......... 25% 195M 10s Step #1: 580350K .......... .......... .......... .......... .......... 25% 173M 10s Step #1: 580400K .......... .......... .......... .......... .......... 25% 198M 10s Step #1: 580450K .......... .......... .......... .......... .......... 25% 176M 10s Step #1: 580500K .......... .......... .......... .......... .......... 25% 183M 10s Step #1: 580550K .......... .......... .......... .......... .......... 25% 171M 10s Step #1: 580600K .......... .......... .......... .......... .......... 25% 197M 10s Step #1: 580650K .......... .......... .......... .......... .......... 25% 207M 10s Step #1: 580700K .......... .......... .......... .......... .......... 25% 206M 10s Step #1: 580750K .......... .......... .......... .......... .......... 25% 172M 10s Step #1: 580800K .......... .......... .......... .......... .......... 25% 66.3M 10s Step #1: 580850K .......... .......... .......... .......... .......... 25% 213M 10s Step #1: 580900K .......... .......... .......... .......... .......... 25% 207M 10s Step #1: 580950K .......... .......... .......... .......... .......... 25% 182M 10s Step #1: 581000K .......... .......... .......... .......... .......... 25% 217M 10s Step #1: 581050K .......... .......... .......... .......... .......... 25% 193M 10s Step #1: 581100K .......... .......... .......... .......... .......... 25% 195M 10s Step #1: 581150K .......... .......... .......... .......... .......... 25% 166M 10s Step #1: 581200K .......... .......... .......... .......... .......... 25% 206M 10s Step #1: 581250K .......... .......... .......... .......... .......... 25% 211M 10s Step #1: 581300K .......... .......... .......... .......... .......... 25% 178M 10s Step #1: 581350K .......... .......... .......... .......... .......... 25% 189M 10s Step #1: 581400K .......... .......... .......... .......... .......... 25% 217M 10s Step #1: 581450K .......... .......... .......... .......... .......... 25% 185M 10s Step #1: 581500K .......... .......... .......... .......... .......... 25% 199M 10s Step #1: 581550K .......... .......... .......... .......... .......... 25% 170M 10s Step #1: 581600K .......... .......... .......... .......... .......... 25% 192M 10s Step #1: 581650K .......... .......... .......... .......... .......... 25% 217M 10s Step #1: 581700K .......... .......... .......... .......... .......... 25% 216M 10s Step #1: 581750K .......... .......... .......... .......... .......... 25% 191M 10s Step #1: 581800K .......... .......... .......... .......... .......... 25% 204M 10s Step #1: 581850K .......... .......... .......... .......... .......... 25% 199M 10s Step #1: 581900K .......... .......... .......... .......... .......... 25% 193M 10s Step #1: 581950K .......... .......... .......... .......... .......... 25% 149M 10s Step #1: 582000K .......... .......... .......... .......... .......... 25% 210M 10s Step #1: 582050K .......... .......... .......... .......... .......... 25% 199M 10s Step #1: 582100K .......... .......... .......... .......... .......... 25% 204M 10s Step #1: 582150K .......... .......... .......... .......... .......... 25% 187M 10s Step #1: 582200K .......... .......... .......... .......... .......... 25% 212M 10s Step #1: 582250K .......... .......... .......... .......... .......... 25% 208M 10s Step #1: 582300K .......... .......... .......... .......... .......... 25% 184M 10s Step #1: 582350K .......... .......... .......... .......... .......... 25% 173M 10s Step #1: 582400K .......... .......... .......... .......... .......... 25% 190M 10s Step #1: 582450K .......... .......... .......... .......... .......... 25% 189M 10s Step #1: 582500K .......... .......... .......... .......... .......... 25% 199M 10s Step #1: 582550K .......... .......... .......... .......... .......... 25% 189M 10s Step #1: 582600K .......... .......... .......... .......... .......... 25% 191M 10s Step #1: 582650K .......... .......... .......... .......... .......... 25% 213M 10s Step #1: 582700K .......... .......... .......... .......... .......... 25% 193M 10s Step #1: 582750K .......... .......... .......... .......... .......... 25% 173M 10s Step #1: 582800K .......... .......... .......... .......... .......... 25% 189M 10s Step #1: 582850K .......... .......... .......... .......... .......... 25% 69.9M 10s Step #1: 582900K .......... .......... .......... .......... .......... 25% 201M 10s Step #1: 582950K .......... .......... .......... .......... .......... 25% 180M 10s Step #1: 583000K .......... .......... .......... .......... .......... 25% 201M 10s Step #1: 583050K .......... .......... .......... .......... .......... 25% 210M 10s Step #1: 583100K .......... .......... .......... .......... .......... 25% 190M 10s Step #1: 583150K .......... .......... .......... .......... .......... 25% 199M 10s Step #1: 583200K .......... .......... .......... .......... .......... 25% 210M 10s Step #1: 583250K .......... .......... .......... .......... .......... 25% 213M 10s Step #1: 583300K .......... .......... .......... .......... .......... 25% 214M 10s Step #1: 583350K .......... .......... .......... .......... .......... 25% 177M 10s Step #1: 583400K .......... .......... .......... .......... .......... 25% 182M 10s Step #1: 583450K .......... .......... .......... .......... .......... 25% 194M 10s Step #1: 583500K .......... .......... .......... .......... .......... 25% 211M 10s Step #1: 583550K .......... .......... .......... .......... .......... 25% 171M 10s Step #1: 583600K .......... .......... .......... .......... .......... 25% 199M 10s Step #1: 583650K .......... .......... .......... .......... .......... 25% 220M 10s Step #1: 583700K .......... .......... .......... .......... .......... 25% 204M 10s Step #1: 583750K .......... .......... .......... .......... .......... 25% 184M 10s Step #1: 583800K .......... .......... .......... .......... .......... 25% 195M 10s Step #1: 583850K .......... .......... .......... .......... .......... 25% 176M 10s Step #1: 583900K .......... .......... .......... .......... .......... 25% 193M 10s Step #1: 583950K .......... .......... .......... .......... .......... 25% 165M 10s Step #1: 584000K .......... .......... .......... .......... .......... 25% 202M 10s Step #1: 584050K .......... .......... .......... .......... .......... 25% 205M 10s Step #1: 584100K .......... .......... .......... .......... .......... 25% 196M 10s Step #1: 584150K .......... .......... .......... .......... .......... 25% 183M 10s Step #1: 584200K .......... .......... .......... .......... .......... 25% 175M 10s Step #1: 584250K .......... .......... .......... .......... .......... 25% 209M 10s Step #1: 584300K .......... .......... .......... .......... .......... 25% 211M 10s Step #1: 584350K .......... .......... .......... .......... .......... 25% 169M 10s Step #1: 584400K .......... .......... .......... .......... .......... 25% 206M 10s Step #1: 584450K .......... .......... .......... .......... .......... 25% 214M 10s Step #1: 584500K .......... .......... .......... .......... .......... 25% 211M 10s Step #1: 584550K .......... .......... .......... .......... .......... 25% 183M 10s Step #1: 584600K .......... .......... .......... .......... .......... 25% 194M 10s Step #1: 584650K .......... .......... .......... .......... .......... 25% 196M 10s Step #1: 584700K .......... .......... .......... .......... .......... 25% 196M 10s Step #1: 584750K .......... .......... .......... .......... .......... 25% 164M 10s Step #1: 584800K .......... .......... .......... .......... .......... 25% 182M 10s Step #1: 584850K .......... .......... .......... .......... .......... 25% 192M 10s Step #1: 584900K .......... .......... .......... .......... .......... 25% 66.6M 10s Step #1: 584950K .......... .......... .......... .......... .......... 25% 173M 10s Step #1: 585000K .......... .......... .......... .......... .......... 25% 217M 10s Step #1: 585050K .......... .......... .......... .......... .......... 25% 193M 10s Step #1: 585100K .......... .......... .......... .......... .......... 25% 197M 10s Step #1: 585150K .......... .......... .......... .......... .......... 25% 172M 10s Step #1: 585200K .......... .......... .......... .......... .......... 25% 207M 10s Step #1: 585250K .......... .......... .......... .......... .......... 25% 213M 10s Step #1: 585300K .......... .......... .......... .......... .......... 25% 187M 10s Step #1: 585350K .......... .......... .......... .......... .......... 25% 181M 10s Step #1: 585400K .......... .......... .......... .......... .......... 25% 188M 10s Step #1: 585450K .......... .......... .......... .......... .......... 25% 202M 10s Step #1: 585500K .......... .......... .......... .......... .......... 25% 188M 10s Step #1: 585550K .......... .......... .......... .......... .......... 25% 175M 10s Step #1: 585600K .......... .......... .......... .......... .......... 25% 205M 10s Step #1: 585650K .......... .......... .......... .......... .......... 25% 188M 10s Step #1: 585700K .......... .......... .......... .......... .......... 25% 183M 10s Step #1: 585750K .......... .......... .......... .......... .......... 26% 190M 10s Step #1: 585800K .......... .......... .......... .......... .......... 26% 202M 10s Step #1: 585850K .......... .......... .......... .......... .......... 26% 195M 10s Step #1: 585900K .......... .......... .......... .......... .......... 26% 202M 10s Step #1: 585950K .......... .......... .......... .......... .......... 26% 173M 10s Step #1: 586000K .......... .......... .......... .......... .......... 26% 212M 10s Step #1: 586050K .......... .......... .......... .......... .......... 26% 180M 10s Step #1: 586100K .......... .......... .......... .......... .......... 26% 193M 10s Step #1: 586150K .......... .......... .......... .......... .......... 26% 173M 10s Step #1: 586200K .......... .......... .......... .......... .......... 26% 197M 10s Step #1: 586250K .......... .......... .......... .......... .......... 26% 181M 10s Step #1: 586300K .......... .......... .......... .......... .......... 26% 195M 10s Step #1: 586350K .......... .......... .......... .......... .......... 26% 172M 10s Step #1: 586400K .......... .......... .......... .......... .......... 26% 192M 10s Step #1: 586450K .......... .......... .......... .......... .......... 26% 176M 10s Step #1: 586500K .......... .......... .......... .......... .......... 26% 197M 10s Step #1: 586550K .......... .......... .......... .......... .......... 26% 179M 10s Step #1: 586600K .......... .......... .......... .......... .......... 26% 181M 10s Step #1: 586650K .......... .......... .......... .......... .......... 26% 188M 10s Step #1: 586700K .......... .......... .......... .......... .......... 26% 205M 10s Step #1: 586750K .......... .......... .......... .......... .......... 26% 172M 10s Step #1: 586800K .......... .......... .......... .......... .......... 26% 192M 10s Step #1: 586850K .......... .......... .......... .......... .......... 26% 190M 10s Step #1: 586900K .......... .......... .......... .......... .......... 26% 179M 10s Step #1: 586950K .......... .......... .......... .......... .......... 26% 66.4M 10s Step #1: 587000K .......... .......... .......... .......... .......... 26% 210M 10s Step #1: 587050K .......... .......... .......... .......... .......... 26% 212M 10s Step #1: 587100K .......... .......... .......... .......... .......... 26% 208M 10s Step #1: 587150K .......... .......... .......... .......... .......... 26% 161M 10s Step #1: 587200K .......... .......... .......... .......... .......... 26% 185M 10s Step #1: 587250K .......... .......... .......... .......... .......... 26% 198M 10s Step #1: 587300K .......... .......... .......... .......... .......... 26% 191M 10s Step #1: 587350K .......... .......... .......... .......... .......... 26% 180M 10s Step #1: 587400K .......... .......... .......... .......... .......... 26% 194M 10s Step #1: 587450K .......... .......... .......... .......... .......... 26% 189M 10s Step #1: 587500K .......... .......... .......... .......... .......... 26% 207M 10s Step #1: 587550K .......... .......... .......... .......... .......... 26% 172M 10s Step #1: 587600K .......... .......... .......... .......... .......... 26% 179M 10s Step #1: 587650K .......... .......... .......... .......... .......... 26% 197M 10s Step #1: 587700K .......... .......... .......... .......... .......... 26% 176M 10s Step #1: 587750K .......... .......... .......... .......... .......... 26% 179M 10s Step #1: 587800K .......... .......... .......... .......... .......... 26% 207M 10s Step #1: 587850K .......... .......... .......... .......... .......... 26% 209M 10s Step #1: 587900K .......... .......... .......... .......... .......... 26% 199M 10s Step #1: 587950K .......... .......... .......... .......... .......... 26% 140M 10s Step #1: 588000K .......... .......... .......... .......... .......... 26% 207M 10s Step #1: 588050K .......... .......... .......... .......... .......... 26% 207M 10s Step #1: 588100K .......... .......... .......... .......... .......... 26% 197M 10s Step #1: 588150K .......... .......... .......... .......... .......... 26% 177M 10s Step #1: 588200K .......... .......... .......... .......... .......... 26% 195M 10s Step #1: 588250K .......... .......... .......... .......... .......... 26% 208M 10s Step #1: 588300K .......... .......... .......... .......... .......... 26% 194M 10s Step #1: 588350K .......... .......... .......... .......... .......... 26% 175M 10s Step #1: 588400K .......... .......... .......... .......... .......... 26% 206M 10s Step #1: 588450K .......... .......... .......... .......... .......... 26% 184M 10s Step #1: 588500K .......... .......... .......... .......... .......... 26% 198M 10s Step #1: 588550K .......... .......... .......... .......... .......... 26% 178M 10s Step #1: 588600K .......... .......... .......... .......... .......... 26% 215M 10s Step #1: 588650K .......... .......... .......... .......... .......... 26% 210M 10s Step #1: 588700K .......... .......... .......... .......... .......... 26% 183M 10s Step #1: 588750K .......... .......... .......... .......... .......... 26% 173M 10s Step #1: 588800K .......... .......... .......... .......... .......... 26% 192M 10s Step #1: 588850K .......... .......... .......... .......... .......... 26% 207M 10s Step #1: 588900K .......... .......... .......... .......... .......... 26% 202M 10s Step #1: 588950K .......... .......... .......... .......... .......... 26% 189M 10s Step #1: 589000K .......... .......... .......... .......... .......... 26% 67.1M 10s Step #1: 589050K .......... .......... .......... .......... .......... 26% 198M 10s Step #1: 589100K .......... .......... .......... .......... .......... 26% 193M 10s Step #1: 589150K .......... .......... .......... .......... .......... 26% 180M 10s Step #1: 589200K .......... .......... .......... .......... .......... 26% 166M 10s Step #1: 589250K .......... .......... .......... .......... .......... 26% 207M 10s Step #1: 589300K .......... .......... .......... .......... .......... 26% 199M 10s Step #1: 589350K .......... .......... .......... .......... .......... 26% 164M 10s Step #1: 589400K .......... .......... .......... .......... .......... 26% 207M 10s Step #1: 589450K .......... .......... .......... .......... .......... 26% 207M 10s Step #1: 589500K .......... .......... .......... .......... .......... 26% 182M 10s Step #1: 589550K .......... .......... .......... .......... .......... 26% 165M 10s Step #1: 589600K .......... .......... .......... .......... .......... 26% 205M 10s Step #1: 589650K .......... .......... .......... .......... .......... 26% 208M 10s Step #1: 589700K .......... .......... .......... .......... .......... 26% 212M 10s Step #1: 589750K .......... .......... .......... .......... .......... 26% 171M 10s Step #1: 589800K .......... .......... .......... .......... .......... 26% 199M 10s Step #1: 589850K .......... .......... .......... .......... .......... 26% 183M 10s Step #1: 589900K .......... .......... .......... .......... .......... 26% 207M 10s Step #1: 589950K .......... .......... .......... .......... .......... 26% 170M 10s Step #1: 590000K .......... .......... .......... .......... .......... 26% 202M 10s Step #1: 590050K .......... .......... .......... .......... .......... 26% 202M 10s Step #1: 590100K .......... .......... .......... .......... .......... 26% 198M 10s Step #1: 590150K .......... .......... .......... .......... .......... 26% 171M 10s Step #1: 590200K .......... .......... .......... .......... .......... 26% 207M 10s Step #1: 590250K .......... .......... .......... .......... .......... 26% 198M 10s Step #1: 590300K .......... .......... .......... .......... .......... 26% 200M 10s Step #1: 590350K .......... .......... .......... .......... .......... 26% 161M 10s Step #1: 590400K .......... .......... .......... .......... .......... 26% 195M 10s Step #1: 590450K .......... .......... .......... .......... .......... 26% 210M 10s Step #1: 590500K .......... .......... .......... .......... .......... 26% 195M 10s Step #1: 590550K .......... .......... .......... .......... .......... 26% 183M 10s Step #1: 590600K .......... .......... .......... .......... .......... 26% 190M 10s Step #1: 590650K .......... .......... .......... .......... .......... 26% 182M 10s Step #1: 590700K .......... .......... .......... .......... .......... 26% 202M 10s Step #1: 590750K .......... .......... .......... .......... .......... 26% 163M 10s Step #1: 590800K .......... .......... .......... .......... .......... 26% 208M 10s Step #1: 590850K .......... .......... .......... .......... .......... 26% 200M 10s Step #1: 590900K .......... .......... .......... .......... .......... 26% 204M 10s Step #1: 590950K .......... .......... .......... .......... .......... 26% 170M 10s Step #1: 591000K .......... .......... .......... .......... .......... 26% 198M 10s Step #1: 591050K .......... .......... .......... .......... .......... 26% 65.8M 10s Step #1: 591100K .......... .......... .......... .......... .......... 26% 216M 10s Step #1: 591150K .......... .......... .......... .......... .......... 26% 173M 10s Step #1: 591200K .......... .......... .......... .......... .......... 26% 201M 10s Step #1: 591250K .......... .......... .......... .......... .......... 26% 182M 10s Step #1: 591300K .......... .......... .......... .......... .......... 26% 216M 10s Step #1: 591350K .......... .......... .......... .......... .......... 26% 166M 10s Step #1: 591400K .......... .......... .......... .......... .......... 26% 186M 10s Step #1: 591450K .......... .......... .......... .......... .......... 26% 222M 10s Step #1: 591500K .......... .......... .......... .......... .......... 26% 210M 10s Step #1: 591550K .......... .......... .......... .......... .......... 26% 172M 10s Step #1: 591600K .......... .......... .......... .......... .......... 26% 212M 10s Step #1: 591650K .......... .......... .......... .......... .......... 26% 202M 10s Step #1: 591700K .......... .......... .......... .......... .......... 26% 208M 10s Step #1: 591750K .......... .......... .......... .......... .......... 26% 177M 10s Step #1: 591800K .......... .......... .......... .......... .......... 26% 183M 10s Step #1: 591850K .......... .......... .......... .......... .......... 26% 206M 10s Step #1: 591900K .......... .......... .......... .......... .......... 26% 215M 10s Step #1: 591950K .......... .......... .......... .......... .......... 26% 165M 10s Step #1: 592000K .......... .......... .......... .......... .......... 26% 203M 10s Step #1: 592050K .......... .......... .......... .......... .......... 26% 200M 10s Step #1: 592100K .......... .......... .......... .......... .......... 26% 208M 10s Step #1: 592150K .......... .......... .......... .......... .......... 26% 179M 10s Step #1: 592200K .......... .......... .......... .......... .......... 26% 181M 10s Step #1: 592250K .......... .......... .......... .......... .......... 26% 195M 10s Step #1: 592300K .......... .......... .......... .......... .......... 26% 183M 10s Step #1: 592350K .......... .......... .......... .......... .......... 26% 179M 10s Step #1: 592400K .......... .......... .......... .......... .......... 26% 190M 10s Step #1: 592450K .......... .......... .......... .......... .......... 26% 207M 10s Step #1: 592500K .......... .......... .......... .......... .......... 26% 200M 10s Step #1: 592550K .......... .......... .......... .......... .......... 26% 163M 10s Step #1: 592600K .......... .......... .......... .......... .......... 26% 189M 10s Step #1: 592650K .......... .......... .......... .......... .......... 26% 209M 10s Step #1: 592700K .......... .......... .......... .......... .......... 26% 200M 10s Step #1: 592750K .......... .......... .......... .......... .......... 26% 163M 10s Step #1: 592800K .......... .......... .......... .......... .......... 26% 194M 10s Step #1: 592850K .......... .......... .......... .......... .......... 26% 66.7M 10s Step #1: 592900K .......... .......... .......... .......... .......... 26% 199M 10s Step #1: 592950K .......... .......... .......... .......... .......... 26% 189M 10s Step #1: 593000K .......... .......... .......... .......... .......... 26% 212M 10s Step #1: 593050K .......... .......... .......... .......... .......... 26% 185M 10s Step #1: 593100K .......... .......... .......... .......... .......... 26% 194M 10s Step #1: 593150K .......... .......... .......... .......... .......... 26% 169M 10s Step #1: 593200K .......... .......... .......... .......... .......... 26% 215M 10s Step #1: 593250K .......... .......... .......... .......... .......... 26% 195M 10s Step #1: 593300K .......... .......... .......... .......... .......... 26% 185M 10s Step #1: 593350K .......... .......... .......... .......... .......... 26% 186M 10s Step #1: 593400K .......... .......... .......... .......... .......... 26% 210M 10s Step #1: 593450K .......... .......... .......... .......... .......... 26% 208M 10s Step #1: 593500K .......... .......... .......... .......... .......... 26% 202M 10s Step #1: 593550K .......... .......... .......... .......... .......... 26% 210M 10s Step #1: 593600K .......... .......... .......... .......... .......... 26% 231M 10s Step #1: 593650K .......... .......... .......... .......... .......... 26% 256M 10s Step #1: 593700K .......... .......... .......... .......... .......... 26% 253M 10s Step #1: 593750K .......... .......... .......... .......... .......... 26% 189M 10s Step #1: 593800K .......... .......... .......... .......... .......... 26% 222M 10s Step #1: 593850K .......... .......... .......... .......... .......... 26% 235M 10s Step #1: 593900K .......... .......... .......... .......... .......... 26% 219M 10s Step #1: 593950K .......... .......... .......... .......... .......... 26% 110M 10s Step #1: 594000K .......... .......... .......... .......... .......... 26% 193M 10s Step #1: 594050K .......... .......... .......... .......... .......... 26% 214M 10s Step #1: 594100K .......... .......... .......... .......... .......... 26% 192M 10s Step #1: 594150K .......... .......... .......... .......... .......... 26% 153M 10s Step #1: 594200K .......... .......... .......... .......... .......... 26% 202M 10s Step #1: 594250K .......... .......... .......... .......... .......... 26% 187M 10s Step #1: 594300K .......... .......... .......... .......... .......... 26% 225M 10s Step #1: 594350K .......... .......... .......... .......... .......... 26% 177M 10s Step #1: 594400K .......... .......... .......... .......... .......... 26% 205M 10s Step #1: 594450K .......... .......... .......... .......... .......... 26% 203M 10s Step #1: 594500K .......... .......... .......... .......... .......... 26% 210M 10s Step #1: 594550K .......... .......... .......... .......... .......... 26% 178M 10s Step #1: 594600K .......... .......... .......... .......... .......... 26% 64.2M 10s Step #1: 594650K .......... .......... .......... .......... .......... 26% 224M 10s Step #1: 594700K .......... .......... .......... .......... .......... 26% 209M 10s Step #1: 594750K .......... .......... .......... .......... .......... 26% 175M 10s Step #1: 594800K .......... .......... .......... .......... .......... 26% 195M 10s Step #1: 594850K .......... .......... .......... .......... .......... 26% 212M 10s Step #1: 594900K .......... .......... .......... .......... .......... 26% 218M 10s Step #1: 594950K .......... .......... .......... .......... .......... 26% 192M 10s Step #1: 595000K .......... .......... .......... .......... .......... 26% 198M 10s Step #1: 595050K .......... .......... .......... .......... .......... 26% 220M 10s Step #1: 595100K .......... .......... .......... .......... .......... 26% 191M 10s Step #1: 595150K .......... .......... .......... .......... .......... 26% 187M 10s Step #1: 595200K .......... .......... .......... .......... .......... 26% 220M 10s Step #1: 595250K .......... .......... .......... .......... .......... 26% 197M 10s Step #1: 595300K .......... .......... .......... .......... .......... 26% 200M 10s Step #1: 595350K .......... .......... .......... .......... .......... 26% 198M 10s Step #1: 595400K .......... .......... .......... .......... .......... 26% 212M 10s Step #1: 595450K .......... .......... .......... .......... .......... 26% 183M 10s Step #1: 595500K .......... .......... .......... .......... .......... 26% 197M 10s Step #1: 595550K .......... .......... .......... .......... .......... 26% 173M 10s Step #1: 595600K .......... .......... .......... .......... .......... 26% 191M 10s Step #1: 595650K .......... .......... .......... .......... .......... 26% 209M 10s Step #1: 595700K .......... .......... .......... .......... .......... 26% 195M 10s Step #1: 595750K .......... .......... .......... .......... .......... 26% 162M 10s Step #1: 595800K .......... .......... .......... .......... .......... 26% 211M 10s Step #1: 595850K .......... .......... .......... .......... .......... 26% 212M 10s Step #1: 595900K .......... .......... .......... .......... .......... 26% 187M 10s Step #1: 595950K .......... .......... .......... .......... .......... 26% 162M 10s Step #1: 596000K .......... .......... .......... .......... .......... 26% 212M 10s Step #1: 596050K .......... .......... .......... .......... .......... 26% 192M 10s Step #1: 596100K .......... .......... .......... .......... .......... 26% 189M 10s Step #1: 596150K .......... .......... .......... .......... .......... 26% 172M 10s Step #1: 596200K .......... .......... .......... .......... .......... 26% 203M 10s Step #1: 596250K .......... .......... .......... .......... .......... 26% 208M 10s Step #1: 596300K .......... .......... .......... .......... .......... 26% 205M 10s Step #1: 596350K .......... .......... .......... .......... .......... 26% 177M 10s Step #1: 596400K .......... .......... .......... .......... .......... 26% 201M 10s Step #1: 596450K .......... .......... .......... .......... .......... 26% 187M 10s Step #1: 596500K .......... .......... .......... .......... .......... 26% 217M 10s Step #1: 596550K .......... .......... .......... .......... .......... 26% 185M 10s Step #1: 596600K .......... .......... .......... .......... .......... 26% 208M 10s Step #1: 596650K .......... .......... .......... .......... .......... 26% 66.4M 10s Step #1: 596700K .......... .......... .......... .......... .......... 26% 191M 10s Step #1: 596750K .......... .......... .......... .......... .......... 26% 187M 10s Step #1: 596800K .......... .......... .......... .......... .......... 26% 208M 10s Step #1: 596850K .......... .......... .......... .......... .......... 26% 208M 10s Step #1: 596900K .......... .......... .......... .......... .......... 26% 195M 10s Step #1: 596950K .......... .......... .......... .......... .......... 26% 173M 10s Step #1: 597000K .......... .......... .......... .......... .......... 26% 193M 10s Step #1: 597050K .......... .......... .......... .......... .......... 26% 195M 10s Step #1: 597100K .......... .......... .......... .......... .......... 26% 204M 10s Step #1: 597150K .......... .......... .......... .......... .......... 26% 169M 10s Step #1: 597200K .......... .......... .......... .......... .......... 26% 200M 10s Step #1: 597250K .......... .......... .......... .......... .......... 26% 210M 10s Step #1: 597300K .......... .......... .......... .......... .......... 26% 208M 10s Step #1: 597350K .......... .......... .......... .......... .......... 26% 180M 10s Step #1: 597400K .......... .......... .......... .......... .......... 26% 184M 10s Step #1: 597450K .......... .......... .......... .......... .......... 26% 218M 10s Step #1: 597500K .......... .......... .......... .......... .......... 26% 196M 10s Step #1: 597550K .......... .......... .......... .......... .......... 26% 169M 10s Step #1: 597600K .......... .......... .......... .......... .......... 26% 180M 10s Step #1: 597650K .......... .......... .......... .......... .......... 26% 177M 10s Step #1: 597700K .......... .......... .......... .......... .......... 26% 189M 10s Step #1: 597750K .......... .......... .......... .......... .......... 26% 192M 10s Step #1: 597800K .......... .......... .......... .......... .......... 26% 190M 10s Step #1: 597850K .......... .......... .......... .......... .......... 26% 202M 10s Step #1: 597900K .......... .......... .......... .......... .......... 26% 207M 10s Step #1: 597950K .......... .......... .......... .......... .......... 26% 171M 10s Step #1: 598000K .......... .......... .......... .......... .......... 26% 189M 10s Step #1: 598050K .......... .......... .......... .......... .......... 26% 185M 10s Step #1: 598100K .......... .......... .......... .......... .......... 26% 206M 10s Step #1: 598150K .......... .......... .......... .......... .......... 26% 159M 10s Step #1: 598200K .......... .......... .......... .......... .......... 26% 197M 10s Step #1: 598250K .......... .......... .......... .......... .......... 26% 215M 10s Step #1: 598300K .......... .......... .......... .......... .......... 26% 207M 10s Step #1: 598350K .......... .......... .......... .......... .......... 26% 164M 10s Step #1: 598400K .......... .......... .......... .......... .......... 26% 196M 10s Step #1: 598450K .......... .......... .......... .......... .......... 26% 185M 10s Step #1: 598500K .......... .......... .......... .......... .......... 26% 204M 10s Step #1: 598550K .......... .......... .......... .......... .......... 26% 175M 10s Step #1: 598600K .......... .......... .......... .......... .......... 26% 187M 10s Step #1: 598650K .......... .......... .......... .......... .......... 26% 212M 10s Step #1: 598700K .......... .......... .......... .......... .......... 26% 67.2M 10s Step #1: 598750K .......... .......... .......... .......... .......... 26% 176M 10s Step #1: 598800K .......... .......... .......... .......... .......... 26% 209M 10s Step #1: 598850K .......... .......... .......... .......... .......... 26% 185M 10s Step #1: 598900K .......... .......... .......... .......... .......... 26% 226M 10s Step #1: 598950K .......... .......... .......... .......... .......... 26% 201M 10s Step #1: 599000K .......... .......... .......... .......... .......... 26% 255M 10s Step #1: 599050K .......... .......... .......... .......... .......... 26% 256M 10s Step #1: 599100K .......... .......... .......... .......... .......... 26% 240M 10s Step #1: 599150K .......... .......... .......... .......... .......... 26% 192M 10s Step #1: 599200K .......... .......... .......... .......... .......... 26% 156M 10s Step #1: 599250K .......... .......... .......... .......... .......... 26% 200M 10s Step #1: 599300K .......... .......... .......... .......... .......... 26% 206M 10s Step #1: 599350K .......... .......... .......... .......... .......... 26% 179M 10s Step #1: 599400K .......... .......... .......... .......... .......... 26% 201M 10s Step #1: 599450K .......... .......... .......... .......... .......... 26% 173M 10s Step #1: 599500K .......... .......... .......... .......... .......... 26% 203M 10s Step #1: 599550K .......... .......... .......... .......... .......... 26% 170M 10s Step #1: 599600K .......... .......... .......... .......... .......... 26% 193M 10s Step #1: 599650K .......... .......... .......... .......... .......... 26% 204M 10s Step #1: 599700K .......... .......... .......... .......... .......... 26% 178M 10s Step #1: 599750K .......... .......... .......... .......... .......... 26% 175M 10s Step #1: 599800K .......... .......... .......... .......... .......... 26% 203M 10s Step #1: 599850K .......... .......... .......... .......... .......... 26% 203M 10s Step #1: 599900K .......... .......... .......... .......... .......... 26% 215M 10s Step #1: 599950K .......... .......... .......... .......... .......... 26% 158M 10s Step #1: 600000K .......... .......... .......... .......... .......... 26% 184M 10s Step #1: 600050K .......... .......... .......... .......... .......... 26% 192M 10s Step #1: 600100K .......... .......... .......... .......... .......... 26% 191M 10s Step #1: 600150K .......... .......... .......... .......... .......... 26% 182M 10s Step #1: 600200K .......... .......... .......... .......... .......... 26% 209M 10s Step #1: 600250K .......... .......... .......... .......... .......... 26% 188M 10s Step #1: 600300K .......... .......... .......... .......... .......... 26% 187M 10s Step #1: 600350K .......... .......... .......... .......... .......... 26% 174M 10s Step #1: 600400K .......... .......... .......... .......... .......... 26% 205M 10s Step #1: 600450K .......... .......... .......... .......... .......... 26% 205M 10s Step #1: 600500K .......... .......... .......... .......... .......... 26% 161M 10s Step #1: 600550K .......... .......... .......... .......... .......... 26% 175M 10s Step #1: 600600K .......... .......... .......... .......... .......... 26% 197M 10s Step #1: 600650K .......... .......... .......... .......... .......... 26% 192M 10s Step #1: 600700K .......... .......... .......... .......... .......... 26% 206M 10s Step #1: 600750K .......... .......... .......... .......... .......... 26% 61.5M 10s Step #1: 600800K .......... .......... .......... .......... .......... 26% 200M 10s Step #1: 600850K .......... .......... .......... .......... .......... 26% 198M 10s Step #1: 600900K .......... .......... .......... .......... .......... 26% 205M 10s Step #1: 600950K .......... .......... .......... .......... .......... 26% 177M 10s Step #1: 601000K .......... .......... .......... .......... .......... 26% 182M 10s Step #1: 601050K .......... .......... .......... .......... .......... 26% 195M 10s Step #1: 601100K .......... .......... .......... .......... .......... 26% 211M 10s Step #1: 601150K .......... .......... .......... .......... .......... 26% 174M 10s Step #1: 601200K .......... .......... .......... .......... .......... 26% 216M 10s Step #1: 601250K .......... .......... .......... .......... .......... 26% 187M 10s Step #1: 601300K .......... .......... .......... .......... .......... 26% 191M 10s Step #1: 601350K .......... .......... .......... .......... .......... 26% 177M 10s Step #1: 601400K .......... .......... .......... .......... .......... 26% 197M 10s Step #1: 601450K .......... .......... .......... .......... .......... 26% 187M 10s Step #1: 601500K .......... .......... .......... .......... .......... 26% 184M 10s Step #1: 601550K .......... .......... .......... .......... .......... 26% 177M 10s Step #1: 601600K .......... .......... .......... .......... .......... 26% 214M 10s Step #1: 601650K .......... .......... .......... .......... .......... 26% 191M 10s Step #1: 601700K .......... .......... .......... .......... .......... 26% 207M 10s Step #1: 601750K .......... .......... .......... .......... .......... 26% 188M 10s Step #1: 601800K .......... .......... .......... .......... .......... 26% 176M 10s Step #1: 601850K .......... .......... .......... .......... .......... 26% 191M 10s Step #1: 601900K .......... .......... .......... .......... .......... 26% 203M 10s Step #1: 601950K .......... .......... .......... .......... .......... 26% 151M 10s Step #1: 602000K .......... .......... .......... .......... .......... 26% 183M 10s Step #1: 602050K .......... .......... .......... .......... .......... 26% 193M 10s Step #1: 602100K .......... .......... .......... .......... .......... 26% 203M 10s Step #1: 602150K .......... .......... .......... .......... .......... 26% 175M 10s Step #1: 602200K .......... .......... .......... .......... .......... 26% 192M 10s Step #1: 602250K .......... .......... .......... .......... .......... 26% 207M 10s Step #1: 602300K .......... .......... .......... .......... .......... 26% 194M 10s Step #1: 602350K .......... .......... .......... .......... .......... 26% 162M 10s Step #1: 602400K .......... .......... .......... .......... .......... 26% 194M 10s Step #1: 602450K .......... .......... .......... .......... .......... 26% 206M 10s Step #1: 602500K .......... .......... .......... .......... .......... 26% 208M 10s Step #1: 602550K .......... .......... .......... .......... .......... 26% 179M 10s Step #1: 602600K .......... .......... .......... .......... .......... 26% 188M 10s Step #1: 602650K .......... .......... .......... .......... .......... 26% 202M 10s Step #1: 602700K .......... .......... .......... .......... .......... 26% 191M 10s Step #1: 602750K .......... .......... .......... .......... .......... 26% 166M 10s Step #1: 602800K .......... .......... .......... .......... .......... 26% 74.8M 10s Step #1: 602850K .......... .......... .......... .......... .......... 26% 207M 10s Step #1: 602900K .......... .......... .......... .......... .......... 26% 187M 10s Step #1: 602950K .......... .......... .......... .......... .......... 26% 172M 10s Step #1: 603000K .......... .......... .......... .......... .......... 26% 210M 10s Step #1: 603050K .......... .......... .......... .......... .......... 26% 210M 10s Step #1: 603100K .......... .......... .......... .......... .......... 26% 210M 10s Step #1: 603150K .......... .......... .......... .......... .......... 26% 163M 10s Step #1: 603200K .......... .......... .......... .......... .......... 26% 204M 10s Step #1: 603250K .......... .......... .......... .......... .......... 26% 190M 10s Step #1: 603300K .......... .......... .......... .......... .......... 26% 181M 10s Step #1: 603350K .......... .......... .......... .......... .......... 26% 188M 10s Step #1: 603400K .......... .......... .......... .......... .......... 26% 202M 10s Step #1: 603450K .......... .......... .......... .......... .......... 26% 194M 10s Step #1: 603500K .......... .......... .......... .......... .......... 26% 228M 10s Step #1: 603550K .......... .......... .......... .......... .......... 26% 158M 10s Step #1: 603600K .......... .......... .......... .......... .......... 26% 207M 10s Step #1: 603650K .......... .......... .......... .......... .......... 26% 202M 10s Step #1: 603700K .......... .......... .......... .......... .......... 26% 201M 10s Step #1: 603750K .......... .......... .......... .......... .......... 26% 174M 10s Step #1: 603800K .......... .......... .......... .......... .......... 26% 194M 10s Step #1: 603850K .......... .......... .......... .......... .......... 26% 217M 10s Step #1: 603900K .......... .......... .......... .......... .......... 26% 199M 10s Step #1: 603950K .......... .......... .......... .......... .......... 26% 171M 10s Step #1: 604000K .......... .......... .......... .......... .......... 26% 206M 10s Step #1: 604050K .......... .......... .......... .......... .......... 26% 144M 10s Step #1: 604100K .......... .......... .......... .......... .......... 26% 199M 10s Step #1: 604150K .......... .......... .......... .......... .......... 26% 173M 10s Step #1: 604200K .......... .......... .......... .......... .......... 26% 203M 10s Step #1: 604250K .......... .......... .......... .......... .......... 26% 217M 10s Step #1: 604300K .......... .......... .......... .......... .......... 26% 202M 10s Step #1: 604350K .......... .......... .......... .......... .......... 26% 154M 10s Step #1: 604400K .......... .......... .......... .......... .......... 26% 68.0M 10s Step #1: 604450K .......... .......... .......... .......... .......... 26% 190M 10s Step #1: 604500K .......... .......... .......... .......... .......... 26% 211M 10s Step #1: 604550K .......... .......... .......... .......... .......... 26% 163M 10s Step #1: 604600K .......... .......... .......... .......... .......... 26% 194M 10s Step #1: 604650K .......... .......... .......... .......... .......... 26% 210M 10s Step #1: 604700K .......... .......... .......... .......... .......... 26% 206M 10s Step #1: 604750K .......... .......... .......... .......... .......... 26% 180M 10s Step #1: 604800K .......... .......... .......... .......... .......... 26% 198M 10s Step #1: 604850K .......... .......... .......... .......... .......... 26% 65.2M 10s Step #1: 604900K .......... .......... .......... .......... .......... 26% 214M 10s Step #1: 604950K .......... .......... .......... .......... .......... 26% 184M 10s Step #1: 605000K .......... .......... .......... .......... .......... 26% 175M 10s Step #1: 605050K .......... .......... .......... .......... .......... 26% 203M 10s Step #1: 605100K .......... .......... .......... .......... .......... 26% 187M 10s Step #1: 605150K .......... .......... .......... .......... .......... 26% 173M 10s Step #1: 605200K .......... .......... .......... .......... .......... 26% 207M 10s Step #1: 605250K .......... .......... .......... .......... .......... 26% 210M 10s Step #1: 605300K .......... .......... .......... .......... .......... 26% 90.4M 10s Step #1: 605350K .......... .......... .......... .......... .......... 26% 130M 10s Step #1: 605400K .......... .......... .......... .......... .......... 26% 193M 10s Step #1: 605450K .......... .......... .......... .......... .......... 26% 193M 10s Step #1: 605500K .......... .......... .......... .......... .......... 26% 185M 10s Step #1: 605550K .......... .......... .......... .......... .......... 26% 155M 10s Step #1: 605600K .......... .......... .......... .......... .......... 26% 175M 10s Step #1: 605650K .......... .......... .......... .......... .......... 26% 197M 10s Step #1: 605700K .......... .......... .......... .......... .......... 26% 196M 10s Step #1: 605750K .......... .......... .......... .......... .......... 26% 118M 10s Step #1: 605800K .......... .......... .......... .......... .......... 26% 164M 10s Step #1: 605850K .......... .......... .......... .......... .......... 26% 161M 10s Step #1: 605900K .......... .......... .......... .......... .......... 26% 216M 10s Step #1: 605950K .......... .......... .......... .......... .......... 26% 159M 10s Step #1: 606000K .......... .......... .......... .......... .......... 26% 163M 10s Step #1: 606050K .......... .......... .......... .......... .......... 26% 176M 10s Step #1: 606100K .......... .......... .......... .......... .......... 26% 191M 10s Step #1: 606150K .......... .......... .......... .......... .......... 26% 188M 10s Step #1: 606200K .......... .......... .......... .......... .......... 26% 190M 10s Step #1: 606250K .......... .......... .......... .......... .......... 26% 211M 10s Step #1: 606300K .......... .......... .......... .......... .......... 26% 199M 10s Step #1: 606350K .......... .......... .......... .......... .......... 26% 171M 10s Step #1: 606400K .......... .......... .......... .......... .......... 26% 182M 10s Step #1: 606450K .......... .......... .......... .......... .......... 26% 191M 10s Step #1: 606500K .......... .......... .......... .......... .......... 26% 194M 10s Step #1: 606550K .......... .......... .......... .......... .......... 26% 182M 10s Step #1: 606600K .......... .......... .......... .......... .......... 26% 184M 10s Step #1: 606650K .......... .......... .......... .......... .......... 26% 210M 10s Step #1: 606700K .......... .......... .......... .......... .......... 26% 190M 10s Step #1: 606750K .......... .......... .......... .......... .......... 26% 174M 10s Step #1: 606800K .......... .......... .......... .......... .......... 26% 196M 10s Step #1: 606850K .......... .......... .......... .......... .......... 26% 209M 10s Step #1: 606900K .......... .......... .......... .......... .......... 26% 62.3M 10s Step #1: 606950K .......... .......... .......... .......... .......... 26% 188M 10s Step #1: 607000K .......... .......... .......... .......... .......... 26% 215M 10s Step #1: 607050K .......... .......... .......... .......... .......... 26% 195M 10s Step #1: 607100K .......... .......... .......... .......... .......... 26% 196M 10s Step #1: 607150K .......... .......... .......... .......... .......... 26% 168M 10s Step #1: 607200K .......... .......... .......... .......... .......... 26% 203M 10s Step #1: 607250K .......... .......... .......... .......... .......... 26% 226M 10s Step #1: 607300K .......... .......... .......... .......... .......... 26% 118M 10s Step #1: 607350K .......... .......... .......... .......... .......... 26% 169M 10s Step #1: 607400K .......... .......... .......... .......... .......... 26% 190M 10s Step #1: 607450K .......... .......... .......... .......... .......... 26% 205M 10s Step #1: 607500K .......... .......... .......... .......... .......... 26% 218M 10s Step #1: 607550K .......... .......... .......... .......... .......... 26% 161M 10s Step #1: 607600K .......... .......... .......... .......... .......... 26% 196M 10s Step #1: 607650K .......... .......... .......... .......... .......... 26% 116M 10s Step #1: 607700K .......... .......... .......... .......... .......... 26% 192M 10s Step #1: 607750K .......... .......... .......... .......... .......... 26% 114M 10s Step #1: 607800K .......... .......... .......... .......... .......... 26% 105M 10s Step #1: 607850K .......... .......... .......... .......... .......... 26% 199M 10s Step #1: 607900K .......... .......... .......... .......... .......... 26% 203M 10s Step #1: 607950K .......... .......... .......... .......... .......... 26% 169M 10s Step #1: 608000K .......... .......... .......... .......... .......... 26% 213M 10s Step #1: 608050K .......... .......... .......... .......... .......... 26% 191M 10s Step #1: 608100K .......... .......... .......... .......... .......... 26% 199M 10s Step #1: 608150K .......... .......... .......... .......... .......... 26% 123M 10s Step #1: 608200K .......... .......... .......... .......... .......... 26% 182M 10s Step #1: 608250K .......... .......... .......... .......... .......... 27% 237M 10s Step #1: 608300K .......... .......... .......... .......... .......... 27% 164M 10s Step #1: 608350K .......... .......... .......... .......... .......... 27% 172M 10s Step #1: 608400K .......... .......... .......... .......... .......... 27% 198M 10s Step #1: 608450K .......... .......... .......... .......... .......... 27% 210M 10s Step #1: 608500K .......... .......... .......... .......... .......... 27% 193M 10s Step #1: 608550K .......... .......... .......... .......... .......... 27% 155M 10s Step #1: 608600K .......... .......... .......... .......... .......... 27% 212M 10s Step #1: 608650K .......... .......... .......... .......... .......... 27% 183M 10s Step #1: 608700K .......... .......... .......... .......... .......... 27% 181M 10s Step #1: 608750K .......... .......... .......... .......... .......... 27% 157M 10s Step #1: 608800K .......... .......... .......... .......... .......... 27% 201M 10s Step #1: 608850K .......... .......... .......... .......... .......... 27% 196M 10s Step #1: 608900K .......... .......... .......... .......... .......... 27% 183M 10s Step #1: 608950K .......... .......... .......... .......... .......... 27% 62.3M 10s Step #1: 609000K .......... .......... .......... .......... .......... 27% 216M 10s Step #1: 609050K .......... .......... .......... .......... .......... 27% 198M 10s Step #1: 609100K .......... .......... .......... .......... .......... 27% 216M 10s Step #1: 609150K .......... .......... .......... .......... .......... 27% 163M 10s Step #1: 609200K .......... .......... .......... .......... .......... 27% 128M 10s Step #1: 609250K .......... .......... .......... .......... .......... 27% 200M 10s Step #1: 609300K .......... .......... .......... .......... .......... 27% 203M 10s Step #1: 609350K .......... .......... .......... .......... .......... 27% 165M 10s Step #1: 609400K .......... .......... .......... .......... .......... 27% 177M 10s Step #1: 609450K .......... .......... .......... .......... .......... 27% 192M 10s Step #1: 609500K .......... .......... .......... .......... .......... 27% 205M 10s Step #1: 609550K .......... .......... .......... .......... .......... 27% 164M 10s Step #1: 609600K .......... .......... .......... .......... .......... 27% 212M 10s Step #1: 609650K .......... .......... .......... .......... .......... 27% 205M 10s Step #1: 609700K .......... .......... .......... .......... .......... 27% 185M 10s Step #1: 609750K .......... .......... .......... .......... .......... 27% 181M 10s Step #1: 609800K .......... .......... .......... .......... .......... 27% 217M 10s Step #1: 609850K .......... .......... .......... .......... .......... 27% 199M 10s Step #1: 609900K .......... .......... .......... .......... .......... 27% 191M 10s Step #1: 609950K .......... .......... .......... .......... .......... 27% 133M 10s Step #1: 610000K .......... .......... .......... .......... .......... 27% 210M 10s Step #1: 610050K .......... .......... .......... .......... .......... 27% 199M 10s Step #1: 610100K .......... .......... .......... .......... .......... 27% 206M 10s Step #1: 610150K .......... .......... .......... .......... .......... 27% 172M 10s Step #1: 610200K .......... .......... .......... .......... .......... 27% 183M 10s Step #1: 610250K .......... .......... .......... .......... .......... 27% 198M 10s Step #1: 610300K .......... .......... .......... .......... .......... 27% 204M 10s Step #1: 610350K .......... .......... .......... .......... .......... 27% 163M 10s Step #1: 610400K .......... .......... .......... .......... .......... 27% 180M 10s Step #1: 610450K .......... .......... .......... .......... .......... 27% 177M 10s Step #1: 610500K .......... .......... .......... .......... .......... 27% 185M 10s Step #1: 610550K .......... .......... .......... .......... .......... 27% 187M 10s Step #1: 610600K .......... .......... .......... .......... .......... 27% 192M 10s Step #1: 610650K .......... .......... .......... .......... .......... 27% 209M 10s Step #1: 610700K .......... .......... .......... .......... .......... 27% 183M 10s Step #1: 610750K .......... .......... .......... .......... .......... 27% 161M 10s Step #1: 610800K .......... .......... .......... .......... .......... 27% 196M 10s Step #1: 610850K .......... .......... .......... .......... .......... 27% 196M 10s Step #1: 610900K .......... .......... .......... .......... .......... 27% 225M 10s Step #1: 610950K .......... .......... .......... .......... .......... 27% 185M 10s Step #1: 611000K .......... .......... .......... .......... .......... 27% 63.8M 10s Step #1: 611050K .......... .......... .......... .......... .......... 27% 205M 10s Step #1: 611100K .......... .......... .......... .......... .......... 27% 208M 10s Step #1: 611150K .......... .......... .......... .......... .......... 27% 178M 10s Step #1: 611200K .......... .......... .......... .......... .......... 27% 232M 10s Step #1: 611250K .......... .......... .......... .......... .......... 27% 195M 10s Step #1: 611300K .......... .......... .......... .......... .......... 27% 194M 10s Step #1: 611350K .......... .......... .......... .......... .......... 27% 166M 10s Step #1: 611400K .......... .......... .......... .......... .......... 27% 204M 10s Step #1: 611450K .......... .......... .......... .......... .......... 27% 204M 10s Step #1: 611500K .......... .......... .......... .......... .......... 27% 164M 10s Step #1: 611550K .......... .......... .......... .......... .......... 27% 159M 10s Step #1: 611600K .......... .......... .......... .......... .......... 27% 208M 10s Step #1: 611650K .......... .......... .......... .......... .......... 27% 210M 10s Step #1: 611700K .......... .......... .......... .......... .......... 27% 207M 10s Step #1: 611750K .......... .......... .......... .......... .......... 27% 166M 10s Step #1: 611800K .......... .......... .......... .......... .......... 27% 190M 10s Step #1: 611850K .......... .......... .......... .......... .......... 27% 203M 10s Step #1: 611900K .......... .......... .......... .......... .......... 27% 206M 10s Step #1: 611950K .......... .......... .......... .......... .......... 27% 172M 10s Step #1: 612000K .......... .......... .......... .......... .......... 27% 196M 10s Step #1: 612050K .......... .......... .......... .......... .......... 27% 202M 10s Step #1: 612100K .......... .......... .......... .......... .......... 27% 199M 10s Step #1: 612150K .......... .......... .......... .......... .......... 27% 179M 10s Step #1: 612200K .......... .......... .......... .......... .......... 27% 202M 10s Step #1: 612250K .......... .......... .......... .......... .......... 27% 149M 10s Step #1: 612300K .......... .......... .......... .......... .......... 27% 210M 10s Step #1: 612350K .......... .......... .......... .......... .......... 27% 182M 10s Step #1: 612400K .......... .......... .......... .......... .......... 27% 203M 10s Step #1: 612450K .......... .......... .......... .......... .......... 27% 206M 10s Step #1: 612500K .......... .......... .......... .......... .......... 27% 191M 10s Step #1: 612550K .......... .......... .......... .......... .......... 27% 173M 10s Step #1: 612600K .......... .......... .......... .......... .......... 27% 203M 10s Step #1: 612650K .......... .......... .......... .......... .......... 27% 203M 10s Step #1: 612700K .......... .......... .......... .......... .......... 27% 203M 10s Step #1: 612750K .......... .......... .......... .......... .......... 27% 184M 10s Step #1: 612800K .......... .......... .......... .......... .......... 27% 200M 10s Step #1: 612850K .......... .......... .......... .......... .......... 27% 199M 10s Step #1: 612900K .......... .......... .......... .......... .......... 27% 193M 10s Step #1: 612950K .......... .......... .......... .......... .......... 27% 145M 10s Step #1: 613000K .......... .......... .......... .......... .......... 27% 194M 10s Step #1: 613050K .......... .......... .......... .......... .......... 27% 69.1M 10s Step #1: 613100K .......... .......... .......... .......... .......... 27% 225M 10s Step #1: 613150K .......... .......... .......... .......... .......... 27% 177M 10s Step #1: 613200K .......... .......... .......... .......... .......... 27% 210M 10s Step #1: 613250K .......... .......... .......... .......... .......... 27% 189M 10s Step #1: 613300K .......... .......... .......... .......... .......... 27% 213M 10s Step #1: 613350K .......... .......... .......... .......... .......... 27% 193M 10s Step #1: 613400K .......... .......... .......... .......... .......... 27% 220M 10s Step #1: 613450K .......... .......... .......... .......... .......... 27% 188M 10s Step #1: 613500K .......... .......... .......... .......... .......... 27% 201M 10s Step #1: 613550K .......... .......... .......... .......... .......... 27% 156M 10s Step #1: 613600K .......... .......... .......... .......... .......... 27% 190M 10s Step #1: 613650K .......... .......... .......... .......... .......... 27% 207M 10s Step #1: 613700K .......... .......... .......... .......... .......... 27% 208M 10s Step #1: 613750K .......... .......... .......... .......... .......... 27% 185M 10s Step #1: 613800K .......... .......... .......... .......... .......... 27% 204M 10s Step #1: 613850K .......... .......... .......... .......... .......... 27% 189M 10s Step #1: 613900K .......... .......... .......... .......... .......... 27% 187M 10s Step #1: 613950K .......... .......... .......... .......... .......... 27% 160M 10s Step #1: 614000K .......... .......... .......... .......... .......... 27% 192M 10s Step #1: 614050K .......... .......... .......... .......... .......... 27% 199M 10s Step #1: 614100K .......... .......... .......... .......... .......... 27% 210M 10s Step #1: 614150K .......... .......... .......... .......... .......... 27% 179M 10s Step #1: 614200K .......... .......... .......... .......... .......... 27% 183M 10s Step #1: 614250K .......... .......... .......... .......... .......... 27% 216M 10s Step #1: 614300K .......... .......... .......... .......... .......... 27% 199M 10s Step #1: 614350K .......... .......... .......... .......... .......... 27% 177M 10s Step #1: 614400K .......... .......... .......... .......... .......... 27% 192M 10s Step #1: 614450K .......... .......... .......... .......... .......... 27% 178M 10s Step #1: 614500K .......... .......... .......... .......... .......... 27% 195M 10s Step #1: 614550K .......... .......... .......... .......... .......... 27% 189M 10s Step #1: 614600K .......... .......... .......... .......... .......... 27% 189M 10s Step #1: 614650K .......... .......... .......... .......... .......... 27% 217M 10s Step #1: 614700K .......... .......... .......... .......... .......... 27% 204M 10s Step #1: 614750K .......... .......... .......... .......... .......... 27% 176M 10s Step #1: 614800K .......... .......... .......... .......... .......... 27% 169M 10s Step #1: 614850K .......... .......... .......... .......... .......... 27% 203M 10s Step #1: 614900K .......... .......... .......... .......... .......... 27% 211M 10s Step #1: 614950K .......... .......... .......... .......... .......... 27% 166M 10s Step #1: 615000K .......... .......... .......... .......... .......... 27% 187M 10s Step #1: 615050K .......... .......... .......... .......... .......... 27% 206M 10s Step #1: 615100K .......... .......... .......... .......... .......... 27% 196M 10s Step #1: 615150K .......... .......... .......... .......... .......... 27% 170M 10s Step #1: 615200K .......... .......... .......... .......... .......... 27% 201M 10s Step #1: 615250K .......... .......... .......... .......... .......... 27% 66.6M 10s Step #1: 615300K .......... .......... .......... .......... .......... 27% 216M 10s Step #1: 615350K .......... .......... .......... .......... .......... 27% 178M 10s Step #1: 615400K .......... .......... .......... .......... .......... 27% 196M 10s Step #1: 615450K .......... .......... .......... .......... .......... 27% 201M 10s Step #1: 615500K .......... .......... .......... .......... .......... 27% 113M 10s Step #1: 615550K .......... .......... .......... .......... .......... 27% 165M 10s Step #1: 615600K .......... .......... .......... .......... .......... 27% 211M 10s Step #1: 615650K .......... .......... .......... .......... .......... 27% 149M 10s Step #1: 615700K .......... .......... .......... .......... .......... 27% 137M 10s Step #1: 615750K .......... .......... .......... .......... .......... 27% 70.6M 10s Step #1: 615800K .......... .......... .......... .......... .......... 27% 187M 10s Step #1: 615850K .......... .......... .......... .......... .......... 27% 166M 10s Step #1: 615900K .......... .......... .......... .......... .......... 27% 203M 10s Step #1: 615950K .......... .......... .......... .......... .......... 27% 158M 10s Step #1: 616000K .......... .......... .......... .......... .......... 27% 183M 10s Step #1: 616050K .......... .......... .......... .......... .......... 27% 183M 10s Step #1: 616100K .......... .......... .......... .......... .......... 27% 192M 10s Step #1: 616150K .......... .......... .......... .......... .......... 27% 163M 10s Step #1: 616200K .......... .......... .......... .......... .......... 27% 182M 10s Step #1: 616250K .......... .......... .......... .......... .......... 27% 183M 10s Step #1: 616300K .......... .......... .......... .......... .......... 27% 193M 10s Step #1: 616350K .......... .......... .......... .......... .......... 27% 156M 10s Step #1: 616400K .......... .......... .......... .......... .......... 27% 185M 10s Step #1: 616450K .......... .......... .......... .......... .......... 27% 189M 10s Step #1: 616500K .......... .......... .......... .......... .......... 27% 162M 10s Step #1: 616550K .......... .......... .......... .......... .......... 27% 150M 10s Step #1: 616600K .......... .......... .......... .......... .......... 27% 172M 10s Step #1: 616650K .......... .......... .......... .......... .......... 27% 209M 10s Step #1: 616700K .......... .......... .......... .......... .......... 27% 206M 10s Step #1: 616750K .......... .......... .......... .......... .......... 27% 178M 10s Step #1: 616800K .......... .......... .......... .......... .......... 27% 204M 10s Step #1: 616850K .......... .......... .......... .......... .......... 27% 174M 10s Step #1: 616900K .......... .......... .......... .......... .......... 27% 220M 10s Step #1: 616950K .......... .......... .......... .......... .......... 27% 168M 10s Step #1: 617000K .......... .......... .......... .......... .......... 27% 193M 10s Step #1: 617050K .......... .......... .......... .......... .......... 27% 184M 10s Step #1: 617100K .......... .......... .......... .......... .......... 27% 198M 10s Step #1: 617150K .......... .......... .......... .......... .......... 27% 139M 10s Step #1: 617200K .......... .......... .......... .......... .......... 27% 189M 10s Step #1: 617250K .......... .......... .......... .......... .......... 27% 196M 10s Step #1: 617300K .......... .......... .......... .......... .......... 27% 69.7M 10s Step #1: 617350K .......... .......... .......... .......... .......... 27% 167M 10s Step #1: 617400K .......... .......... .......... .......... .......... 27% 190M 10s Step #1: 617450K .......... .......... .......... .......... .......... 27% 175M 10s Step #1: 617500K .......... .......... .......... .......... .......... 27% 187M 10s Step #1: 617550K .......... .......... .......... .......... .......... 27% 166M 10s Step #1: 617600K .......... .......... .......... .......... .......... 27% 188M 10s Step #1: 617650K .......... .......... .......... .......... .......... 27% 218M 10s Step #1: 617700K .......... .......... .......... .......... .......... 27% 192M 10s Step #1: 617750K .......... .......... .......... .......... .......... 27% 170M 10s Step #1: 617800K .......... .......... .......... .......... .......... 27% 199M 10s Step #1: 617850K .......... .......... .......... .......... .......... 27% 205M 10s Step #1: 617900K .......... .......... .......... .......... .......... 27% 180M 10s Step #1: 617950K .......... .......... .......... .......... .......... 27% 176M 10s Step #1: 618000K .......... .......... .......... .......... .......... 27% 194M 10s Step #1: 618050K .......... .......... .......... .......... .......... 27% 214M 10s Step #1: 618100K .......... .......... .......... .......... .......... 27% 199M 10s Step #1: 618150K .......... .......... .......... .......... .......... 27% 164M 10s Step #1: 618200K .......... .......... .......... .......... .......... 27% 206M 10s Step #1: 618250K .......... .......... .......... .......... .......... 27% 204M 10s Step #1: 618300K .......... .......... .......... .......... .......... 27% 199M 10s Step #1: 618350K .......... .......... .......... .......... .......... 27% 162M 10s Step #1: 618400K .......... .......... .......... .......... .......... 27% 178M 10s Step #1: 618450K .......... .......... .......... .......... .......... 27% 187M 10s Step #1: 618500K .......... .......... .......... .......... .......... 27% 192M 10s Step #1: 618550K .......... .......... .......... .......... .......... 27% 165M 10s Step #1: 618600K .......... .......... .......... .......... .......... 27% 207M 10s Step #1: 618650K .......... .......... .......... .......... .......... 27% 191M 10s Step #1: 618700K .......... .......... .......... .......... .......... 27% 202M 10s Step #1: 618750K .......... .......... .......... .......... .......... 27% 106M 10s Step #1: 618800K .......... .......... .......... .......... .......... 27% 201M 10s Step #1: 618850K .......... .......... .......... .......... .......... 27% 211M 10s Step #1: 618900K .......... .......... .......... .......... .......... 27% 192M 10s Step #1: 618950K .......... .......... .......... .......... .......... 27% 185M 10s Step #1: 619000K .......... .......... .......... .......... .......... 27% 190M 10s Step #1: 619050K .......... .......... .......... .......... .......... 27% 187M 10s Step #1: 619100K .......... .......... .......... .......... .......... 27% 203M 10s Step #1: 619150K .......... .......... .......... .......... .......... 27% 177M 10s Step #1: 619200K .......... .......... .......... .......... .......... 27% 184M 10s Step #1: 619250K .......... .......... .......... .......... .......... 27% 197M 10s Step #1: 619300K .......... .......... .......... .......... .......... 27% 199M 10s Step #1: 619350K .......... .......... .......... .......... .......... 27% 56.8M 10s Step #1: 619400K .......... .......... .......... .......... .......... 27% 182M 10s Step #1: 619450K .......... .......... .......... .......... .......... 27% 193M 10s Step #1: 619500K .......... .......... .......... .......... .......... 27% 199M 10s Step #1: 619550K .......... .......... .......... .......... .......... 27% 179M 10s Step #1: 619600K .......... .......... .......... .......... .......... 27% 195M 10s Step #1: 619650K .......... .......... .......... .......... .......... 27% 203M 10s Step #1: 619700K .......... .......... .......... .......... .......... 27% 188M 10s Step #1: 619750K .......... .......... .......... .......... .......... 27% 181M 10s Step #1: 619800K .......... .......... .......... .......... .......... 27% 197M 10s Step #1: 619850K .......... .......... .......... .......... .......... 27% 196M 10s Step #1: 619900K .......... .......... .......... .......... .......... 27% 191M 10s Step #1: 619950K .......... .......... .......... .......... .......... 27% 146M 10s Step #1: 620000K .......... .......... .......... .......... .......... 27% 187M 10s Step #1: 620050K .......... .......... .......... .......... .......... 27% 187M 10s Step #1: 620100K .......... .......... .......... .......... .......... 27% 199M 10s Step #1: 620150K .......... .......... .......... .......... .......... 27% 177M 10s Step #1: 620200K .......... .......... .......... .......... .......... 27% 196M 10s Step #1: 620250K .......... .......... .......... .......... .......... 27% 200M 10s Step #1: 620300K .......... .......... .......... .......... .......... 27% 182M 10s Step #1: 620350K .......... .......... .......... .......... .......... 27% 182M 10s Step #1: 620400K .......... .......... .......... .......... .......... 27% 194M 10s Step #1: 620450K .......... .......... .......... .......... .......... 27% 104M 10s Step #1: 620500K .......... .......... .......... .......... .......... 27% 231M 10s Step #1: 620550K .......... .......... .......... .......... .......... 27% 177M 10s Step #1: 620600K .......... .......... .......... .......... .......... 27% 198M 10s Step #1: 620650K .......... .......... .......... .......... .......... 27% 234M 10s Step #1: 620700K .......... .......... .......... .......... .......... 27% 227M 10s Step #1: 620750K .......... .......... .......... .......... .......... 27% 204M 10s Step #1: 620800K .......... .......... .......... .......... .......... 27% 229M 10s Step #1: 620850K .......... .......... .......... .......... .......... 27% 106M 10s Step #1: 620900K .......... .......... .......... .......... .......... 27% 164M 10s Step #1: 620950K .......... .......... .......... .......... .......... 27% 178M 10s Step #1: 621000K .......... .......... .......... .......... .......... 27% 159M 10s Step #1: 621050K .......... .......... .......... .......... .......... 27% 194M 10s Step #1: 621100K .......... .......... .......... .......... .......... 27% 193M 10s Step #1: 621150K .......... .......... .......... .......... .......... 27% 122M 10s Step #1: 621200K .......... .......... .......... .......... .......... 27% 176M 10s Step #1: 621250K .......... .......... .......... .......... .......... 27% 177M 10s Step #1: 621300K .......... .......... .......... .......... .......... 27% 175M 10s Step #1: 621350K .......... .......... .......... .......... .......... 27% 154M 10s Step #1: 621400K .......... .......... .......... .......... .......... 27% 216M 10s Step #1: 621450K .......... .......... .......... .......... .......... 27% 181M 10s Step #1: 621500K .......... .......... .......... .......... .......... 27% 191M 10s Step #1: 621550K .......... .......... .......... .......... .......... 27% 166M 10s Step #1: 621600K .......... .......... .......... .......... .......... 27% 196M 10s Step #1: 621650K .......... .......... .......... .......... .......... 27% 205M 10s Step #1: 621700K .......... .......... .......... .......... .......... 27% 190M 10s Step #1: 621750K .......... .......... .......... .......... .......... 27% 152M 10s Step #1: 621800K .......... .......... .......... .......... .......... 27% 189M 10s Step #1: 621850K .......... .......... .......... .......... .......... 27% 199M 10s Step #1: 621900K .......... .......... .......... .......... .......... 27% 183M 10s Step #1: 621950K .......... .......... .......... .......... .......... 27% 165M 10s Step #1: 622000K .......... .......... .......... .......... .......... 27% 196M 10s Step #1: 622050K .......... .......... .......... .......... .......... 27% 200M 10s Step #1: 622100K .......... .......... .......... .......... .......... 27% 178M 10s Step #1: 622150K .......... .......... .......... .......... .......... 27% 167M 10s Step #1: 622200K .......... .......... .......... .......... .......... 27% 180M 10s Step #1: 622250K .......... .......... .......... .......... .......... 27% 166M 10s Step #1: 622300K .......... .......... .......... .......... .......... 27% 202M 10s Step #1: 622350K .......... .......... .......... .......... .......... 27% 170M 10s Step #1: 622400K .......... .......... .......... .......... .......... 27% 189M 10s Step #1: 622450K .......... .......... .......... .......... .......... 27% 182M 10s Step #1: 622500K .......... .......... .......... .......... .......... 27% 169M 10s Step #1: 622550K .......... .......... .......... .......... .......... 27% 63.5M 10s Step #1: 622600K .......... .......... .......... .......... .......... 27% 205M 10s Step #1: 622650K .......... .......... .......... .......... .......... 27% 202M 10s Step #1: 622700K .......... .......... .......... .......... .......... 27% 191M 10s Step #1: 622750K .......... .......... .......... .......... .......... 27% 165M 10s Step #1: 622800K .......... .......... .......... .......... .......... 27% 218M 10s Step #1: 622850K .......... .......... .......... .......... .......... 27% 203M 10s Step #1: 622900K .......... .......... .......... .......... .......... 27% 196M 10s Step #1: 622950K .......... .......... .......... .......... .......... 27% 168M 10s Step #1: 623000K .......... .......... .......... .......... .......... 27% 193M 10s Step #1: 623050K .......... .......... .......... .......... .......... 27% 204M 10s Step #1: 623100K .......... .......... .......... .......... .......... 27% 180M 10s Step #1: 623150K .......... .......... .......... .......... .......... 27% 174M 10s Step #1: 623200K .......... .......... .......... .......... .......... 27% 199M 10s Step #1: 623250K .......... .......... .......... .......... .......... 27% 186M 10s Step #1: 623300K .......... .......... .......... .......... .......... 27% 171M 10s Step #1: 623350K .......... .......... .......... .......... .......... 27% 178M 10s Step #1: 623400K .......... .......... .......... .......... .......... 27% 207M 10s Step #1: 623450K .......... .......... .......... .......... .......... 27% 202M 10s Step #1: 623500K .......... .......... .......... .......... .......... 27% 193M 10s Step #1: 623550K .......... .......... .......... .......... .......... 27% 156M 10s Step #1: 623600K .......... .......... .......... .......... .......... 27% 185M 10s Step #1: 623650K .......... .......... .......... .......... .......... 27% 213M 10s Step #1: 623700K .......... .......... .......... .......... .......... 27% 183M 10s Step #1: 623750K .......... .......... .......... .......... .......... 27% 178M 10s Step #1: 623800K .......... .......... .......... .......... .......... 27% 200M 10s Step #1: 623850K .......... .......... .......... .......... .......... 27% 218M 10s Step #1: 623900K .......... .......... .......... .......... .......... 27% 216M 10s Step #1: 623950K .......... .......... .......... .......... .......... 27% 183M 10s Step #1: 624000K .......... .......... .......... .......... .......... 27% 182M 10s Step #1: 624050K .......... .......... .......... .......... .......... 27% 181M 10s Step #1: 624100K .......... .......... .......... .......... .......... 27% 203M 10s Step #1: 624150K .......... .......... .......... .......... .......... 27% 182M 10s Step #1: 624200K .......... .......... .......... .......... .......... 27% 199M 10s Step #1: 624250K .......... .......... .......... .......... .......... 27% 208M 10s Step #1: 624300K .......... .......... .......... .......... .......... 27% 179M 10s Step #1: 624350K .......... .......... .......... .......... .......... 27% 183M 10s Step #1: 624400K .......... .......... .......... .......... .......... 27% 195M 10s Step #1: 624450K .......... .......... .......... .......... .......... 27% 205M 10s Step #1: 624500K .......... .......... .......... .......... .......... 27% 193M 10s Step #1: 624550K .......... .......... .......... .......... .......... 27% 179M 10s Step #1: 624600K .......... .......... .......... .......... .......... 27% 64.9M 10s Step #1: 624650K .......... .......... .......... .......... .......... 27% 215M 10s Step #1: 624700K .......... .......... .......... .......... .......... 27% 210M 10s Step #1: 624750K .......... .......... .......... .......... .......... 27% 179M 10s Step #1: 624800K .......... .......... .......... .......... .......... 27% 182M 10s Step #1: 624850K .......... .......... .......... .......... .......... 27% 210M 10s Step #1: 624900K .......... .......... .......... .......... .......... 27% 212M 10s Step #1: 624950K .......... .......... .......... .......... .......... 27% 181M 10s Step #1: 625000K .......... .......... .......... .......... .......... 27% 198M 10s Step #1: 625050K .......... .......... .......... .......... .......... 27% 198M 10s Step #1: 625100K .......... .......... .......... .......... .......... 27% 208M 10s Step #1: 625150K .......... .......... .......... .......... .......... 27% 177M 10s Step #1: 625200K .......... .......... .......... .......... .......... 27% 176M 10s Step #1: 625250K .......... .......... .......... .......... .......... 27% 196M 10s Step #1: 625300K .......... .......... .......... .......... .......... 27% 193M 10s Step #1: 625350K .......... .......... .......... .......... .......... 27% 184M 10s Step #1: 625400K .......... .......... .......... .......... .......... 27% 197M 10s Step #1: 625450K .......... .......... .......... .......... .......... 27% 195M 10s Step #1: 625500K .......... .......... .......... .......... .......... 27% 201M 10s Step #1: 625550K .......... .......... .......... .......... .......... 27% 184M 10s Step #1: 625600K .......... .......... .......... .......... .......... 27% 185M 10s Step #1: 625650K .......... .......... .......... .......... .......... 27% 196M 10s Step #1: 625700K .......... .......... .......... .......... .......... 27% 201M 10s Step #1: 625750K .......... .......... .......... .......... .......... 27% 187M 10s Step #1: 625800K .......... .......... .......... .......... .......... 27% 214M 10s Step #1: 625850K .......... .......... .......... .......... .......... 27% 209M 10s Step #1: 625900K .......... .......... .......... .......... .......... 27% 213M 10s Step #1: 625950K .......... .......... .......... .......... .......... 27% 174M 10s Step #1: 626000K .......... .......... .......... .......... .......... 27% 204M 10s Step #1: 626050K .......... .......... .......... .......... .......... 27% 215M 10s Step #1: 626100K .......... .......... .......... .......... .......... 27% 198M 10s Step #1: 626150K .......... .......... .......... .......... .......... 27% 180M 10s Step #1: 626200K .......... .......... .......... .......... .......... 27% 174M 10s Step #1: 626250K .......... .......... .......... .......... .......... 27% 187M 10s Step #1: 626300K .......... .......... .......... .......... .......... 27% 207M 10s Step #1: 626350K .......... .......... .......... .......... .......... 27% 171M 10s Step #1: 626400K .......... .......... .......... .......... .......... 27% 227M 10s Step #1: 626450K .......... .......... .......... .......... .......... 27% 220M 10s Step #1: 626500K .......... .......... .......... .......... .......... 27% 212M 10s Step #1: 626550K .......... .......... .......... .......... .......... 27% 167M 10s Step #1: 626600K .......... .......... .......... .......... .......... 27% 181M 10s Step #1: 626650K .......... .......... .......... .......... .......... 27% 66.3M 10s Step #1: 626700K .......... .......... .......... .......... .......... 27% 175M 10s Step #1: 626750K .......... .......... .......... .......... .......... 27% 176M 10s Step #1: 626800K .......... .......... .......... .......... .......... 27% 209M 10s Step #1: 626850K .......... .......... .......... .......... .......... 27% 196M 10s Step #1: 626900K .......... .......... .......... .......... .......... 27% 208M 10s Step #1: 626950K .......... .......... .......... .......... .......... 27% 177M 10s Step #1: 627000K .......... .......... .......... .......... .......... 27% 207M 10s Step #1: 627050K .......... .......... .......... .......... .......... 27% 193M 10s Step #1: 627100K .......... .......... .......... .......... .......... 27% 192M 10s Step #1: 627150K .......... .......... .......... .......... .......... 27% 159M 10s Step #1: 627200K .......... .......... .......... .......... .......... 27% 187M 10s Step #1: 627250K .......... .......... .......... .......... .......... 27% 191M 10s Step #1: 627300K .......... .......... .......... .......... .......... 27% 195M 10s Step #1: 627350K .......... .......... .......... .......... .......... 27% 171M 10s Step #1: 627400K .......... .......... .......... .......... .......... 27% 190M 10s Step #1: 627450K .......... .......... .......... .......... .......... 27% 182M 10s Step #1: 627500K .......... .......... .......... .......... .......... 27% 200M 10s Step #1: 627550K .......... .......... .......... .......... .......... 27% 164M 10s Step #1: 627600K .......... .......... .......... .......... .......... 27% 172M 10s Step #1: 627650K .......... .......... .......... .......... .......... 27% 213M 10s Step #1: 627700K .......... .......... .......... .......... .......... 27% 201M 10s Step #1: 627750K .......... .......... .......... .......... .......... 27% 113M 10s Step #1: 627800K .......... .......... .......... .......... .......... 27% 227M 10s Step #1: 627850K .......... .......... .......... .......... .......... 27% 192M 10s Step #1: 627900K .......... .......... .......... .......... .......... 27% 186M 10s Step #1: 627950K .......... .......... .......... .......... .......... 27% 168M 10s Step #1: 628000K .......... .......... .......... .......... .......... 27% 185M 10s Step #1: 628050K .......... .......... .......... .......... .......... 27% 178M 10s Step #1: 628100K .......... .......... .......... .......... .......... 27% 198M 10s Step #1: 628150K .......... .......... .......... .......... .......... 27% 168M 10s Step #1: 628200K .......... .......... .......... .......... .......... 27% 193M 10s Step #1: 628250K .......... .......... .......... .......... .......... 27% 185M 10s Step #1: 628300K .......... .......... .......... .......... .......... 27% 205M 10s Step #1: 628350K .......... .......... .......... .......... .......... 27% 179M 10s Step #1: 628400K .......... .......... .......... .......... .......... 27% 180M 10s Step #1: 628450K .......... .......... .......... .......... .......... 27% 183M 10s Step #1: 628500K .......... .......... .......... .......... .......... 27% 184M 10s Step #1: 628550K .......... .......... .......... .......... .......... 27% 189M 10s Step #1: 628600K .......... .......... .......... .......... .......... 27% 182M 10s Step #1: 628650K .......... .......... .......... .......... .......... 27% 181M 10s Step #1: 628700K .......... .......... .......... .......... .......... 27% 65.8M 10s Step #1: 628750K .......... .......... .......... .......... .......... 27% 156M 10s Step #1: 628800K .......... .......... .......... .......... .......... 27% 201M 10s Step #1: 628850K .......... .......... .......... .......... .......... 27% 199M 10s Step #1: 628900K .......... .......... .......... .......... .......... 27% 196M 10s Step #1: 628950K .......... .......... .......... .......... .......... 27% 179M 10s Step #1: 629000K .......... .......... .......... .......... .......... 27% 180M 10s Step #1: 629050K .......... .......... .......... .......... .......... 27% 235M 10s Step #1: 629100K .......... .......... .......... .......... .......... 27% 202M 10s Step #1: 629150K .......... .......... .......... .......... .......... 27% 163M 10s Step #1: 629200K .......... .......... .......... .......... .......... 27% 195M 10s Step #1: 629250K .......... .......... .......... .......... .......... 27% 211M 10s Step #1: 629300K .......... .......... .......... .......... .......... 27% 201M 10s Step #1: 629350K .......... .......... .......... .......... .......... 27% 179M 10s Step #1: 629400K .......... .......... .......... .......... .......... 27% 169M 10s Step #1: 629450K .......... .......... .......... .......... .......... 27% 212M 10s Step #1: 629500K .......... .......... .......... .......... .......... 27% 203M 10s Step #1: 629550K .......... .......... .......... .......... .......... 27% 184M 10s Step #1: 629600K .......... .......... .......... .......... .......... 27% 216M 10s Step #1: 629650K .......... .......... .......... .......... .......... 27% 169M 10s Step #1: 629700K .......... .......... .......... .......... .......... 27% 203M 10s Step #1: 629750K .......... .......... .......... .......... .......... 27% 165M 10s Step #1: 629800K .......... .......... .......... .......... .......... 27% 209M 10s Step #1: 629850K .......... .......... .......... .......... .......... 27% 214M 10s Step #1: 629900K .......... .......... .......... .......... .......... 27% 210M 10s Step #1: 629950K .......... .......... .......... .......... .......... 27% 150M 10s Step #1: 630000K .......... .......... .......... .......... .......... 27% 207M 10s Step #1: 630050K .......... .......... .......... .......... .......... 27% 207M 10s Step #1: 630100K .......... .......... .......... .......... .......... 27% 197M 10s Step #1: 630150K .......... .......... .......... .......... .......... 27% 186M 10s Step #1: 630200K .......... .......... .......... .......... .......... 27% 193M 10s Step #1: 630250K .......... .......... .......... .......... .......... 27% 201M 10s Step #1: 630300K .......... .......... .......... .......... .......... 27% 201M 10s Step #1: 630350K .......... .......... .......... .......... .......... 27% 151M 10s Step #1: 630400K .......... .......... .......... .......... .......... 27% 189M 10s Step #1: 630450K .......... .......... .......... .......... .......... 27% 182M 10s Step #1: 630500K .......... .......... .......... .......... .......... 27% 179M 10s Step #1: 630550K .......... .......... .......... .......... .......... 27% 177M 10s Step #1: 630600K .......... .......... .......... .......... .......... 27% 201M 10s Step #1: 630650K .......... .......... .......... .......... .......... 27% 201M 10s Step #1: 630700K .......... .......... .......... .......... .......... 27% 197M 10s Step #1: 630750K .......... .......... .......... .......... .......... 27% 64.7M 10s Step #1: 630800K .......... .......... .......... .......... .......... 28% 207M 10s Step #1: 630850K .......... .......... .......... .......... .......... 28% 222M 10s Step #1: 630900K .......... .......... .......... .......... .......... 28% 220M 10s Step #1: 630950K .......... .......... .......... .......... .......... 28% 157M 10s Step #1: 631000K .......... .......... .......... .......... .......... 28% 203M 10s Step #1: 631050K .......... .......... .......... .......... .......... 28% 198M 10s Step #1: 631100K .......... .......... .......... .......... .......... 28% 216M 10s Step #1: 631150K .......... .......... .......... .......... .......... 28% 177M 10s Step #1: 631200K .......... .......... .......... .......... .......... 28% 196M 10s Step #1: 631250K .......... .......... .......... .......... .......... 28% 223M 10s Step #1: 631300K .......... .......... .......... .......... .......... 28% 217M 10s Step #1: 631350K .......... .......... .......... .......... .......... 28% 170M 10s Step #1: 631400K .......... .......... .......... .......... .......... 28% 216M 10s Step #1: 631450K .......... .......... .......... .......... .......... 28% 201M 10s Step #1: 631500K .......... .......... .......... .......... .......... 28% 221M 10s Step #1: 631550K .......... .......... .......... .......... .......... 28% 173M 10s Step #1: 631600K .......... .......... .......... .......... .......... 28% 199M 10s Step #1: 631650K .......... .......... .......... .......... .......... 28% 208M 10s Step #1: 631700K .......... .......... .......... .......... .......... 28% 195M 10s Step #1: 631750K .......... .......... .......... .......... .......... 28% 174M 10s Step #1: 631800K .......... .......... .......... .......... .......... 28% 209M 10s Step #1: 631850K .......... .......... .......... .......... .......... 28% 203M 10s Step #1: 631900K .......... .......... .......... .......... .......... 28% 189M 10s Step #1: 631950K .......... .......... .......... .......... .......... 28% 173M 10s Step #1: 632000K .......... .......... .......... .......... .......... 28% 195M 10s Step #1: 632050K .......... .......... .......... .......... .......... 28% 194M 10s Step #1: 632100K .......... .......... .......... .......... .......... 28% 207M 10s Step #1: 632150K .......... .......... .......... .......... .......... 28% 173M 10s Step #1: 632200K .......... .......... .......... .......... .......... 28% 207M 10s Step #1: 632250K .......... .......... .......... .......... .......... 28% 176M 10s Step #1: 632300K .......... .......... .......... .......... .......... 28% 193M 10s Step #1: 632350K .......... .......... .......... .......... .......... 28% 180M 10s Step #1: 632400K .......... .......... .......... .......... .......... 28% 193M 10s Step #1: 632450K .......... .......... .......... .......... .......... 28% 190M 10s Step #1: 632500K .......... .......... .......... .......... .......... 28% 162M 10s Step #1: 632550K .......... .......... .......... .......... .......... 28% 175M 10s Step #1: 632600K .......... .......... .......... .......... .......... 28% 200M 10s Step #1: 632650K .......... .......... .......... .......... .......... 28% 215M 10s Step #1: 632700K .......... .......... .......... .......... .......... 28% 175M 10s Step #1: 632750K .......... .......... .......... .......... .......... 28% 168M 10s Step #1: 632800K .......... .......... .......... .......... .......... 28% 68.8M 10s Step #1: 632850K .......... .......... .......... .......... .......... 28% 206M 10s Step #1: 632900K .......... .......... .......... .......... .......... 28% 187M 10s Step #1: 632950K .......... .......... .......... .......... .......... 28% 171M 10s Step #1: 633000K .......... .......... .......... .......... .......... 28% 192M 10s Step #1: 633050K .......... .......... .......... .......... .......... 28% 197M 10s Step #1: 633100K .......... .......... .......... .......... .......... 28% 191M 10s Step #1: 633150K .......... .......... .......... .......... .......... 28% 181M 10s Step #1: 633200K .......... .......... .......... .......... .......... 28% 233M 10s Step #1: 633250K .......... .......... .......... .......... .......... 28% 178M 10s Step #1: 633300K .......... .......... .......... .......... .......... 28% 195M 10s Step #1: 633350K .......... .......... .......... .......... .......... 28% 166M 10s Step #1: 633400K .......... .......... .......... .......... .......... 28% 206M 10s Step #1: 633450K .......... .......... .......... .......... .......... 28% 215M 10s Step #1: 633500K .......... .......... .......... .......... .......... 28% 166M 10s Step #1: 633550K .......... .......... .......... .......... .......... 28% 169M 10s Step #1: 633600K .......... .......... .......... .......... .......... 28% 193M 10s Step #1: 633650K .......... .......... .......... .......... .......... 28% 197M 10s Step #1: 633700K .......... .......... .......... .......... .......... 28% 192M 10s Step #1: 633750K .......... .......... .......... .......... .......... 28% 179M 10s Step #1: 633800K .......... .......... .......... .......... .......... 28% 171M 10s Step #1: 633850K .......... .......... .......... .......... .......... 28% 208M 10s Step #1: 633900K .......... .......... .......... .......... .......... 28% 205M 10s Step #1: 633950K .......... .......... .......... .......... .......... 28% 169M 10s Step #1: 634000K .......... .......... .......... .......... .......... 28% 188M 10s Step #1: 634050K .......... .......... .......... .......... .......... 28% 203M 10s Step #1: 634100K .......... .......... .......... .......... .......... 28% 193M 10s Step #1: 634150K .......... .......... .......... .......... .......... 28% 167M 10s Step #1: 634200K .......... .......... .......... .......... .......... 28% 183M 10s Step #1: 634250K .......... .......... .......... .......... .......... 28% 211M 10s Step #1: 634300K .......... .......... .......... .......... .......... 28% 193M 10s Step #1: 634350K .......... .......... .......... .......... .......... 28% 174M 10s Step #1: 634400K .......... .......... .......... .......... .......... 28% 191M 10s Step #1: 634450K .......... .......... .......... .......... .......... 28% 209M 10s Step #1: 634500K .......... .......... .......... .......... .......... 28% 218M 10s Step #1: 634550K .......... .......... .......... .......... .......... 28% 171M 10s Step #1: 634600K .......... .......... .......... .......... .......... 28% 192M 10s Step #1: 634650K .......... .......... .......... .......... .......... 28% 205M 10s Step #1: 634700K .......... .......... .......... .......... .......... 28% 206M 10s Step #1: 634750K .......... .......... .......... .......... .......... 28% 179M 10s Step #1: 634800K .......... .......... .......... .......... .......... 28% 191M 10s Step #1: 634850K .......... .......... .......... .......... .......... 28% 67.1M 10s Step #1: 634900K .......... .......... .......... .......... .......... 28% 218M 10s Step #1: 634950K .......... .......... .......... .......... .......... 28% 187M 10s Step #1: 635000K .......... .......... .......... .......... .......... 28% 200M 10s Step #1: 635050K .......... .......... .......... .......... .......... 28% 183M 10s Step #1: 635100K .......... .......... .......... .......... .......... 28% 195M 10s Step #1: 635150K .......... .......... .......... .......... .......... 28% 172M 10s Step #1: 635200K .......... .......... .......... .......... .......... 28% 198M 10s Step #1: 635250K .......... .......... .......... .......... .......... 28% 206M 10s Step #1: 635300K .......... .......... .......... .......... .......... 28% 192M 10s Step #1: 635350K .......... .......... .......... .......... .......... 28% 183M 10s Step #1: 635400K .......... .......... .......... .......... .......... 28% 180M 10s Step #1: 635450K .......... .......... .......... .......... .......... 28% 198M 10s Step #1: 635500K .......... .......... .......... .......... .......... 28% 188M 10s Step #1: 635550K .......... .......... .......... .......... .......... 28% 164M 10s Step #1: 635600K .......... .......... .......... .......... .......... 28% 193M 10s Step #1: 635650K .......... .......... .......... .......... .......... 28% 210M 10s Step #1: 635700K .......... .......... .......... .......... .......... 28% 197M 10s Step #1: 635750K .......... .......... .......... .......... .......... 28% 187M 10s Step #1: 635800K .......... .......... .......... .......... .......... 28% 191M 10s Step #1: 635850K .......... .......... .......... .......... .......... 28% 199M 10s Step #1: 635900K .......... .......... .......... .......... .......... 28% 174M 10s Step #1: 635950K .......... .......... .......... .......... .......... 28% 177M 10s Step #1: 636000K .......... .......... .......... .......... .......... 28% 202M 10s Step #1: 636050K .......... .......... .......... .......... .......... 28% 174M 10s Step #1: 636100K .......... .......... .......... .......... .......... 28% 202M 10s Step #1: 636150K .......... .......... .......... .......... .......... 28% 164M 10s Step #1: 636200K .......... .......... .......... .......... .......... 28% 207M 10s Step #1: 636250K .......... .......... .......... .......... .......... 28% 201M 10s Step #1: 636300K .......... .......... .......... .......... .......... 28% 203M 10s Step #1: 636350K .......... .......... .......... .......... .......... 28% 142M 10s Step #1: 636400K .......... .......... .......... .......... .......... 28% 205M 10s Step #1: 636450K .......... .......... .......... .......... .......... 28% 198M 10s Step #1: 636500K .......... .......... .......... .......... .......... 28% 199M 10s Step #1: 636550K .......... .......... .......... .......... .......... 28% 170M 10s Step #1: 636600K .......... .......... .......... .......... .......... 28% 196M 10s Step #1: 636650K .......... .......... .......... .......... .......... 28% 201M 10s Step #1: 636700K .......... .......... .......... .......... .......... 28% 214M 10s Step #1: 636750K .......... .......... .......... .......... .......... 28% 172M 10s Step #1: 636800K .......... .......... .......... .......... .......... 28% 206M 10s Step #1: 636850K .......... .......... .......... .......... .......... 28% 180M 10s Step #1: 636900K .......... .......... .......... .......... .......... 28% 66.8M 10s Step #1: 636950K .......... .......... .......... .......... .......... 28% 191M 10s Step #1: 637000K .......... .......... .......... .......... .......... 28% 204M 10s Step #1: 637050K .......... .......... .......... .......... .......... 28% 188M 10s Step #1: 637100K .......... .......... .......... .......... .......... 28% 196M 10s Step #1: 637150K .......... .......... .......... .......... .......... 28% 175M 10s Step #1: 637200K .......... .......... .......... .......... .......... 28% 211M 10s Step #1: 637250K .......... .......... .......... .......... .......... 28% 212M 10s Step #1: 637300K .......... .......... .......... .......... .......... 28% 181M 10s Step #1: 637350K .......... .......... .......... .......... .......... 28% 156M 10s Step #1: 637400K .......... .......... .......... .......... .......... 28% 200M 10s Step #1: 637450K .......... .......... .......... .......... .......... 28% 203M 10s Step #1: 637500K .......... .......... .......... .......... .......... 28% 206M 10s Step #1: 637550K .......... .......... .......... .......... .......... 28% 169M 10s Step #1: 637600K .......... .......... .......... .......... .......... 28% 198M 10s Step #1: 637650K .......... .......... .......... .......... .......... 28% 212M 10s Step #1: 637700K .......... .......... .......... .......... .......... 28% 213M 10s Step #1: 637750K .......... .......... .......... .......... .......... 28% 176M 10s Step #1: 637800K .......... .......... .......... .......... .......... 28% 186M 10s Step #1: 637850K .......... .......... .......... .......... .......... 28% 183M 10s Step #1: 637900K .......... .......... .......... .......... .......... 28% 207M 10s Step #1: 637950K .......... .......... .......... .......... .......... 28% 162M 10s Step #1: 638000K .......... .......... .......... .......... .......... 28% 192M 10s Step #1: 638050K .......... .......... .......... .......... .......... 28% 223M 10s Step #1: 638100K .......... .......... .......... .......... .......... 28% 183M 10s Step #1: 638150K .......... .......... .......... .......... .......... 28% 184M 10s Step #1: 638200K .......... .......... .......... .......... .......... 28% 202M 10s Step #1: 638250K .......... .......... .......... .......... .......... 28% 206M 10s Step #1: 638300K .......... .......... .......... .......... .......... 28% 203M 10s Step #1: 638350K .......... .......... .......... .......... .......... 28% 175M 10s Step #1: 638400K .......... .......... .......... .......... .......... 28% 184M 10s Step #1: 638450K .......... .......... .......... .......... .......... 28% 181M 10s Step #1: 638500K .......... .......... .......... .......... .......... 28% 202M 10s Step #1: 638550K .......... .......... .......... .......... .......... 28% 176M 10s Step #1: 638600K .......... .......... .......... .......... .......... 28% 179M 10s Step #1: 638650K .......... .......... .......... .......... .......... 28% 187M 10s Step #1: 638700K .......... .......... .......... .......... .......... 28% 192M 10s Step #1: 638750K .......... .......... .......... .......... .......... 28% 152M 10s Step #1: 638800K .......... .......... .......... .......... .......... 28% 197M 10s Step #1: 638850K .......... .......... .......... .......... .......... 28% 200M 10s Step #1: 638900K .......... .......... .......... .......... .......... 28% 178M 10s Step #1: 638950K .......... .......... .......... .......... .......... 28% 64.4M 10s Step #1: 639000K .......... .......... .......... .......... .......... 28% 217M 10s Step #1: 639050K .......... .......... .......... .......... .......... 28% 221M 10s Step #1: 639100K .......... .......... .......... .......... .......... 28% 192M 10s Step #1: 639150K .......... .......... .......... .......... .......... 28% 150M 10s Step #1: 639200K .......... .......... .......... .......... .......... 28% 191M 10s Step #1: 639250K .......... .......... .......... .......... .......... 28% 199M 10s Step #1: 639300K .......... .......... .......... .......... .......... 28% 206M 10s Step #1: 639350K .......... .......... .......... .......... .......... 28% 177M 10s Step #1: 639400K .......... .......... .......... .......... .......... 28% 195M 10s Step #1: 639450K .......... .......... .......... .......... .......... 28% 208M 10s Step #1: 639500K .......... .......... .......... .......... .......... 28% 193M 10s Step #1: 639550K .......... .......... .......... .......... .......... 28% 149M 10s Step #1: 639600K .......... .......... .......... .......... .......... 28% 196M 10s Step #1: 639650K .......... .......... .......... .......... .......... 28% 202M 10s Step #1: 639700K .......... .......... .......... .......... .......... 28% 194M 10s Step #1: 639750K .......... .......... .......... .......... .......... 28% 183M 10s Step #1: 639800K .......... .......... .......... .......... .......... 28% 199M 10s Step #1: 639850K .......... .......... .......... .......... .......... 28% 188M 10s Step #1: 639900K .......... .......... .......... .......... .......... 28% 186M 10s Step #1: 639950K .......... .......... .......... .......... .......... 28% 179M 10s Step #1: 640000K .......... .......... .......... .......... .......... 28% 201M 10s Step #1: 640050K .......... .......... .......... .......... .......... 28% 196M 10s Step #1: 640100K .......... .......... .......... .......... .......... 28% 205M 10s Step #1: 640150K .......... .......... .......... .......... .......... 28% 192M 10s Step #1: 640200K .......... .......... .......... .......... .......... 28% 188M 10s Step #1: 640250K .......... .......... .......... .......... .......... 28% 214M 10s Step #1: 640300K .......... .......... .......... .......... .......... 28% 194M 10s Step #1: 640350K .......... .......... .......... .......... .......... 28% 161M 10s Step #1: 640400K .......... .......... .......... .......... .......... 28% 196M 10s Step #1: 640450K .......... .......... .......... .......... .......... 28% 196M 10s Step #1: 640500K .......... .......... .......... .......... .......... 28% 182M 10s Step #1: 640550K .......... .......... .......... .......... .......... 28% 165M 10s Step #1: 640600K .......... .......... .......... .......... .......... 28% 203M 10s Step #1: 640650K .......... .......... .......... .......... .......... 28% 188M 10s Step #1: 640700K .......... .......... .......... .......... .......... 28% 192M 10s Step #1: 640750K .......... .......... .......... .......... .......... 28% 160M 10s Step #1: 640800K .......... .......... .......... .......... .......... 28% 192M 10s Step #1: 640850K .......... .......... .......... .......... .......... 28% 193M 10s Step #1: 640900K .......... .......... .......... .......... .......... 28% 204M 10s Step #1: 640950K .......... .......... .......... .......... .......... 28% 169M 10s Step #1: 641000K .......... .......... .......... .......... .......... 28% 66.4M 10s Step #1: 641050K .......... .......... .......... .......... .......... 28% 207M 10s Step #1: 641100K .......... .......... .......... .......... .......... 28% 173M 10s Step #1: 641150K .......... .......... .......... .......... .......... 28% 144M 10s Step #1: 641200K .......... .......... .......... .......... .......... 28% 142M 10s Step #1: 641250K .......... .......... .......... .......... .......... 28% 157M 10s Step #1: 641300K .......... .......... .......... .......... .......... 28% 150M 10s Step #1: 641350K .......... .......... .......... .......... .......... 28% 133M 10s Step #1: 641400K .......... .......... .......... .......... .......... 28% 123M 10s Step #1: 641450K .......... .......... .......... .......... .......... 28% 137M 10s Step #1: 641500K .......... .......... .......... .......... .......... 28% 171M 10s Step #1: 641550K .......... .......... .......... .......... .......... 28% 162M 10s Step #1: 641600K .......... .......... .......... .......... .......... 28% 208M 10s Step #1: 641650K .......... .......... .......... .......... .......... 28% 208M 10s Step #1: 641700K .......... .......... .......... .......... .......... 28% 193M 10s Step #1: 641750K .......... .......... .......... .......... .......... 28% 177M 10s Step #1: 641800K .......... .......... .......... .......... .......... 28% 205M 10s Step #1: 641850K .......... .......... .......... .......... .......... 28% 198M 10s Step #1: 641900K .......... .......... .......... .......... .......... 28% 204M 10s Step #1: 641950K .......... .......... .......... .......... .......... 28% 169M 10s Step #1: 642000K .......... .......... .......... .......... .......... 28% 200M 10s Step #1: 642050K .......... .......... .......... .......... .......... 28% 186M 10s Step #1: 642100K .......... .......... .......... .......... .......... 28% 181M 10s Step #1: 642150K .......... .......... .......... .......... .......... 28% 170M 10s Step #1: 642200K .......... .......... .......... .......... .......... 28% 178M 10s Step #1: 642250K .......... .......... .......... .......... .......... 28% 201M 10s Step #1: 642300K .......... .......... .......... .......... .......... 28% 196M 10s Step #1: 642350K .......... .......... .......... .......... .......... 28% 164M 10s Step #1: 642400K .......... .......... .......... .......... .......... 28% 177M 10s Step #1: 642450K .......... .......... .......... .......... .......... 28% 187M 10s Step #1: 642500K .......... .......... .......... .......... .......... 28% 225M 10s Step #1: 642550K .......... .......... .......... .......... .......... 28% 173M 10s Step #1: 642600K .......... .......... .......... .......... .......... 28% 201M 10s Step #1: 642650K .......... .......... .......... .......... .......... 28% 203M 10s Step #1: 642700K .......... .......... .......... .......... .......... 28% 202M 10s Step #1: 642750K .......... .......... .......... .......... .......... 28% 158M 10s Step #1: 642800K .......... .......... .......... .......... .......... 28% 191M 10s Step #1: 642850K .......... .......... .......... .......... .......... 28% 199M 10s Step #1: 642900K .......... .......... .......... .......... .......... 28% 200M 10s Step #1: 642950K .......... .......... .......... .......... .......... 28% 156M 10s Step #1: 643000K .......... .......... .......... .......... .......... 28% 185M 10s Step #1: 643050K .......... .......... .......... .......... .......... 28% 69.4M 10s Step #1: 643100K .......... .......... .......... .......... .......... 28% 196M 10s Step #1: 643150K .......... .......... .......... .......... .......... 28% 184M 10s Step #1: 643200K .......... .......... .......... .......... .......... 28% 229M 10s Step #1: 643250K .......... .......... .......... .......... .......... 28% 207M 10s Step #1: 643300K .......... .......... .......... .......... .......... 28% 189M 10s Step #1: 643350K .......... .......... .......... .......... .......... 28% 181M 10s Step #1: 643400K .......... .......... .......... .......... .......... 28% 186M 10s Step #1: 643450K .......... .......... .......... .......... .......... 28% 196M 10s Step #1: 643500K .......... .......... .......... .......... .......... 28% 191M 10s Step #1: 643550K .......... .......... .......... .......... .......... 28% 184M 10s Step #1: 643600K .......... .......... .......... .......... .......... 28% 207M 10s Step #1: 643650K .......... .......... .......... .......... .......... 28% 156M 10s Step #1: 643700K .......... .......... .......... .......... .......... 28% 158M 10s Step #1: 643750K .......... .......... .......... .......... .......... 28% 166M 10s Step #1: 643800K .......... .......... .......... .......... .......... 28% 200M 10s Step #1: 643850K .......... .......... .......... .......... .......... 28% 213M 10s Step #1: 643900K .......... .......... .......... .......... .......... 28% 201M 10s Step #1: 643950K .......... .......... .......... .......... .......... 28% 151M 10s Step #1: 644000K .......... .......... .......... .......... .......... 28% 168M 10s Step #1: 644050K .......... .......... .......... .......... .......... 28% 202M 10s Step #1: 644100K .......... .......... .......... .......... .......... 28% 205M 10s Step #1: 644150K .......... .......... .......... .......... .......... 28% 170M 10s Step #1: 644200K .......... .......... .......... .......... .......... 28% 191M 10s Step #1: 644250K .......... .......... .......... .......... .......... 28% 147M 10s Step #1: 644300K .......... .......... .......... .......... .......... 28% 161M 10s Step #1: 644350K .......... .......... .......... .......... .......... 28% 159M 10s Step #1: 644400K .......... .......... .......... .......... .......... 28% 207M 10s Step #1: 644450K .......... .......... .......... .......... .......... 28% 211M 10s Step #1: 644500K .......... .......... .......... .......... .......... 28% 199M 10s Step #1: 644550K .......... .......... .......... .......... .......... 28% 172M 10s Step #1: 644600K .......... .......... .......... .......... .......... 28% 192M 10s Step #1: 644650K .......... .......... .......... .......... .......... 28% 213M 10s Step #1: 644700K .......... .......... .......... .......... .......... 28% 202M 10s Step #1: 644750K .......... .......... .......... .......... .......... 28% 175M 10s Step #1: 644800K .......... .......... .......... .......... .......... 28% 190M 10s Step #1: 644850K .......... .......... .......... .......... .......... 28% 212M 10s Step #1: 644900K .......... .......... .......... .......... .......... 28% 204M 10s Step #1: 644950K .......... .......... .......... .......... .......... 28% 193M 10s Step #1: 645000K .......... .......... .......... .......... .......... 28% 201M 10s Step #1: 645050K .......... .......... .......... .......... .......... 28% 190M 10s Step #1: 645100K .......... .......... .......... .......... .......... 28% 63.4M 10s Step #1: 645150K .......... .......... .......... .......... .......... 28% 176M 10s Step #1: 645200K .......... .......... .......... .......... .......... 28% 220M 10s Step #1: 645250K .......... .......... .......... .......... .......... 28% 219M 10s Step #1: 645300K .......... .......... .......... .......... .......... 28% 181M 10s Step #1: 645350K .......... .......... .......... .......... .......... 28% 173M 10s Step #1: 645400K .......... .......... .......... .......... .......... 28% 203M 10s Step #1: 645450K .......... .......... .......... .......... .......... 28% 209M 10s Step #1: 645500K .......... .......... .......... .......... .......... 28% 208M 10s Step #1: 645550K .......... .......... .......... .......... .......... 28% 165M 10s Step #1: 645600K .......... .......... .......... .......... .......... 28% 196M 10s Step #1: 645650K .......... .......... .......... .......... .......... 28% 203M 10s Step #1: 645700K .......... .......... .......... .......... .......... 28% 207M 10s Step #1: 645750K .......... .......... .......... .......... .......... 28% 189M 10s Step #1: 645800K .......... .......... .......... .......... .......... 28% 205M 10s Step #1: 645850K .......... .......... .......... .......... .......... 28% 177M 10s Step #1: 645900K .......... .......... .......... .......... .......... 28% 169M 10s Step #1: 645950K .......... .......... .......... .......... .......... 28% 166M 10s Step #1: 646000K .......... .......... .......... .......... .......... 28% 201M 10s Step #1: 646050K .......... .......... .......... .......... .......... 28% 169M 10s Step #1: 646100K .......... .......... .......... .......... .......... 28% 191M 10s Step #1: 646150K .......... .......... .......... .......... .......... 28% 179M 10s Step #1: 646200K .......... .......... .......... .......... .......... 28% 205M 10s Step #1: 646250K .......... .......... .......... .......... .......... 28% 206M 10s Step #1: 646300K .......... .......... .......... .......... .......... 28% 189M 10s Step #1: 646350K .......... .......... .......... .......... .......... 28% 158M 10s Step #1: 646400K .......... .......... .......... .......... .......... 28% 205M 10s Step #1: 646450K .......... .......... .......... .......... .......... 28% 198M 10s Step #1: 646500K .......... .......... .......... .......... .......... 28% 205M 10s Step #1: 646550K .......... .......... .......... .......... .......... 28% 201M 10s Step #1: 646600K .......... .......... .......... .......... .......... 28% 186M 10s Step #1: 646650K .......... .......... .......... .......... .......... 28% 182M 10s Step #1: 646700K .......... .......... .......... .......... .......... 28% 193M 10s Step #1: 646750K .......... .......... .......... .......... .......... 28% 186M 10s Step #1: 646800K .......... .......... .......... .......... .......... 28% 198M 10s Step #1: 646850K .......... .......... .......... .......... .......... 28% 205M 10s Step #1: 646900K .......... .......... .......... .......... .......... 28% 183M 10s Step #1: 646950K .......... .......... .......... .......... .......... 28% 173M 10s Step #1: 647000K .......... .......... .......... .......... .......... 28% 203M 10s Step #1: 647050K .......... .......... .......... .......... .......... 28% 193M 10s Step #1: 647100K .......... .......... .......... .......... .......... 28% 180M 10s Step #1: 647150K .......... .......... .......... .......... .......... 28% 59.9M 10s Step #1: 647200K .......... .......... .......... .......... .......... 28% 195M 10s Step #1: 647250K .......... .......... .......... .......... .......... 28% 194M 10s Step #1: 647300K .......... .......... .......... .......... .......... 28% 209M 10s Step #1: 647350K .......... .......... .......... .......... .......... 28% 168M 10s Step #1: 647400K .......... .......... .......... .......... .......... 28% 217M 10s Step #1: 647450K .......... .......... .......... .......... .......... 28% 211M 10s Step #1: 647500K .......... .......... .......... .......... .......... 28% 207M 10s Step #1: 647550K .......... .......... .......... .......... .......... 28% 176M 10s Step #1: 647600K .......... .......... .......... .......... .......... 28% 193M 10s Step #1: 647650K .......... .......... .......... .......... .......... 28% 211M 10s Step #1: 647700K .......... .......... .......... .......... .......... 28% 218M 10s Step #1: 647750K .......... .......... .......... .......... .......... 28% 168M 10s Step #1: 647800K .......... .......... .......... .......... .......... 28% 185M 10s Step #1: 647850K .......... .......... .......... .......... .......... 28% 193M 10s Step #1: 647900K .......... .......... .......... .......... .......... 28% 190M 10s Step #1: 647950K .......... .......... .......... .......... .......... 28% 151M 10s Step #1: 648000K .......... .......... .......... .......... .......... 28% 185M 10s Step #1: 648050K .......... .......... .......... .......... .......... 28% 187M 10s Step #1: 648100K .......... .......... .......... .......... .......... 28% 175M 10s Step #1: 648150K .......... .......... .......... .......... .......... 28% 184M 10s Step #1: 648200K .......... .......... .......... .......... .......... 28% 220M 10s Step #1: 648250K .......... .......... .......... .......... .......... 28% 189M 10s Step #1: 648300K .......... .......... .......... .......... .......... 28% 203M 10s Step #1: 648350K .......... .......... .......... .......... .......... 28% 167M 10s Step #1: 648400K .......... .......... .......... .......... .......... 28% 206M 10s Step #1: 648450K .......... .......... .......... .......... .......... 28% 207M 10s Step #1: 648500K .......... .......... .......... .......... .......... 28% 202M 10s Step #1: 648550K .......... .......... .......... .......... .......... 28% 187M 10s Step #1: 648600K .......... .......... .......... .......... .......... 28% 176M 10s Step #1: 648650K .......... .......... .......... .......... .......... 28% 210M 10s Step #1: 648700K .......... .......... .......... .......... .......... 28% 204M 10s Step #1: 648750K .......... .......... .......... .......... .......... 28% 167M 10s Step #1: 648800K .......... .......... .......... .......... .......... 28% 202M 10s Step #1: 648850K .......... .......... .......... .......... .......... 28% 164M 10s Step #1: 648900K .......... .......... .......... .......... .......... 28% 203M 10s Step #1: 648950K .......... .......... .......... .......... .......... 28% 179M 10s Step #1: 649000K .......... .......... .......... .......... .......... 28% 206M 10s Step #1: 649050K .......... .......... .......... .......... .......... 28% 202M 10s Step #1: 649100K .......... .......... .......... .......... .......... 28% 209M 10s Step #1: 649150K .......... .......... .......... .......... .......... 28% 155M 10s Step #1: 649200K .......... .......... .......... .......... .......... 28% 67.7M 10s Step #1: 649250K .......... .......... .......... .......... .......... 28% 212M 10s Step #1: 649300K .......... .......... .......... .......... .......... 28% 217M 10s Step #1: 649350K .......... .......... .......... .......... .......... 28% 187M 10s Step #1: 649400K .......... .......... .......... .......... .......... 28% 197M 10s Step #1: 649450K .......... .......... .......... .......... .......... 28% 213M 10s Step #1: 649500K .......... .......... .......... .......... .......... 28% 222M 10s Step #1: 649550K .......... .......... .......... .......... .......... 28% 168M 10s Step #1: 649600K .......... .......... .......... .......... .......... 28% 209M 10s Step #1: 649650K .......... .......... .......... .......... .......... 28% 182M 10s Step #1: 649700K .......... .......... .......... .......... .......... 28% 192M 10s Step #1: 649750K .......... .......... .......... .......... .......... 28% 182M 10s Step #1: 649800K .......... .......... .......... .......... .......... 28% 204M 10s Step #1: 649850K .......... .......... .......... .......... .......... 28% 195M 10s Step #1: 649900K .......... .......... .......... .......... .......... 28% 198M 10s Step #1: 649950K .......... .......... .......... .......... .......... 28% 173M 10s Step #1: 650000K .......... .......... .......... .......... .......... 28% 184M 10s Step #1: 650050K .......... .......... .......... .......... .......... 28% 208M 10s Step #1: 650100K .......... .......... .......... .......... .......... 28% 199M 10s Step #1: 650150K .......... .......... .......... .......... .......... 28% 170M 10s Step #1: 650200K .......... .......... .......... .......... .......... 28% 207M 10s Step #1: 650250K .......... .......... .......... .......... .......... 28% 208M 10s Step #1: 650300K .......... .......... .......... .......... .......... 28% 197M 10s Step #1: 650350K .......... .......... .......... .......... .......... 28% 160M 10s Step #1: 650400K .......... .......... .......... .......... .......... 28% 194M 10s Step #1: 650450K .......... .......... .......... .......... .......... 28% 211M 10s Step #1: 650500K .......... .......... .......... .......... .......... 28% 184M 10s Step #1: 650550K .......... .......... .......... .......... .......... 28% 185M 10s Step #1: 650600K .......... .......... .......... .......... .......... 28% 200M 10s Step #1: 650650K .......... .......... .......... .......... .......... 28% 193M 10s Step #1: 650700K .......... .......... .......... .......... .......... 28% 198M 10s Step #1: 650750K .......... .......... .......... .......... .......... 28% 164M 10s Step #1: 650800K .......... .......... .......... .......... .......... 28% 187M 10s Step #1: 650850K .......... .......... .......... .......... .......... 28% 191M 10s Step #1: 650900K .......... .......... .......... .......... .......... 28% 192M 10s Step #1: 650950K .......... .......... .......... .......... .......... 28% 187M 10s Step #1: 651000K .......... .......... .......... .......... .......... 28% 209M 10s Step #1: 651050K .......... .......... .......... .......... .......... 28% 206M 10s Step #1: 651100K .......... .......... .......... .......... .......... 28% 183M 10s Step #1: 651150K .......... .......... .......... .......... .......... 28% 171M 10s Step #1: 651200K .......... .......... .......... .......... .......... 28% 169M 10s Step #1: 651250K .......... .......... .......... .......... .......... 28% 68.7M 10s Step #1: 651300K .......... .......... .......... .......... .......... 28% 206M 10s Step #1: 651350K .......... .......... .......... .......... .......... 28% 185M 10s Step #1: 651400K .......... .......... .......... .......... .......... 28% 213M 10s Step #1: 651450K .......... .......... .......... .......... .......... 28% 170M 10s Step #1: 651500K .......... .......... .......... .......... .......... 28% 195M 10s Step #1: 651550K .......... .......... .......... .......... .......... 28% 156M 10s Step #1: 651600K .......... .......... .......... .......... .......... 28% 197M 10s Step #1: 651650K .......... .......... .......... .......... .......... 28% 204M 10s Step #1: 651700K .......... .......... .......... .......... .......... 28% 193M 10s Step #1: 651750K .......... .......... .......... .......... .......... 28% 176M 10s Step #1: 651800K .......... .......... .......... .......... .......... 28% 207M 10s Step #1: 651850K .......... .......... .......... .......... .......... 28% 196M 10s Step #1: 651900K .......... .......... .......... .......... .......... 28% 205M 10s Step #1: 651950K .......... .......... .......... .......... .......... 28% 160M 10s Step #1: 652000K .......... .......... .......... .......... .......... 28% 204M 10s Step #1: 652050K .......... .......... .......... .......... .......... 28% 200M 10s Step #1: 652100K .......... .......... .......... .......... .......... 28% 208M 10s Step #1: 652150K .......... .......... .......... .......... .......... 28% 182M 10s Step #1: 652200K .......... .......... .......... .......... .......... 28% 172M 10s Step #1: 652250K .......... .......... .......... .......... .......... 28% 198M 10s Step #1: 652300K .......... .......... .......... .......... .......... 28% 201M 10s Step #1: 652350K .......... .......... .......... .......... .......... 28% 157M 10s Step #1: 652400K .......... .......... .......... .......... .......... 28% 186M 10s Step #1: 652450K .......... .......... .......... .......... .......... 28% 202M 10s Step #1: 652500K .......... .......... .......... .......... .......... 28% 202M 10s Step #1: 652550K .......... .......... .......... .......... .......... 28% 180M 10s Step #1: 652600K .......... .......... .......... .......... .......... 28% 204M 10s Step #1: 652650K .......... .......... .......... .......... .......... 28% 196M 10s Step #1: 652700K .......... .......... .......... .......... .......... 28% 192M 10s Step #1: 652750K .......... .......... .......... .......... .......... 28% 174M 10s Step #1: 652800K .......... .......... .......... .......... .......... 28% 200M 10s Step #1: 652850K .......... .......... .......... .......... .......... 28% 207M 10s Step #1: 652900K .......... .......... .......... .......... .......... 28% 188M 10s Step #1: 652950K .......... .......... .......... .......... .......... 28% 168M 10s Step #1: 653000K .......... .......... .......... .......... .......... 28% 172M 10s Step #1: 653050K .......... .......... .......... .......... .......... 28% 194M 10s Step #1: 653100K .......... .......... .......... .......... .......... 28% 193M 10s Step #1: 653150K .......... .......... .......... .......... .......... 28% 169M 10s Step #1: 653200K .......... .......... .......... .......... .......... 28% 184M 10s Step #1: 653250K .......... .......... .......... .......... .......... 28% 213M 10s Step #1: 653300K .......... .......... .......... .......... .......... 29% 64.9M 10s Step #1: 653350K .......... .......... .......... .......... .......... 29% 168M 10s Step #1: 653400K .......... .......... .......... .......... .......... 29% 185M 10s Step #1: 653450K .......... .......... .......... .......... .......... 29% 192M 10s Step #1: 653500K .......... .......... .......... .......... .......... 29% 182M 10s Step #1: 653550K .......... .......... .......... .......... .......... 29% 171M 10s Step #1: 653600K .......... .......... .......... .......... .......... 29% 204M 10s Step #1: 653650K .......... .......... .......... .......... .......... 29% 205M 10s Step #1: 653700K .......... .......... .......... .......... .......... 29% 202M 10s Step #1: 653750K .......... .......... .......... .......... .......... 29% 166M 10s Step #1: 653800K .......... .......... .......... .......... .......... 29% 187M 10s Step #1: 653850K .......... .......... .......... .......... .......... 29% 176M 10s Step #1: 653900K .......... .......... .......... .......... .......... 29% 206M 10s Step #1: 653950K .......... .......... .......... .......... .......... 29% 144M 10s Step #1: 654000K .......... .......... .......... .......... .......... 29% 185M 10s Step #1: 654050K .......... .......... .......... .......... .......... 29% 185M 10s Step #1: 654100K .......... .......... .......... .......... .......... 29% 187M 10s Step #1: 654150K .......... .......... .......... .......... .......... 29% 184M 10s Step #1: 654200K .......... .......... .......... .......... .......... 29% 179M 10s Step #1: 654250K .......... .......... .......... .......... .......... 29% 178M 10s Step #1: 654300K .......... .......... .......... .......... .......... 29% 198M 10s Step #1: 654350K .......... .......... .......... .......... .......... 29% 170M 10s Step #1: 654400K .......... .......... .......... .......... .......... 29% 198M 10s Step #1: 654450K .......... .......... .......... .......... .......... 29% 185M 10s Step #1: 654500K .......... .......... .......... .......... .......... 29% 173M 10s Step #1: 654550K .......... .......... .......... .......... .......... 29% 179M 10s Step #1: 654600K .......... .......... .......... .......... .......... 29% 200M 10s Step #1: 654650K .......... .......... .......... .......... .......... 29% 205M 10s Step #1: 654700K .......... .......... .......... .......... .......... 29% 199M 10s Step #1: 654750K .......... .......... .......... .......... .......... 29% 156M 10s Step #1: 654800K .......... .......... .......... .......... .......... 29% 181M 10s Step #1: 654850K .......... .......... .......... .......... .......... 29% 195M 10s Step #1: 654900K .......... .......... .......... .......... .......... 29% 193M 10s Step #1: 654950K .......... .......... .......... .......... .......... 29% 183M 10s Step #1: 655000K .......... .......... .......... .......... .......... 29% 193M 10s Step #1: 655050K .......... .......... .......... .......... .......... 29% 213M 10s Step #1: 655100K .......... .......... .......... .......... .......... 29% 206M 10s Step #1: 655150K .......... .......... .......... .......... .......... 29% 167M 10s Step #1: 655200K .......... .......... .......... .......... .......... 29% 196M 10s Step #1: 655250K .......... .......... .......... .......... .......... 29% 192M 10s Step #1: 655300K .......... .......... .......... .......... .......... 29% 215M 10s Step #1: 655350K .......... .......... .......... .......... .......... 29% 65.0M 10s Step #1: 655400K .......... .......... .......... .......... .......... 29% 208M 10s Step #1: 655450K .......... .......... .......... .......... .......... 29% 211M 10s Step #1: 655500K .......... .......... .......... .......... .......... 29% 194M 10s Step #1: 655550K .......... .......... .......... .......... .......... 29% 149M 10s Step #1: 655600K .......... .......... .......... .......... .......... 29% 191M 10s Step #1: 655650K .......... .......... .......... .......... .......... 29% 187M 10s Step #1: 655700K .......... .......... .......... .......... .......... 29% 195M 10s Step #1: 655750K .......... .......... .......... .......... .......... 29% 179M 10s Step #1: 655800K .......... .......... .......... .......... .......... 29% 191M 10s Step #1: 655850K .......... .......... .......... .......... .......... 29% 207M 10s Step #1: 655900K .......... .......... .......... .......... .......... 29% 189M 10s Step #1: 655950K .......... .......... .......... .......... .......... 29% 161M 10s Step #1: 656000K .......... .......... .......... .......... .......... 29% 205M 10s Step #1: 656050K .......... .......... .......... .......... .......... 29% 196M 10s Step #1: 656100K .......... .......... .......... .......... .......... 29% 204M 10s Step #1: 656150K .......... .......... .......... .......... .......... 29% 178M 10s Step #1: 656200K .......... .......... .......... .......... .......... 29% 207M 10s Step #1: 656250K .......... .......... .......... .......... .......... 29% 209M 10s Step #1: 656300K .......... .......... .......... .......... .......... 29% 183M 10s Step #1: 656350K .......... .......... .......... .......... .......... 29% 173M 10s Step #1: 656400K .......... .......... .......... .......... .......... 29% 199M 10s Step #1: 656450K .......... .......... .......... .......... .......... 29% 197M 10s Step #1: 656500K .......... .......... .......... .......... .......... 29% 205M 10s Step #1: 656550K .......... .......... .......... .......... .......... 29% 178M 10s Step #1: 656600K .......... .......... .......... .......... .......... 29% 202M 10s Step #1: 656650K .......... .......... .......... .......... .......... 29% 214M 10s Step #1: 656700K .......... .......... .......... .......... .......... 29% 200M 10s Step #1: 656750K .......... .......... .......... .......... .......... 29% 164M 10s Step #1: 656800K .......... .......... .......... .......... .......... 29% 184M 10s Step #1: 656850K .......... .......... .......... .......... .......... 29% 194M 10s Step #1: 656900K .......... .......... .......... .......... .......... 29% 207M 10s Step #1: 656950K .......... .......... .......... .......... .......... 29% 177M 10s Step #1: 657000K .......... .......... .......... .......... .......... 29% 197M 10s Step #1: 657050K .......... .......... .......... .......... .......... 29% 179M 10s Step #1: 657100K .......... .......... .......... .......... .......... 29% 210M 10s Step #1: 657150K .......... .......... .......... .......... .......... 29% 174M 10s Step #1: 657200K .......... .......... .......... .......... .......... 29% 197M 10s Step #1: 657250K .......... .......... .......... .......... .......... 29% 205M 10s Step #1: 657300K .......... .......... .......... .......... .......... 29% 197M 10s Step #1: 657350K .......... .......... .......... .......... .......... 29% 182M 10s Step #1: 657400K .......... .......... .......... .......... .......... 29% 68.4M 10s Step #1: 657450K .......... .......... .......... .......... .......... 29% 216M 10s Step #1: 657500K .......... .......... .......... .......... .......... 29% 190M 10s Step #1: 657550K .......... .......... .......... .......... .......... 29% 162M 10s Step #1: 657600K .......... .......... .......... .......... .......... 29% 190M 10s Step #1: 657650K .......... .......... .......... .......... .......... 29% 197M 10s Step #1: 657700K .......... .......... .......... .......... .......... 29% 206M 10s Step #1: 657750K .......... .......... .......... .......... .......... 29% 187M 10s Step #1: 657800K .......... .......... .......... .......... .......... 29% 192M 10s Step #1: 657850K .......... .......... .......... .......... .......... 29% 178M 10s Step #1: 657900K .......... .......... .......... .......... .......... 29% 208M 10s Step #1: 657950K .......... .......... .......... .......... .......... 29% 158M 10s Step #1: 658000K .......... .......... .......... .......... .......... 29% 205M 10s Step #1: 658050K .......... .......... .......... .......... .......... 29% 196M 10s Step #1: 658100K .......... .......... .......... .......... .......... 29% 188M 10s Step #1: 658150K .......... .......... .......... .......... .......... 29% 173M 10s Step #1: 658200K .......... .......... .......... .......... .......... 29% 180M 10s Step #1: 658250K .......... .......... .......... .......... .......... 29% 193M 10s Step #1: 658300K .......... .......... .......... .......... .......... 29% 186M 10s Step #1: 658350K .......... .......... .......... .......... .......... 29% 134M 10s Step #1: 658400K .......... .......... .......... .......... .......... 29% 193M 10s Step #1: 658450K .......... .......... .......... .......... .......... 29% 201M 10s Step #1: 658500K .......... .......... .......... .......... .......... 29% 188M 10s Step #1: 658550K .......... .......... .......... .......... .......... 29% 190M 10s Step #1: 658600K .......... .......... .......... .......... .......... 29% 194M 10s Step #1: 658650K .......... .......... .......... .......... .......... 29% 200M 10s Step #1: 658700K .......... .......... .......... .......... .......... 29% 189M 10s Step #1: 658750K .......... .......... .......... .......... .......... 29% 175M 10s Step #1: 658800K .......... .......... .......... .......... .......... 29% 212M 10s Step #1: 658850K .......... .......... .......... .......... .......... 29% 195M 10s Step #1: 658900K .......... .......... .......... .......... .......... 29% 191M 10s Step #1: 658950K .......... .......... .......... .......... .......... 29% 186M 10s Step #1: 659000K .......... .......... .......... .......... .......... 29% 202M 10s Step #1: 659050K .......... .......... .......... .......... .......... 29% 203M 10s Step #1: 659100K .......... .......... .......... .......... .......... 29% 181M 10s Step #1: 659150K .......... .......... .......... .......... .......... 29% 136M 10s Step #1: 659200K .......... .......... .......... .......... .......... 29% 137M 10s Step #1: 659250K .......... .......... .......... .......... .......... 29% 111M 10s Step #1: 659300K .......... .......... .......... .......... .......... 29% 115M 10s Step #1: 659350K .......... .......... .......... .......... .......... 29% 87.8M 10s Step #1: 659400K .......... .......... .......... .......... .......... 29% 150M 10s Step #1: 659450K .......... .......... .......... .......... .......... 29% 70.7M 10s Step #1: 659500K .......... .......... .......... .......... .......... 29% 200M 10s Step #1: 659550K .......... .......... .......... .......... .......... 29% 176M 10s Step #1: 659600K .......... .......... .......... .......... .......... 29% 205M 10s Step #1: 659650K .......... .......... .......... .......... .......... 29% 218M 10s Step #1: 659700K .......... .......... .......... .......... .......... 29% 219M 10s Step #1: 659750K .......... .......... .......... .......... .......... 29% 160M 10s Step #1: 659800K .......... .......... .......... .......... .......... 29% 211M 10s Step #1: 659850K .......... .......... .......... .......... .......... 29% 202M 10s Step #1: 659900K .......... .......... .......... .......... .......... 29% 195M 10s Step #1: 659950K .......... .......... .......... .......... .......... 29% 185M 10s Step #1: 660000K .......... .......... .......... .......... .......... 29% 194M 10s Step #1: 660050K .......... .......... .......... .......... .......... 29% 207M 10s Step #1: 660100K .......... .......... .......... .......... .......... 29% 210M 10s Step #1: 660150K .......... .......... .......... .......... .......... 29% 173M 10s Step #1: 660200K .......... .......... .......... .......... .......... 29% 171M 10s Step #1: 660250K .......... .......... .......... .......... .......... 29% 195M 10s Step #1: 660300K .......... .......... .......... .......... .......... 29% 207M 10s Step #1: 660350K .......... .......... .......... .......... .......... 29% 170M 10s Step #1: 660400K .......... .......... .......... .......... .......... 29% 179M 10s Step #1: 660450K .......... .......... .......... .......... .......... 29% 182M 10s Step #1: 660500K .......... .......... .......... .......... .......... 29% 192M 10s Step #1: 660550K .......... .......... .......... .......... .......... 29% 165M 10s Step #1: 660600K .......... .......... .......... .......... .......... 29% 189M 10s Step #1: 660650K .......... .......... .......... .......... .......... 29% 188M 10s Step #1: 660700K .......... .......... .......... .......... .......... 29% 193M 10s Step #1: 660750K .......... .......... .......... .......... .......... 29% 166M 10s Step #1: 660800K .......... .......... .......... .......... .......... 29% 209M 10s Step #1: 660850K .......... .......... .......... .......... .......... 29% 192M 10s Step #1: 660900K .......... .......... .......... .......... .......... 29% 189M 10s Step #1: 660950K .......... .......... .......... .......... .......... 29% 172M 10s Step #1: 661000K .......... .......... .......... .......... .......... 29% 202M 10s Step #1: 661050K .......... .......... .......... .......... .......... 29% 207M 10s Step #1: 661100K .......... .......... .......... .......... .......... 29% 199M 10s Step #1: 661150K .......... .......... .......... .......... .......... 29% 164M 10s Step #1: 661200K .......... .......... .......... .......... .......... 29% 207M 10s Step #1: 661250K .......... .......... .......... .......... .......... 29% 180M 10s Step #1: 661300K .......... .......... .......... .......... .......... 29% 198M 10s Step #1: 661350K .......... .......... .......... .......... .......... 29% 188M 10s Step #1: 661400K .......... .......... .......... .......... .......... 29% 189M 10s Step #1: 661450K .......... .......... .......... .......... .......... 29% 183M 10s Step #1: 661500K .......... .......... .......... .......... .......... 29% 65.6M 10s Step #1: 661550K .......... .......... .......... .......... .......... 29% 173M 10s Step #1: 661600K .......... .......... .......... .......... .......... 29% 207M 10s Step #1: 661650K .......... .......... .......... .......... .......... 29% 172M 10s Step #1: 661700K .......... .......... .......... .......... .......... 29% 189M 10s Step #1: 661750K .......... .......... .......... .......... .......... 29% 165M 10s Step #1: 661800K .......... .......... .......... .......... .......... 29% 217M 10s Step #1: 661850K .......... .......... .......... .......... .......... 29% 181M 10s Step #1: 661900K .......... .......... .......... .......... .......... 29% 203M 10s Step #1: 661950K .......... .......... .......... .......... .......... 29% 178M 10s Step #1: 662000K .......... .......... .......... .......... .......... 29% 200M 10s Step #1: 662050K .......... .......... .......... .......... .......... 29% 189M 10s Step #1: 662100K .......... .......... .......... .......... .......... 29% 196M 10s Step #1: 662150K .......... .......... .......... .......... .......... 29% 195M 10s Step #1: 662200K .......... .......... .......... .......... .......... 29% 198M 10s Step #1: 662250K .......... .......... .......... .......... .......... 29% 197M 10s Step #1: 662300K .......... .......... .......... .......... .......... 29% 217M 10s Step #1: 662350K .......... .......... .......... .......... .......... 29% 151M 10s Step #1: 662400K .......... .......... .......... .......... .......... 29% 213M 10s Step #1: 662450K .......... .......... .......... .......... .......... 29% 196M 10s Step #1: 662500K .......... .......... .......... .......... .......... 29% 198M 9s Step #1: 662550K .......... .......... .......... .......... .......... 29% 172M 9s Step #1: 662600K .......... .......... .......... .......... .......... 29% 205M 9s Step #1: 662650K .......... .......... .......... .......... .......... 29% 200M 9s Step #1: 662700K .......... .......... .......... .......... .......... 29% 184M 9s Step #1: 662750K .......... .......... .......... .......... .......... 29% 150M 9s Step #1: 662800K .......... .......... .......... .......... .......... 29% 197M 9s Step #1: 662850K .......... .......... .......... .......... .......... 29% 219M 9s Step #1: 662900K .......... .......... .......... .......... .......... 29% 207M 9s Step #1: 662950K .......... .......... .......... .......... .......... 29% 180M 9s Step #1: 663000K .......... .......... .......... .......... .......... 29% 194M 9s Step #1: 663050K .......... .......... .......... .......... .......... 29% 189M 9s Step #1: 663100K .......... .......... .......... .......... .......... 29% 189M 9s Step #1: 663150K .......... .......... .......... .......... .......... 29% 157M 9s Step #1: 663200K .......... .......... .......... .......... .......... 29% 185M 9s Step #1: 663250K .......... .......... .......... .......... .......... 29% 204M 9s Step #1: 663300K .......... .......... .......... .......... .......... 29% 178M 9s Step #1: 663350K .......... .......... .......... .......... .......... 29% 186M 9s Step #1: 663400K .......... .......... .......... .......... .......... 29% 198M 9s Step #1: 663450K .......... .......... .......... .......... .......... 29% 191M 9s Step #1: 663500K .......... .......... .......... .......... .......... 29% 189M 9s Step #1: 663550K .......... .......... .......... .......... .......... 29% 65.1M 9s Step #1: 663600K .......... .......... .......... .......... .......... 29% 207M 9s Step #1: 663650K .......... .......... .......... .......... .......... 29% 217M 9s Step #1: 663700K .......... .......... .......... .......... .......... 29% 180M 9s Step #1: 663750K .......... .......... .......... .......... .......... 29% 187M 9s Step #1: 663800K .......... .......... .......... .......... .......... 29% 210M 9s Step #1: 663850K .......... .......... .......... .......... .......... 29% 216M 9s Step #1: 663900K .......... .......... .......... .......... .......... 29% 204M 9s Step #1: 663950K .......... .......... .......... .......... .......... 29% 183M 9s Step #1: 664000K .......... .......... .......... .......... .......... 29% 186M 9s Step #1: 664050K .......... .......... .......... .......... .......... 29% 198M 9s Step #1: 664100K .......... .......... .......... .......... .......... 29% 205M 9s Step #1: 664150K .......... .......... .......... .......... .......... 29% 186M 9s Step #1: 664200K .......... .......... .......... .......... .......... 29% 200M 9s Step #1: 664250K .......... .......... .......... .......... .......... 29% 167M 9s Step #1: 664300K .......... .......... .......... .......... .......... 29% 210M 9s Step #1: 664350K .......... .......... .......... .......... .......... 29% 187M 9s Step #1: 664400K .......... .......... .......... .......... .......... 29% 195M 9s Step #1: 664450K .......... .......... .......... .......... .......... 29% 210M 9s Step #1: 664500K .......... .......... .......... .......... .......... 29% 204M 9s Step #1: 664550K .......... .......... .......... .......... .......... 29% 187M 9s Step #1: 664600K .......... .......... .......... .......... .......... 29% 206M 9s Step #1: 664650K .......... .......... .......... .......... .......... 29% 199M 9s Step #1: 664700K .......... .......... .......... .......... .......... 29% 199M 9s Step #1: 664750K .......... .......... .......... .......... .......... 29% 174M 9s Step #1: 664800K .......... .......... .......... .......... .......... 29% 208M 9s Step #1: 664850K .......... .......... .......... .......... .......... 29% 208M 9s Step #1: 664900K .......... .......... .......... .......... .......... 29% 227M 9s Step #1: 664950K .......... .......... .......... .......... .......... 29% 191M 9s Step #1: 665000K .......... .......... .......... .......... .......... 29% 181M 9s Step #1: 665050K .......... .......... .......... .......... .......... 29% 213M 9s Step #1: 665100K .......... .......... .......... .......... .......... 29% 175M 9s Step #1: 665150K .......... .......... .......... .......... .......... 29% 191M 9s Step #1: 665200K .......... .......... .......... .......... .......... 29% 222M 9s Step #1: 665250K .......... .......... .......... .......... .......... 29% 197M 9s Step #1: 665300K .......... .......... .......... .......... .......... 29% 221M 9s Step #1: 665350K .......... .......... .......... .......... .......... 29% 186M 9s Step #1: 665400K .......... .......... .......... .......... .......... 29% 223M 9s Step #1: 665450K .......... .......... .......... .......... .......... 29% 209M 9s Step #1: 665500K .......... .......... .......... .......... .......... 29% 197M 9s Step #1: 665550K .......... .......... .......... .......... .......... 29% 62.5M 9s Step #1: 665600K .......... .......... .......... .......... .......... 29% 212M 9s Step #1: 665650K .......... .......... .......... .......... .......... 29% 203M 9s Step #1: 665700K .......... .......... .......... .......... .......... 29% 192M 9s Step #1: 665750K .......... .......... .......... .......... .......... 29% 206M 9s Step #1: 665800K .......... .......... .......... .......... .......... 29% 192M 9s Step #1: 665850K .......... .......... .......... .......... .......... 29% 216M 9s Step #1: 665900K .......... .......... .......... .......... .......... 29% 205M 9s Step #1: 665950K .......... .......... .......... .......... .......... 29% 177M 9s Step #1: 666000K .......... .......... .......... .......... .......... 29% 180M 9s Step #1: 666050K .......... .......... .......... .......... .......... 29% 228M 9s Step #1: 666100K .......... .......... .......... .......... .......... 29% 224M 9s Step #1: 666150K .......... .......... .......... .......... .......... 29% 190M 9s Step #1: 666200K .......... .......... .......... .......... .......... 29% 196M 9s Step #1: 666250K .......... .......... .......... .......... .......... 29% 195M 9s Step #1: 666300K .......... .......... .......... .......... .......... 29% 203M 9s Step #1: 666350K .......... .......... .......... .......... .......... 29% 185M 9s Step #1: 666400K .......... .......... .......... .......... .......... 29% 185M 9s Step #1: 666450K .......... .......... .......... .......... .......... 29% 198M 9s Step #1: 666500K .......... .......... .......... .......... .......... 29% 210M 9s Step #1: 666550K .......... .......... .......... .......... .......... 29% 180M 9s Step #1: 666600K .......... .......... .......... .......... .......... 29% 204M 9s Step #1: 666650K .......... .......... .......... .......... .......... 29% 213M 9s Step #1: 666700K .......... .......... .......... .......... .......... 29% 202M 9s Step #1: 666750K .......... .......... .......... .......... .......... 29% 181M 9s Step #1: 666800K .......... .......... .......... .......... .......... 29% 194M 9s Step #1: 666850K .......... .......... .......... .......... .......... 29% 192M 9s Step #1: 666900K .......... .......... .......... .......... .......... 29% 199M 9s Step #1: 666950K .......... .......... .......... .......... .......... 29% 181M 9s Step #1: 667000K .......... .......... .......... .......... .......... 29% 191M 9s Step #1: 667050K .......... .......... .......... .......... .......... 29% 175M 9s Step #1: 667100K .......... .......... .......... .......... .......... 29% 194M 9s Step #1: 667150K .......... .......... .......... .......... .......... 29% 174M 9s Step #1: 667200K .......... .......... .......... .......... .......... 29% 207M 9s Step #1: 667250K .......... .......... .......... .......... .......... 29% 213M 9s Step #1: 667300K .......... .......... .......... .......... .......... 29% 184M 9s Step #1: 667350K .......... .......... .......... .......... .......... 29% 174M 9s Step #1: 667400K .......... .......... .......... .......... .......... 29% 186M 9s Step #1: 667450K .......... .......... .......... .......... .......... 29% 210M 9s Step #1: 667500K .......... .......... .......... .......... .......... 29% 199M 9s Step #1: 667550K .......... .......... .......... .......... .......... 29% 165M 9s Step #1: 667600K .......... .......... .......... .......... .......... 29% 66.1M 9s Step #1: 667650K .......... .......... .......... .......... .......... 29% 192M 9s Step #1: 667700K .......... .......... .......... .......... .......... 29% 194M 9s Step #1: 667750K .......... .......... .......... .......... .......... 29% 191M 9s Step #1: 667800K .......... .......... .......... .......... .......... 29% 199M 9s Step #1: 667850K .......... .......... .......... .......... .......... 29% 231M 9s Step #1: 667900K .......... .......... .......... .......... .......... 29% 209M 9s Step #1: 667950K .......... .......... .......... .......... .......... 29% 163M 9s Step #1: 668000K .......... .......... .......... .......... .......... 29% 195M 9s Step #1: 668050K .......... .......... .......... .......... .......... 29% 192M 9s Step #1: 668100K .......... .......... .......... .......... .......... 29% 212M 9s Step #1: 668150K .......... .......... .......... .......... .......... 29% 171M 9s Step #1: 668200K .......... .......... .......... .......... .......... 29% 207M 9s Step #1: 668250K .......... .......... .......... .......... .......... 29% 212M 9s Step #1: 668300K .......... .......... .......... .......... .......... 29% 199M 9s Step #1: 668350K .......... .......... .......... .......... .......... 29% 170M 9s Step #1: 668400K .......... .......... .......... .......... .......... 29% 68.4M 9s Step #1: 668450K .......... .......... .......... .......... .......... 29% 177M 9s Step #1: 668500K .......... .......... .......... .......... .......... 29% 201M 9s Step #1: 668550K .......... .......... .......... .......... .......... 29% 177M 9s Step #1: 668600K .......... .......... .......... .......... .......... 29% 199M 9s Step #1: 668650K .......... .......... .......... .......... .......... 29% 198M 9s Step #1: 668700K .......... .......... .......... .......... .......... 29% 187M 9s Step #1: 668750K .......... .......... .......... .......... .......... 29% 175M 9s Step #1: 668800K .......... .......... .......... .......... .......... 29% 204M 9s Step #1: 668850K .......... .......... .......... .......... .......... 29% 201M 9s Step #1: 668900K .......... .......... .......... .......... .......... 29% 206M 9s Step #1: 668950K .......... .......... .......... .......... .......... 29% 168M 9s Step #1: 669000K .......... .......... .......... .......... .......... 29% 210M 9s Step #1: 669050K .......... .......... .......... .......... .......... 29% 201M 9s Step #1: 669100K .......... .......... .......... .......... .......... 29% 184M 9s Step #1: 669150K .......... .......... .......... .......... .......... 29% 185M 9s Step #1: 669200K .......... .......... .......... .......... .......... 29% 197M 9s Step #1: 669250K .......... .......... .......... .......... .......... 29% 189M 9s Step #1: 669300K .......... .......... .......... .......... .......... 29% 201M 9s Step #1: 669350K .......... .......... .......... .......... .......... 29% 171M 9s Step #1: 669400K .......... .......... .......... .......... .......... 29% 195M 9s Step #1: 669450K .......... .......... .......... .......... .......... 29% 204M 9s Step #1: 669500K .......... .......... .......... .......... .......... 29% 194M 9s Step #1: 669550K .......... .......... .......... .......... .......... 29% 161M 9s Step #1: 669600K .......... .......... .......... .......... .......... 29% 179M 9s Step #1: 669650K .......... .......... .......... .......... .......... 29% 69.6M 9s Step #1: 669700K .......... .......... .......... .......... .......... 29% 191M 9s Step #1: 669750K .......... .......... .......... .......... .......... 29% 194M 9s Step #1: 669800K .......... .......... .......... .......... .......... 29% 218M 9s Step #1: 669850K .......... .......... .......... .......... .......... 29% 177M 9s Step #1: 669900K .......... .......... .......... .......... .......... 29% 213M 9s Step #1: 669950K .......... .......... .......... .......... .......... 29% 174M 9s Step #1: 670000K .......... .......... .......... .......... .......... 29% 199M 9s Step #1: 670050K .......... .......... .......... .......... .......... 29% 203M 9s Step #1: 670100K .......... .......... .......... .......... .......... 29% 192M 9s Step #1: 670150K .......... .......... .......... .......... .......... 29% 167M 9s Step #1: 670200K .......... .......... .......... .......... .......... 29% 189M 9s Step #1: 670250K .......... .......... .......... .......... .......... 29% 201M 9s Step #1: 670300K .......... .......... .......... .......... .......... 29% 193M 9s Step #1: 670350K .......... .......... .......... .......... .......... 29% 160M 9s Step #1: 670400K .......... .......... .......... .......... .......... 29% 190M 9s Step #1: 670450K .......... .......... .......... .......... .......... 29% 196M 9s Step #1: 670500K .......... .......... .......... .......... .......... 29% 209M 9s Step #1: 670550K .......... .......... .......... .......... .......... 29% 174M 9s Step #1: 670600K .......... .......... .......... .......... .......... 29% 204M 9s Step #1: 670650K .......... .......... .......... .......... .......... 29% 207M 9s Step #1: 670700K .......... .......... .......... .......... .......... 29% 198M 9s Step #1: 670750K .......... .......... .......... .......... .......... 29% 167M 9s Step #1: 670800K .......... .......... .......... .......... .......... 29% 206M 9s Step #1: 670850K .......... .......... .......... .......... .......... 29% 192M 9s Step #1: 670900K .......... .......... .......... .......... .......... 29% 196M 9s Step #1: 670950K .......... .......... .......... .......... .......... 29% 162M 9s Step #1: 671000K .......... .......... .......... .......... .......... 29% 188M 9s Step #1: 671050K .......... .......... .......... .......... .......... 29% 207M 9s Step #1: 671100K .......... .......... .......... .......... .......... 29% 210M 9s Step #1: 671150K .......... .......... .......... .......... .......... 29% 158M 9s Step #1: 671200K .......... .......... .......... .......... .......... 29% 201M 9s Step #1: 671250K .......... .......... .......... .......... .......... 29% 198M 9s Step #1: 671300K .......... .......... .......... .......... .......... 29% 194M 9s Step #1: 671350K .......... .......... .......... .......... .......... 29% 173M 9s Step #1: 671400K .......... .......... .......... .......... .......... 29% 188M 9s Step #1: 671450K .......... .......... .......... .......... .......... 29% 177M 9s Step #1: 671500K .......... .......... .......... .......... .......... 29% 192M 9s Step #1: 671550K .......... .......... .......... .......... .......... 29% 171M 9s Step #1: 671600K .......... .......... .......... .......... .......... 29% 198M 9s Step #1: 671650K .......... .......... .......... .......... .......... 29% 195M 9s Step #1: 671700K .......... .......... .......... .......... .......... 29% 65.0M 9s Step #1: 671750K .......... .......... .......... .......... .......... 29% 160M 9s Step #1: 671800K .......... .......... .......... .......... .......... 29% 217M 9s Step #1: 671850K .......... .......... .......... .......... .......... 29% 220M 9s Step #1: 671900K .......... .......... .......... .......... .......... 29% 174M 9s Step #1: 671950K .......... .......... .......... .......... .......... 29% 174M 9s Step #1: 672000K .......... .......... .......... .......... .......... 29% 206M 9s Step #1: 672050K .......... .......... .......... .......... .......... 29% 198M 9s Step #1: 672100K .......... .......... .......... .......... .......... 29% 201M 9s Step #1: 672150K .......... .......... .......... .......... .......... 29% 182M 9s Step #1: 672200K .......... .......... .......... .......... .......... 29% 170M 9s Step #1: 672250K .......... .......... .......... .......... .......... 29% 195M 9s Step #1: 672300K .......... .......... .......... .......... .......... 29% 199M 9s Step #1: 672350K .......... .......... .......... .......... .......... 29% 180M 9s Step #1: 672400K .......... .......... .......... .......... .......... 29% 183M 9s Step #1: 672450K .......... .......... .......... .......... .......... 29% 190M 9s Step #1: 672500K .......... .......... .......... .......... .......... 29% 190M 9s Step #1: 672550K .......... .......... .......... .......... .......... 29% 176M 9s Step #1: 672600K .......... .......... .......... .......... .......... 29% 199M 9s Step #1: 672650K .......... .......... .......... .......... .......... 29% 184M 9s Step #1: 672700K .......... .......... .......... .......... .......... 29% 193M 9s Step #1: 672750K .......... .......... .......... .......... .......... 29% 174M 9s Step #1: 672800K .......... .......... .......... .......... .......... 29% 204M 9s Step #1: 672850K .......... .......... .......... .......... .......... 29% 192M 9s Step #1: 672900K .......... .......... .......... .......... .......... 29% 195M 9s Step #1: 672950K .......... .......... .......... .......... .......... 29% 157M 9s Step #1: 673000K .......... .......... .......... .......... .......... 29% 173M 9s Step #1: 673050K .......... .......... .......... .......... .......... 29% 207M 9s Step #1: 673100K .......... .......... .......... .......... .......... 29% 212M 9s Step #1: 673150K .......... .......... .......... .......... .......... 29% 158M 9s Step #1: 673200K .......... .......... .......... .......... .......... 29% 190M 9s Step #1: 673250K .......... .......... .......... .......... .......... 29% 195M 9s Step #1: 673300K .......... .......... .......... .......... .......... 29% 193M 9s Step #1: 673350K .......... .......... .......... .......... .......... 29% 169M 9s Step #1: 673400K .......... .......... .......... .......... .......... 29% 187M 9s Step #1: 673450K .......... .......... .......... .......... .......... 29% 196M 9s Step #1: 673500K .......... .......... .......... .......... .......... 29% 200M 9s Step #1: 673550K .......... .......... .......... .......... .......... 29% 175M 9s Step #1: 673600K .......... .......... .......... .......... .......... 29% 201M 9s Step #1: 673650K .......... .......... .......... .......... .......... 29% 213M 9s Step #1: 673700K .......... .......... .......... .......... .......... 29% 175M 9s Step #1: 673750K .......... .......... .......... .......... .......... 29% 64.2M 9s Step #1: 673800K .......... .......... .......... .......... .......... 29% 199M 9s Step #1: 673850K .......... .......... .......... .......... .......... 29% 206M 9s Step #1: 673900K .......... .......... .......... .......... .......... 29% 207M 9s Step #1: 673950K .......... .......... .......... .......... .......... 29% 154M 9s Step #1: 674000K .......... .......... .......... .......... .......... 29% 226M 9s Step #1: 674050K .......... .......... .......... .......... .......... 29% 192M 9s Step #1: 674100K .......... .......... .......... .......... .......... 29% 181M 9s Step #1: 674150K .......... .......... .......... .......... .......... 29% 185M 9s Step #1: 674200K .......... .......... .......... .......... .......... 29% 194M 9s Step #1: 674250K .......... .......... .......... .......... .......... 29% 203M 9s Step #1: 674300K .......... .......... .......... .......... .......... 29% 181M 9s Step #1: 674350K .......... .......... .......... .......... .......... 29% 162M 9s Step #1: 674400K .......... .......... .......... .......... .......... 29% 185M 9s Step #1: 674450K .......... .......... .......... .......... .......... 29% 187M 9s Step #1: 674500K .......... .......... .......... .......... .......... 29% 194M 9s Step #1: 674550K .......... .......... .......... .......... .......... 29% 196M 9s Step #1: 674600K .......... .......... .......... .......... .......... 29% 185M 9s Step #1: 674650K .......... .......... .......... .......... .......... 29% 193M 9s Step #1: 674700K .......... .......... .......... .......... .......... 29% 195M 9s Step #1: 674750K .......... .......... .......... .......... .......... 29% 167M 9s Step #1: 674800K .......... .......... .......... .......... .......... 29% 196M 9s Step #1: 674850K .......... .......... .......... .......... .......... 29% 182M 9s Step #1: 674900K .......... .......... .......... .......... .......... 29% 199M 9s Step #1: 674950K .......... .......... .......... .......... .......... 29% 173M 9s Step #1: 675000K .......... .......... .......... .......... .......... 29% 197M 9s Step #1: 675050K .......... .......... .......... .......... .......... 29% 204M 9s Step #1: 675100K .......... .......... .......... .......... .......... 29% 200M 9s Step #1: 675150K .......... .......... .......... .......... .......... 29% 178M 9s Step #1: 675200K .......... .......... .......... .......... .......... 29% 183M 9s Step #1: 675250K .......... .......... .......... .......... .......... 29% 181M 9s Step #1: 675300K .......... .......... .......... .......... .......... 29% 201M 9s Step #1: 675350K .......... .......... .......... .......... .......... 29% 186M 9s Step #1: 675400K .......... .......... .......... .......... .......... 29% 198M 9s Step #1: 675450K .......... .......... .......... .......... .......... 29% 206M 9s Step #1: 675500K .......... .......... .......... .......... .......... 29% 201M 9s Step #1: 675550K .......... .......... .......... .......... .......... 29% 177M 9s Step #1: 675600K .......... .......... .......... .......... .......... 29% 219M 9s Step #1: 675650K .......... .......... .......... .......... .......... 29% 189M 9s Step #1: 675700K .......... .......... .......... .......... .......... 29% 220M 9s Step #1: 675750K .......... .......... .......... .......... .......... 29% 183M 9s Step #1: 675800K .......... .......... .......... .......... .......... 29% 68.1M 9s Step #1: 675850K .......... .......... .......... .......... .......... 30% 202M 9s Step #1: 675900K .......... .......... .......... .......... .......... 30% 214M 9s Step #1: 675950K .......... .......... .......... .......... .......... 30% 171M 9s Step #1: 676000K .......... .......... .......... .......... .......... 30% 185M 9s Step #1: 676050K .......... .......... .......... .......... .......... 30% 239M 9s Step #1: 676100K .......... .......... .......... .......... .......... 30% 214M 9s Step #1: 676150K .......... .......... .......... .......... .......... 30% 180M 9s Step #1: 676200K .......... .......... .......... .......... .......... 30% 206M 9s Step #1: 676250K .......... .......... .......... .......... .......... 30% 202M 9s Step #1: 676300K .......... .......... .......... .......... .......... 30% 190M 9s Step #1: 676350K .......... .......... .......... .......... .......... 30% 165M 9s Step #1: 676400K .......... .......... .......... .......... .......... 30% 211M 9s Step #1: 676450K .......... .......... .......... .......... .......... 30% 194M 9s Step #1: 676500K .......... .......... .......... .......... .......... 30% 203M 9s Step #1: 676550K .......... .......... .......... .......... .......... 30% 174M 9s Step #1: 676600K .......... .......... .......... .......... .......... 30% 196M 9s Step #1: 676650K .......... .......... .......... .......... .......... 30% 193M 9s Step #1: 676700K .......... .......... .......... .......... .......... 30% 208M 9s Step #1: 676750K .......... .......... .......... .......... .......... 30% 170M 9s Step #1: 676800K .......... .......... .......... .......... .......... 30% 176M 9s Step #1: 676850K .......... .......... .......... .......... .......... 30% 204M 9s Step #1: 676900K .......... .......... .......... .......... .......... 30% 192M 9s Step #1: 676950K .......... .......... .......... .......... .......... 30% 189M 9s Step #1: 677000K .......... .......... .......... .......... .......... 30% 202M 9s Step #1: 677050K .......... .......... .......... .......... .......... 30% 196M 9s Step #1: 677100K .......... .......... .......... .......... .......... 30% 209M 9s Step #1: 677150K .......... .......... .......... .......... .......... 30% 136M 9s Step #1: 677200K .......... .......... .......... .......... .......... 30% 180M 9s Step #1: 677250K .......... .......... .......... .......... .......... 30% 211M 9s Step #1: 677300K .......... .......... .......... .......... .......... 30% 205M 9s Step #1: 677350K .......... .......... .......... .......... .......... 30% 175M 9s Step #1: 677400K .......... .......... .......... .......... .......... 30% 202M 9s Step #1: 677450K .......... .......... .......... .......... .......... 30% 185M 9s Step #1: 677500K .......... .......... .......... .......... .......... 30% 216M 9s Step #1: 677550K .......... .......... .......... .......... .......... 30% 157M 9s Step #1: 677600K .......... .......... .......... .......... .......... 30% 200M 9s Step #1: 677650K .......... .......... .......... .......... .......... 30% 188M 9s Step #1: 677700K .......... .......... .......... .......... .......... 30% 156M 9s Step #1: 677750K .......... .......... .......... .......... .......... 30% 173M 9s Step #1: 677800K .......... .......... .......... .......... .......... 30% 154M 9s Step #1: 677850K .......... .......... .......... .......... .......... 30% 62.1M 9s Step #1: 677900K .......... .......... .......... .......... .......... 30% 168M 9s Step #1: 677950K .......... .......... .......... .......... .......... 30% 152M 9s Step #1: 678000K .......... .......... .......... .......... .......... 30% 189M 9s Step #1: 678050K .......... .......... .......... .......... .......... 30% 201M 9s Step #1: 678100K .......... .......... .......... .......... .......... 30% 220M 9s Step #1: 678150K .......... .......... .......... .......... .......... 30% 163M 9s Step #1: 678200K .......... .......... .......... .......... .......... 30% 195M 9s Step #1: 678250K .......... .......... .......... .......... .......... 30% 214M 9s Step #1: 678300K .......... .......... .......... .......... .......... 30% 177M 9s Step #1: 678350K .......... .......... .......... .......... .......... 30% 158M 9s Step #1: 678400K .......... .......... .......... .......... .......... 30% 199M 9s Step #1: 678450K .......... .......... .......... .......... .......... 30% 213M 9s Step #1: 678500K .......... .......... .......... .......... .......... 30% 204M 9s Step #1: 678550K .......... .......... .......... .......... .......... 30% 192M 9s Step #1: 678600K .......... .......... .......... .......... .......... 30% 172M 9s Step #1: 678650K .......... .......... .......... .......... .......... 30% 189M 9s Step #1: 678700K .......... .......... .......... .......... .......... 30% 205M 9s Step #1: 678750K .......... .......... .......... .......... .......... 30% 172M 9s Step #1: 678800K .......... .......... .......... .......... .......... 30% 176M 9s Step #1: 678850K .......... .......... .......... .......... .......... 30% 211M 9s Step #1: 678900K .......... .......... .......... .......... .......... 30% 207M 9s Step #1: 678950K .......... .......... .......... .......... .......... 30% 173M 9s Step #1: 679000K .......... .......... .......... .......... .......... 30% 189M 9s Step #1: 679050K .......... .......... .......... .......... .......... 30% 207M 9s Step #1: 679100K .......... .......... .......... .......... .......... 30% 186M 9s Step #1: 679150K .......... .......... .......... .......... .......... 30% 173M 9s Step #1: 679200K .......... .......... .......... .......... .......... 30% 215M 9s Step #1: 679250K .......... .......... .......... .......... .......... 30% 197M 9s Step #1: 679300K .......... .......... .......... .......... .......... 30% 208M 9s Step #1: 679350K .......... .......... .......... .......... .......... 30% 167M 9s Step #1: 679400K .......... .......... .......... .......... .......... 30% 198M 9s Step #1: 679450K .......... .......... .......... .......... .......... 30% 209M 9s Step #1: 679500K .......... .......... .......... .......... .......... 30% 191M 9s Step #1: 679550K .......... .......... .......... .......... .......... 30% 174M 9s Step #1: 679600K .......... .......... .......... .......... .......... 30% 203M 9s Step #1: 679650K .......... .......... .......... .......... .......... 30% 66.1M 9s Step #1: 679700K .......... .......... .......... .......... .......... 30% 218M 9s Step #1: 679750K .......... .......... .......... .......... .......... 30% 187M 9s Step #1: 679800K .......... .......... .......... .......... .......... 30% 209M 9s Step #1: 679850K .......... .......... .......... .......... .......... 30% 198M 9s Step #1: 679900K .......... .......... .......... .......... .......... 30% 194M 9s Step #1: 679950K .......... .......... .......... .......... .......... 30% 176M 9s Step #1: 680000K .......... .......... .......... .......... .......... 30% 218M 9s Step #1: 680050K .......... .......... .......... .......... .......... 30% 206M 9s Step #1: 680100K .......... .......... .......... .......... .......... 30% 198M 9s Step #1: 680150K .......... .......... .......... .......... .......... 30% 164M 9s Step #1: 680200K .......... .......... .......... .......... .......... 30% 67.2M 9s Step #1: 680250K .......... .......... .......... .......... .......... 30% 222M 9s Step #1: 680300K .......... .......... .......... .......... .......... 30% 220M 9s Step #1: 680350K .......... .......... .......... .......... .......... 30% 171M 9s Step #1: 680400K .......... .......... .......... .......... .......... 30% 197M 9s Step #1: 680450K .......... .......... .......... .......... .......... 30% 191M 9s Step #1: 680500K .......... .......... .......... .......... .......... 30% 201M 9s Step #1: 680550K .......... .......... .......... .......... .......... 30% 178M 9s Step #1: 680600K .......... .......... .......... .......... .......... 30% 184M 9s Step #1: 680650K .......... .......... .......... .......... .......... 30% 195M 9s Step #1: 680700K .......... .......... .......... .......... .......... 30% 211M 9s Step #1: 680750K .......... .......... .......... .......... .......... 30% 174M 9s Step #1: 680800K .......... .......... .......... .......... .......... 30% 199M 9s Step #1: 680850K .......... .......... .......... .......... .......... 30% 180M 9s Step #1: 680900K .......... .......... .......... .......... .......... 30% 213M 9s Step #1: 680950K .......... .......... .......... .......... .......... 30% 178M 9s Step #1: 681000K .......... .......... .......... .......... .......... 30% 191M 9s Step #1: 681050K .......... .......... .......... .......... .......... 30% 209M 9s Step #1: 681100K .......... .......... .......... .......... .......... 30% 175M 9s Step #1: 681150K .......... .......... .......... .......... .......... 30% 157M 9s Step #1: 681200K .......... .......... .......... .......... .......... 30% 190M 9s Step #1: 681250K .......... .......... .......... .......... .......... 30% 192M 9s Step #1: 681300K .......... .......... .......... .......... .......... 30% 206M 9s Step #1: 681350K .......... .......... .......... .......... .......... 30% 190M 9s Step #1: 681400K .......... .......... .......... .......... .......... 30% 151M 9s Step #1: 681450K .......... .......... .......... .......... .......... 30% 193M 9s Step #1: 681500K .......... .......... .......... .......... .......... 30% 184M 9s Step #1: 681550K .......... .......... .......... .......... .......... 30% 169M 9s Step #1: 681600K .......... .......... .......... .......... .......... 30% 209M 9s Step #1: 681650K .......... .......... .......... .......... .......... 30% 198M 9s Step #1: 681700K .......... .......... .......... .......... .......... 30% 199M 9s Step #1: 681750K .......... .......... .......... .......... .......... 30% 183M 9s Step #1: 681800K .......... .......... .......... .......... .......... 30% 218M 9s Step #1: 681850K .......... .......... .......... .......... .......... 30% 215M 9s Step #1: 681900K .......... .......... .......... .......... .......... 30% 189M 9s Step #1: 681950K .......... .......... .......... .......... .......... 30% 163M 9s Step #1: 682000K .......... .......... .......... .......... .......... 30% 188M 9s Step #1: 682050K .......... .......... .......... .......... .......... 30% 191M 9s Step #1: 682100K .......... .......... .......... .......... .......... 30% 190M 9s Step #1: 682150K .......... .......... .......... .......... .......... 30% 167M 9s Step #1: 682200K .......... .......... .......... .......... .......... 30% 187M 9s Step #1: 682250K .......... .......... .......... .......... .......... 30% 187M 9s Step #1: 682300K .......... .......... .......... .......... .......... 30% 200M 9s Step #1: 682350K .......... .......... .......... .......... .......... 30% 173M 9s Step #1: 682400K .......... .......... .......... .......... .......... 30% 189M 9s Step #1: 682450K .......... .......... .......... .......... .......... 30% 191M 9s Step #1: 682500K .......... .......... .......... .......... .......... 30% 196M 9s Step #1: 682550K .......... .......... .......... .......... .......... 30% 186M 9s Step #1: 682600K .......... .......... .......... .......... .......... 30% 219M 9s Step #1: 682650K .......... .......... .......... .......... .......... 30% 193M 9s Step #1: 682700K .......... .......... .......... .......... .......... 30% 220M 9s Step #1: 682750K .......... .......... .......... .......... .......... 30% 177M 9s Step #1: 682800K .......... .......... .......... .......... .......... 30% 182M 9s Step #1: 682850K .......... .......... .......... .......... .......... 30% 194M 9s Step #1: 682900K .......... .......... .......... .......... .......... 30% 192M 9s Step #1: 682950K .......... .......... .......... .......... .......... 30% 193M 9s Step #1: 683000K .......... .......... .......... .......... .......... 30% 239M 9s Step #1: 683050K .......... .......... .......... .......... .......... 30% 202M 9s Step #1: 683100K .......... .......... .......... .......... .......... 30% 187M 9s Step #1: 683150K .......... .......... .......... .......... .......... 30% 181M 9s Step #1: 683200K .......... .......... .......... .......... .......... 30% 64.6M 9s Step #1: 683250K .......... .......... .......... .......... .......... 30% 229M 9s Step #1: 683300K .......... .......... .......... .......... .......... 30% 222M 9s Step #1: 683350K .......... .......... .......... .......... .......... 30% 185M 9s Step #1: 683400K .......... .......... .......... .......... .......... 30% 231M 9s Step #1: 683450K .......... .......... .......... .......... .......... 30% 187M 9s Step #1: 683500K .......... .......... .......... .......... .......... 30% 189M 9s Step #1: 683550K .......... .......... .......... .......... .......... 30% 173M 9s Step #1: 683600K .......... .......... .......... .......... .......... 30% 215M 9s Step #1: 683650K .......... .......... .......... .......... .......... 30% 207M 9s Step #1: 683700K .......... .......... .......... .......... .......... 30% 193M 9s Step #1: 683750K .......... .......... .......... .......... .......... 30% 178M 9s Step #1: 683800K .......... .......... .......... .......... .......... 30% 203M 9s Step #1: 683850K .......... .......... .......... .......... .......... 30% 199M 9s Step #1: 683900K .......... .......... .......... .......... .......... 30% 66.3M 9s Step #1: 683950K .......... .......... .......... .......... .......... 30% 150M 9s Step #1: 684000K .......... .......... .......... .......... .......... 30% 208M 9s Step #1: 684050K .......... .......... .......... .......... .......... 30% 197M 9s Step #1: 684100K .......... .......... .......... .......... .......... 30% 209M 9s Step #1: 684150K .......... .......... .......... .......... .......... 30% 185M 9s Step #1: 684200K .......... .......... .......... .......... .......... 30% 182M 9s Step #1: 684250K .......... .......... .......... .......... .......... 30% 180M 9s Step #1: 684300K .......... .......... .......... .......... .......... 30% 183M 9s Step #1: 684350K .......... .......... .......... .......... .......... 30% 173M 9s Step #1: 684400K .......... .......... .......... .......... .......... 30% 198M 9s Step #1: 684450K .......... .......... .......... .......... .......... 30% 167M 9s Step #1: 684500K .......... .......... .......... .......... .......... 30% 202M 9s Step #1: 684550K .......... .......... .......... .......... .......... 30% 167M 9s Step #1: 684600K .......... .......... .......... .......... .......... 30% 208M 9s Step #1: 684650K .......... .......... .......... .......... .......... 30% 198M 9s Step #1: 684700K .......... .......... .......... .......... .......... 30% 168M 9s Step #1: 684750K .......... .......... .......... .......... .......... 30% 160M 9s Step #1: 684800K .......... .......... .......... .......... .......... 30% 194M 9s Step #1: 684850K .......... .......... .......... .......... .......... 30% 188M 9s Step #1: 684900K .......... .......... .......... .......... .......... 30% 181M 9s Step #1: 684950K .......... .......... .......... .......... .......... 30% 172M 9s Step #1: 685000K .......... .......... .......... .......... .......... 30% 181M 9s Step #1: 685050K .......... .......... .......... .......... .......... 30% 203M 9s Step #1: 685100K .......... .......... .......... .......... .......... 30% 194M 9s Step #1: 685150K .......... .......... .......... .......... .......... 30% 175M 9s Step #1: 685200K .......... .......... .......... .......... .......... 30% 189M 9s Step #1: 685250K .......... .......... .......... .......... .......... 30% 212M 9s Step #1: 685300K .......... .......... .......... .......... .......... 30% 187M 9s Step #1: 685350K .......... .......... .......... .......... .......... 30% 166M 9s Step #1: 685400K .......... .......... .......... .......... .......... 30% 201M 9s Step #1: 685450K .......... .......... .......... .......... .......... 30% 70.4M 9s Step #1: 685500K .......... .......... .......... .......... .......... 30% 190M 9s Step #1: 685550K .......... .......... .......... .......... .......... 30% 187M 9s Step #1: 685600K .......... .......... .......... .......... .......... 30% 182M 9s Step #1: 685650K .......... .......... .......... .......... .......... 30% 189M 9s Step #1: 685700K .......... .......... .......... .......... .......... 30% 195M 9s Step #1: 685750K .......... .......... .......... .......... .......... 30% 171M 9s Step #1: 685800K .......... .......... .......... .......... .......... 30% 195M 9s Step #1: 685850K .......... .......... .......... .......... .......... 30% 198M 9s Step #1: 685900K .......... .......... .......... .......... .......... 30% 200M 9s Step #1: 685950K .......... .......... .......... .......... .......... 30% 175M 9s Step #1: 686000K .......... .......... .......... .......... .......... 30% 181M 9s Step #1: 686050K .......... .......... .......... .......... .......... 30% 195M 9s Step #1: 686100K .......... .......... .......... .......... .......... 30% 206M 9s Step #1: 686150K .......... .......... .......... .......... .......... 30% 176M 9s Step #1: 686200K .......... .......... .......... .......... .......... 30% 184M 9s Step #1: 686250K .......... .......... .......... .......... .......... 30% 181M 9s Step #1: 686300K .......... .......... .......... .......... .......... 30% 189M 9s Step #1: 686350K .......... .......... .......... .......... .......... 30% 152M 9s Step #1: 686400K .......... .......... .......... .......... .......... 30% 208M 9s Step #1: 686450K .......... .......... .......... .......... .......... 30% 202M 9s Step #1: 686500K .......... .......... .......... .......... .......... 30% 181M 9s Step #1: 686550K .......... .......... .......... .......... .......... 30% 178M 9s Step #1: 686600K .......... .......... .......... .......... .......... 30% 195M 9s Step #1: 686650K .......... .......... .......... .......... .......... 30% 199M 9s Step #1: 686700K .......... .......... .......... .......... .......... 30% 200M 9s Step #1: 686750K .......... .......... .......... .......... .......... 30% 151M 9s Step #1: 686800K .......... .......... .......... .......... .......... 30% 194M 9s Step #1: 686850K .......... .......... .......... .......... .......... 30% 201M 9s Step #1: 686900K .......... .......... .......... .......... .......... 30% 208M 9s Step #1: 686950K .......... .......... .......... .......... .......... 30% 167M 9s Step #1: 687000K .......... .......... .......... .......... .......... 30% 198M 9s Step #1: 687050K .......... .......... .......... .......... .......... 30% 215M 9s Step #1: 687100K .......... .......... .......... .......... .......... 30% 204M 9s Step #1: 687150K .......... .......... .......... .......... .......... 30% 159M 9s Step #1: 687200K .......... .......... .......... .......... .......... 30% 195M 9s Step #1: 687250K .......... .......... .......... .......... .......... 30% 189M 9s Step #1: 687300K .......... .......... .......... .......... .......... 30% 208M 9s Step #1: 687350K .......... .......... .......... .......... .......... 30% 181M 9s Step #1: 687400K .......... .......... .......... .......... .......... 30% 198M 9s Step #1: 687450K .......... .......... .......... .......... .......... 30% 205M 9s Step #1: 687500K .......... .......... .......... .......... .......... 30% 202M 9s Step #1: 687550K .......... .......... .......... .......... .......... 30% 163M 9s Step #1: 687600K .......... .......... .......... .......... .......... 30% 200M 9s Step #1: 687650K .......... .......... .......... .......... .......... 30% 186M 9s Step #1: 687700K .......... .......... .......... .......... .......... 30% 176M 9s Step #1: 687750K .......... .......... .......... .......... .......... 30% 174M 9s Step #1: 687800K .......... .......... .......... .......... .......... 30% 190M 9s Step #1: 687850K .......... .......... .......... .......... .......... 30% 204M 9s Step #1: 687900K .......... .......... .......... .......... .......... 30% 194M 9s Step #1: 687950K .......... .......... .......... .......... .......... 30% 142M 9s Step #1: 688000K .......... .......... .......... .......... .......... 30% 202M 9s Step #1: 688050K .......... .......... .......... .......... .......... 30% 188M 9s Step #1: 688100K .......... .......... .......... .......... .......... 30% 197M 9s Step #1: 688150K .......... .......... .......... .......... .......... 30% 171M 9s Step #1: 688200K .......... .......... .......... .......... .......... 30% 199M 9s Step #1: 688250K .......... .......... .......... .......... .......... 30% 199M 9s Step #1: 688300K .......... .......... .......... .......... .......... 30% 208M 9s Step #1: 688350K .......... .......... .......... .......... .......... 30% 171M 9s Step #1: 688400K .......... .......... .......... .......... .......... 30% 211M 9s Step #1: 688450K .......... .......... .......... .......... .......... 30% 210M 9s Step #1: 688500K .......... .......... .......... .......... .......... 30% 201M 9s Step #1: 688550K .......... .......... .......... .......... .......... 30% 162M 9s Step #1: 688600K .......... .......... .......... .......... .......... 30% 188M 9s Step #1: 688650K .......... .......... .......... .......... .......... 30% 206M 9s Step #1: 688700K .......... .......... .......... .......... .......... 30% 206M 9s Step #1: 688750K .......... .......... .......... .......... .......... 30% 166M 9s Step #1: 688800K .......... .......... .......... .......... .......... 30% 194M 9s Step #1: 688850K .......... .......... .......... .......... .......... 30% 216M 9s Step #1: 688900K .......... .......... .......... .......... .......... 30% 204M 9s Step #1: 688950K .......... .......... .......... .......... .......... 30% 161M 9s Step #1: 689000K .......... .......... .......... .......... .......... 30% 196M 9s Step #1: 689050K .......... .......... .......... .......... .......... 30% 68.4M 9s Step #1: 689100K .......... .......... .......... .......... .......... 30% 225M 9s Step #1: 689150K .......... .......... .......... .......... .......... 30% 176M 9s Step #1: 689200K .......... .......... .......... .......... .......... 30% 223M 9s Step #1: 689250K .......... .......... .......... .......... .......... 30% 220M 9s Step #1: 689300K .......... .......... .......... .......... .......... 30% 182M 9s Step #1: 689350K .......... .......... .......... .......... .......... 30% 190M 9s Step #1: 689400K .......... .......... .......... .......... .......... 30% 201M 9s Step #1: 689450K .......... .......... .......... .......... .......... 30% 232M 9s Step #1: 689500K .......... .......... .......... .......... .......... 30% 205M 9s Step #1: 689550K .......... .......... .......... .......... .......... 30% 164M 9s Step #1: 689600K .......... .......... .......... .......... .......... 30% 181M 9s Step #1: 689650K .......... .......... .......... .......... .......... 30% 208M 9s Step #1: 689700K .......... .......... .......... .......... .......... 30% 203M 9s Step #1: 689750K .......... .......... .......... .......... .......... 30% 191M 9s Step #1: 689800K .......... .......... .......... .......... .......... 30% 207M 9s Step #1: 689850K .......... .......... .......... .......... .......... 30% 207M 9s Step #1: 689900K .......... .......... .......... .......... .......... 30% 190M 9s Step #1: 689950K .......... .......... .......... .......... .......... 30% 172M 9s Step #1: 690000K .......... .......... .......... .......... .......... 30% 209M 9s Step #1: 690050K .......... .......... .......... .......... .......... 30% 199M 9s Step #1: 690100K .......... .......... .......... .......... .......... 30% 168M 9s Step #1: 690150K .......... .......... .......... .......... .......... 30% 170M 9s Step #1: 690200K .......... .......... .......... .......... .......... 30% 188M 9s Step #1: 690250K .......... .......... .......... .......... .......... 30% 198M 9s Step #1: 690300K .......... .......... .......... .......... .......... 30% 244M 9s Step #1: 690350K .......... .......... .......... .......... .......... 30% 204M 9s Step #1: 690400K .......... .......... .......... .......... .......... 30% 230M 9s Step #1: 690450K .......... .......... .......... .......... .......... 30% 240M 9s Step #1: 690500K .......... .......... .......... .......... .......... 30% 225M 9s Step #1: 690550K .......... .......... .......... .......... .......... 30% 206M 9s Step #1: 690600K .......... .......... .......... .......... .......... 30% 240M 9s Step #1: 690650K .......... .......... .......... .......... .......... 30% 255M 9s Step #1: 690700K .......... .......... .......... .......... .......... 30% 218M 9s Step #1: 690750K .......... .......... .......... .......... .......... 30% 179M 9s Step #1: 690800K .......... .......... .......... .......... .......... 30% 249M 9s Step #1: 690850K .......... .......... .......... .......... .......... 30% 238M 9s Step #1: 690900K .......... .......... .......... .......... .......... 30% 249M 9s Step #1: 690950K .......... .......... .......... .......... .......... 30% 197M 9s Step #1: 691000K .......... .......... .......... .......... .......... 30% 235M 9s Step #1: 691050K .......... .......... .......... .......... .......... 30% 228M 9s Step #1: 691100K .......... .......... .......... .......... .......... 30% 139M 9s Step #1: 691150K .......... .......... .......... .......... .......... 30% 172M 9s Step #1: 691200K .......... .......... .......... .......... .......... 30% 196M 9s Step #1: 691250K .......... .......... .......... .......... .......... 30% 188M 9s Step #1: 691300K .......... .......... .......... .......... .......... 30% 206M 9s Step #1: 691350K .......... .......... .......... .......... .......... 30% 184M 9s Step #1: 691400K .......... .......... .......... .......... .......... 30% 185M 9s Step #1: 691450K .......... .......... .......... .......... .......... 30% 198M 9s Step #1: 691500K .......... .......... .......... .......... .......... 30% 201M 9s Step #1: 691550K .......... .......... .......... .......... .......... 30% 178M 9s Step #1: 691600K .......... .......... .......... .......... .......... 30% 184M 9s Step #1: 691650K .......... .......... .......... .......... .......... 30% 205M 9s Step #1: 691700K .......... .......... .......... .......... .......... 30% 202M 9s Step #1: 691750K .......... .......... .......... .......... .......... 30% 177M 9s Step #1: 691800K .......... .......... .......... .......... .......... 30% 196M 9s Step #1: 691850K .......... .......... .......... .......... .......... 30% 195M 9s Step #1: 691900K .......... .......... .......... .......... .......... 30% 194M 9s Step #1: 691950K .......... .......... .......... .......... .......... 30% 151M 9s Step #1: 692000K .......... .......... .......... .......... .......... 30% 178M 9s Step #1: 692050K .......... .......... .......... .......... .......... 30% 211M 9s Step #1: 692100K .......... .......... .......... .......... .......... 30% 183M 9s Step #1: 692150K .......... .......... .......... .......... .......... 30% 177M 9s Step #1: 692200K .......... .......... .......... .......... .......... 30% 204M 9s Step #1: 692250K .......... .......... .......... .......... .......... 30% 196M 9s Step #1: 692300K .......... .......... .......... .......... .......... 30% 199M 9s Step #1: 692350K .......... .......... .......... .......... .......... 30% 154M 9s Step #1: 692400K .......... .......... .......... .......... .......... 30% 190M 9s Step #1: 692450K .......... .......... .......... .......... .......... 30% 205M 9s Step #1: 692500K .......... .......... .......... .......... .......... 30% 192M 9s Step #1: 692550K .......... .......... .......... .......... .......... 30% 173M 9s Step #1: 692600K .......... .......... .......... .......... .......... 30% 193M 9s Step #1: 692650K .......... .......... .......... .......... .......... 30% 194M 9s Step #1: 692700K .......... .......... .......... .......... .......... 30% 186M 9s Step #1: 692750K .......... .......... .......... .......... .......... 30% 160M 9s Step #1: 692800K .......... .......... .......... .......... .......... 30% 213M 9s Step #1: 692850K .......... .......... .......... .......... .......... 30% 204M 9s Step #1: 692900K .......... .......... .......... .......... .......... 30% 190M 9s Step #1: 692950K .......... .......... .......... .......... .......... 30% 163M 9s Step #1: 693000K .......... .......... .......... .......... .......... 30% 191M 9s Step #1: 693050K .......... .......... .......... .......... .......... 30% 197M 9s Step #1: 693100K .......... .......... .......... .......... .......... 30% 203M 9s Step #1: 693150K .......... .......... .......... .......... .......... 30% 170M 9s Step #1: 693200K .......... .......... .......... .......... .......... 30% 193M 9s Step #1: 693250K .......... .......... .......... .......... .......... 30% 190M 9s Step #1: 693300K .......... .......... .......... .......... .......... 30% 185M 9s Step #1: 693350K .......... .......... .......... .......... .......... 30% 177M 9s Step #1: 693400K .......... .......... .......... .......... .......... 30% 193M 9s Step #1: 693450K .......... .......... .......... .......... .......... 30% 204M 9s Step #1: 693500K .......... .......... .......... .......... .......... 30% 220M 9s Step #1: 693550K .......... .......... .......... .......... .......... 30% 169M 9s Step #1: 693600K .......... .......... .......... .......... .......... 30% 198M 9s Step #1: 693650K .......... .......... .......... .......... .......... 30% 186M 9s Step #1: 693700K .......... .......... .......... .......... .......... 30% 210M 9s Step #1: 693750K .......... .......... .......... .......... .......... 30% 166M 9s Step #1: 693800K .......... .......... .......... .......... .......... 30% 197M 9s Step #1: 693850K .......... .......... .......... .......... .......... 30% 199M 9s Step #1: 693900K .......... .......... .......... .......... .......... 30% 209M 9s Step #1: 693950K .......... .......... .......... .......... .......... 30% 148M 9s Step #1: 694000K .......... .......... .......... .......... .......... 30% 189M 9s Step #1: 694050K .......... .......... .......... .......... .......... 30% 205M 9s Step #1: 694100K .......... .......... .......... .......... .......... 30% 203M 9s Step #1: 694150K .......... .......... .......... .......... .......... 30% 175M 9s Step #1: 694200K .......... .......... .......... .......... .......... 30% 193M 9s Step #1: 694250K .......... .......... .......... .......... .......... 30% 181M 9s Step #1: 694300K .......... .......... .......... .......... .......... 30% 198M 9s Step #1: 694350K .......... .......... .......... .......... .......... 30% 167M 9s Step #1: 694400K .......... .......... .......... .......... .......... 30% 194M 9s Step #1: 694450K .......... .......... .......... .......... .......... 30% 187M 9s Step #1: 694500K .......... .......... .......... .......... .......... 30% 191M 9s Step #1: 694550K .......... .......... .......... .......... .......... 30% 176M 9s Step #1: 694600K .......... .......... .......... .......... .......... 30% 211M 9s Step #1: 694650K .......... .......... .......... .......... .......... 30% 209M 9s Step #1: 694700K .......... .......... .......... .......... .......... 30% 174M 9s Step #1: 694750K .......... .......... .......... .......... .......... 30% 169M 9s Step #1: 694800K .......... .......... .......... .......... .......... 30% 197M 9s Step #1: 694850K .......... .......... .......... .......... .......... 30% 194M 9s Step #1: 694900K .......... .......... .......... .......... .......... 30% 192M 9s Step #1: 694950K .......... .......... .......... .......... .......... 30% 164M 9s Step #1: 695000K .......... .......... .......... .......... .......... 30% 187M 9s Step #1: 695050K .......... .......... .......... .......... .......... 30% 205M 9s Step #1: 695100K .......... .......... .......... .......... .......... 30% 210M 9s Step #1: 695150K .......... .......... .......... .......... .......... 30% 170M 9s Step #1: 695200K .......... .......... .......... .......... .......... 30% 174M 9s Step #1: 695250K .......... .......... .......... .......... .......... 30% 185M 9s Step #1: 695300K .......... .......... .......... .......... .......... 30% 195M 9s Step #1: 695350K .......... .......... .......... .......... .......... 30% 178M 9s Step #1: 695400K .......... .......... .......... .......... .......... 30% 206M 9s Step #1: 695450K .......... .......... .......... .......... .......... 30% 173M 9s Step #1: 695500K .......... .......... .......... .......... .......... 30% 211M 9s Step #1: 695550K .......... .......... .......... .......... .......... 30% 164M 9s Step #1: 695600K .......... .......... .......... .......... .......... 30% 193M 9s Step #1: 695650K .......... .......... .......... .......... .......... 30% 208M 9s Step #1: 695700K .......... .......... .......... .......... .......... 30% 179M 9s Step #1: 695750K .......... .......... .......... .......... .......... 30% 165M 9s Step #1: 695800K .......... .......... .......... .......... .......... 30% 199M 9s Step #1: 695850K .......... .......... .......... .......... .......... 30% 210M 9s Step #1: 695900K .......... .......... .......... .......... .......... 30% 197M 9s Step #1: 695950K .......... .......... .......... .......... .......... 30% 176M 9s Step #1: 696000K .......... .......... .......... .......... .......... 30% 191M 9s Step #1: 696050K .......... .......... .......... .......... .......... 30% 181M 9s Step #1: 696100K .......... .......... .......... .......... .......... 30% 206M 9s Step #1: 696150K .......... .......... .......... .......... .......... 30% 177M 9s Step #1: 696200K .......... .......... .......... .......... .......... 30% 205M 9s Step #1: 696250K .......... .......... .......... .......... .......... 30% 173M 9s Step #1: 696300K .......... .......... .......... .......... .......... 30% 197M 9s Step #1: 696350K .......... .......... .......... .......... .......... 30% 167M 9s Step #1: 696400K .......... .......... .......... .......... .......... 30% 206M 9s Step #1: 696450K .......... .......... .......... .......... .......... 30% 187M 9s Step #1: 696500K .......... .......... .......... .......... .......... 30% 166M 9s Step #1: 696550K .......... .......... .......... .......... .......... 30% 175M 9s Step #1: 696600K .......... .......... .......... .......... .......... 30% 202M 9s Step #1: 696650K .......... .......... .......... .......... .......... 30% 196M 9s Step #1: 696700K .......... .......... .......... .......... .......... 30% 195M 9s Step #1: 696750K .......... .......... .......... .......... .......... 30% 177M 9s Step #1: 696800K .......... .......... .......... .......... .......... 30% 211M 9s Step #1: 696850K .......... .......... .......... .......... .......... 30% 207M 9s Step #1: 696900K .......... .......... .......... .......... .......... 30% 189M 9s Step #1: 696950K .......... .......... .......... .......... .......... 30% 177M 9s Step #1: 697000K .......... .......... .......... .......... .......... 30% 174M 9s Step #1: 697050K .......... .......... .......... .......... .......... 30% 201M 9s Step #1: 697100K .......... .......... .......... .......... .......... 30% 200M 9s Step #1: 697150K .......... .......... .......... .......... .......... 30% 164M 9s Step #1: 697200K .......... .......... .......... .......... .......... 30% 183M 9s Step #1: 697250K .......... .......... .......... .......... .......... 30% 182M 9s Step #1: 697300K .......... .......... .......... .......... .......... 30% 235M 9s Step #1: 697350K .......... .......... .......... .......... .......... 30% 201M 9s Step #1: 697400K .......... .......... .......... .......... .......... 30% 197M 9s Step #1: 697450K .......... .......... .......... .......... .......... 30% 219M 9s Step #1: 697500K .......... .......... .......... .......... .......... 30% 188M 9s Step #1: 697550K .......... .......... .......... .......... .......... 30% 166M 9s Step #1: 697600K .......... .......... .......... .......... .......... 30% 197M 9s Step #1: 697650K .......... .......... .......... .......... .......... 30% 209M 9s Step #1: 697700K .......... .......... .......... .......... .......... 30% 196M 9s Step #1: 697750K .......... .......... .......... .......... .......... 30% 167M 9s Step #1: 697800K .......... .......... .......... .......... .......... 30% 181M 9s Step #1: 697850K .......... .......... .......... .......... .......... 30% 207M 9s Step #1: 697900K .......... .......... .......... .......... .......... 30% 192M 9s Step #1: 697950K .......... .......... .......... .......... .......... 30% 168M 9s Step #1: 698000K .......... .......... .......... .......... .......... 30% 170M 9s Step #1: 698050K .......... .......... .......... .......... .......... 30% 193M 9s Step #1: 698100K .......... .......... .......... .......... .......... 30% 215M 9s Step #1: 698150K .......... .......... .......... .......... .......... 30% 190M 9s Step #1: 698200K .......... .......... .......... .......... .......... 30% 191M 9s Step #1: 698250K .......... .......... .......... .......... .......... 30% 188M 9s Step #1: 698300K .......... .......... .......... .......... .......... 30% 189M 9s Step #1: 698350K .......... .......... .......... .......... .......... 30% 166M 9s Step #1: 698400K .......... .......... .......... .......... .......... 31% 214M 9s Step #1: 698450K .......... .......... .......... .......... .......... 31% 183M 9s Step #1: 698500K .......... .......... .......... .......... .......... 31% 207M 9s Step #1: 698550K .......... .......... .......... .......... .......... 31% 165M 9s Step #1: 698600K .......... .......... .......... .......... .......... 31% 206M 9s Step #1: 698650K .......... .......... .......... .......... .......... 31% 206M 9s Step #1: 698700K .......... .......... .......... .......... .......... 31% 192M 9s Step #1: 698750K .......... .......... .......... .......... .......... 31% 172M 9s Step #1: 698800K .......... .......... .......... .......... .......... 31% 186M 9s Step #1: 698850K .......... .......... .......... .......... .......... 31% 197M 9s Step #1: 698900K .......... .......... .......... .......... .......... 31% 205M 9s Step #1: 698950K .......... .......... .......... .......... .......... 31% 191M 9s Step #1: 699000K .......... .......... .......... .......... .......... 31% 188M 9s Step #1: 699050K .......... .......... .......... .......... .......... 31% 168M 9s Step #1: 699100K .......... .......... .......... .......... .......... 31% 204M 9s Step #1: 699150K .......... .......... .......... .......... .......... 31% 175M 9s Step #1: 699200K .......... .......... .......... .......... .......... 31% 200M 9s Step #1: 699250K .......... .......... .......... .......... .......... 31% 199M 9s Step #1: 699300K .......... .......... .......... .......... .......... 31% 186M 9s Step #1: 699350K .......... .......... .......... .......... .......... 31% 186M 9s Step #1: 699400K .......... .......... .......... .......... .......... 31% 198M 9s Step #1: 699450K .......... .......... .......... .......... .......... 31% 203M 9s Step #1: 699500K .......... .......... .......... .......... .......... 31% 249M 9s Step #1: 699550K .......... .......... .......... .......... .......... 31% 131M 9s Step #1: 699600K .......... .......... .......... .......... .......... 31% 206M 9s Step #1: 699650K .......... .......... .......... .......... .......... 31% 208M 9s Step #1: 699700K .......... .......... .......... .......... .......... 31% 197M 9s Step #1: 699750K .......... .......... .......... .......... .......... 31% 182M 9s Step #1: 699800K .......... .......... .......... .......... .......... 31% 170M 9s Step #1: 699850K .......... .......... .......... .......... .......... 31% 197M 9s Step #1: 699900K .......... .......... .......... .......... .......... 31% 171M 9s Step #1: 699950K .......... .......... .......... .......... .......... 31% 144M 9s Step #1: 700000K .......... .......... .......... .......... .......... 31% 184M 9s Step #1: 700050K .......... .......... .......... .......... .......... 31% 181M 9s Step #1: 700100K .......... .......... .......... .......... .......... 31% 218M 9s Step #1: 700150K .......... .......... .......... .......... .......... 31% 179M 9s Step #1: 700200K .......... .......... .......... .......... .......... 31% 189M 9s Step #1: 700250K .......... .......... .......... .......... .......... 31% 203M 9s Step #1: 700300K .......... .......... .......... .......... .......... 31% 193M 9s Step #1: 700350K .......... .......... .......... .......... .......... 31% 169M 9s Step #1: 700400K .......... .......... .......... .......... .......... 31% 198M 9s Step #1: 700450K .......... .......... .......... .......... .......... 31% 200M 9s Step #1: 700500K .......... .......... .......... .......... .......... 31% 199M 9s Step #1: 700550K .......... .......... .......... .......... .......... 31% 174M 9s Step #1: 700600K .......... .......... .......... .......... .......... 31% 190M 9s Step #1: 700650K .......... .......... .......... .......... .......... 31% 187M 9s Step #1: 700700K .......... .......... .......... .......... .......... 31% 201M 9s Step #1: 700750K .......... .......... .......... .......... .......... 31% 171M 9s Step #1: 700800K .......... .......... .......... .......... .......... 31% 202M 9s Step #1: 700850K .......... .......... .......... .......... .......... 31% 195M 9s Step #1: 700900K .......... .......... .......... .......... .......... 31% 191M 9s Step #1: 700950K .......... .......... .......... .......... .......... 31% 172M 9s Step #1: 701000K .......... .......... .......... .......... .......... 31% 190M 9s Step #1: 701050K .......... .......... .......... .......... .......... 31% 202M 9s Step #1: 701100K .......... .......... .......... .......... .......... 31% 187M 9s Step #1: 701150K .......... .......... .......... .......... .......... 31% 179M 9s Step #1: 701200K .......... .......... .......... .......... .......... 31% 215M 9s Step #1: 701250K .......... .......... .......... .......... .......... 31% 195M 9s Step #1: 701300K .......... .......... .......... .......... .......... 31% 210M 9s Step #1: 701350K .......... .......... .......... .......... .......... 31% 169M 9s Step #1: 701400K .......... .......... .......... .......... .......... 31% 189M 9s Step #1: 701450K .......... .......... .......... .......... .......... 31% 185M 9s Step #1: 701500K .......... .......... .......... .......... .......... 31% 189M 9s Step #1: 701550K .......... .......... .......... .......... .......... 31% 167M 9s Step #1: 701600K .......... .......... .......... .......... .......... 31% 193M 9s Step #1: 701650K .......... .......... .......... .......... .......... 31% 197M 9s Step #1: 701700K .......... .......... .......... .......... .......... 31% 202M 9s Step #1: 701750K .......... .......... .......... .......... .......... 31% 173M 9s Step #1: 701800K .......... .......... .......... .......... .......... 31% 211M 9s Step #1: 701850K .......... .......... .......... .......... .......... 31% 168M 9s Step #1: 701900K .......... .......... .......... .......... .......... 31% 206M 9s Step #1: 701950K .......... .......... .......... .......... .......... 31% 160M 9s Step #1: 702000K .......... .......... .......... .......... .......... 31% 227M 9s Step #1: 702050K .......... .......... .......... .......... .......... 31% 206M 9s Step #1: 702100K .......... .......... .......... .......... .......... 31% 193M 9s Step #1: 702150K .......... .......... .......... .......... .......... 31% 175M 9s Step #1: 702200K .......... .......... .......... .......... .......... 31% 195M 9s Step #1: 702250K .......... .......... .......... .......... .......... 31% 207M 9s Step #1: 702300K .......... .......... .......... .......... .......... 31% 211M 9s Step #1: 702350K .......... .......... .......... .......... .......... 31% 182M 9s Step #1: 702400K .......... .......... .......... .......... .......... 31% 180M 9s Step #1: 702450K .......... .......... .......... .......... .......... 31% 194M 9s Step #1: 702500K .......... .......... .......... .......... .......... 31% 191M 9s Step #1: 702550K .......... .......... .......... .......... .......... 31% 173M 9s Step #1: 702600K .......... .......... .......... .......... .......... 31% 212M 9s Step #1: 702650K .......... .......... .......... .......... .......... 31% 201M 9s Step #1: 702700K .......... .......... .......... .......... .......... 31% 209M 9s Step #1: 702750K .......... .......... .......... .......... .......... 31% 163M 9s Step #1: 702800K .......... .......... .......... .......... .......... 31% 213M 9s Step #1: 702850K .......... .......... .......... .......... .......... 31% 193M 9s Step #1: 702900K .......... .......... .......... .......... .......... 31% 194M 9s Step #1: 702950K .......... .......... .......... .......... .......... 31% 170M 9s Step #1: 703000K .......... .......... .......... .......... .......... 31% 236M 9s Step #1: 703050K .......... .......... .......... .......... .......... 31% 204M 9s Step #1: 703100K .......... .......... .......... .......... .......... 31% 207M 9s Step #1: 703150K .......... .......... .......... .......... .......... 31% 171M 9s Step #1: 703200K .......... .......... .......... .......... .......... 31% 189M 9s Step #1: 703250K .......... .......... .......... .......... .......... 31% 217M 9s Step #1: 703300K .......... .......... .......... .......... .......... 31% 205M 9s Step #1: 703350K .......... .......... .......... .......... .......... 31% 184M 9s Step #1: 703400K .......... .......... .......... .......... .......... 31% 190M 9s Step #1: 703450K .......... .......... .......... .......... .......... 31% 188M 9s Step #1: 703500K .......... .......... .......... .......... .......... 31% 207M 9s Step #1: 703550K .......... .......... .......... .......... .......... 31% 159M 9s Step #1: 703600K .......... .......... .......... .......... .......... 31% 210M 9s Step #1: 703650K .......... .......... .......... .......... .......... 31% 188M 9s Step #1: 703700K .......... .......... .......... .......... .......... 31% 199M 9s Step #1: 703750K .......... .......... .......... .......... .......... 31% 183M 9s Step #1: 703800K .......... .......... .......... .......... .......... 31% 208M 9s Step #1: 703850K .......... .......... .......... .......... .......... 31% 188M 9s Step #1: 703900K .......... .......... .......... .......... .......... 31% 189M 9s Step #1: 703950K .......... .......... .......... .......... .......... 31% 183M 9s Step #1: 704000K .......... .......... .......... .......... .......... 31% 216M 9s Step #1: 704050K .......... .......... .......... .......... .......... 31% 177M 9s Step #1: 704100K .......... .......... .......... .......... .......... 31% 194M 9s Step #1: 704150K .......... .......... .......... .......... .......... 31% 186M 9s Step #1: 704200K .......... .......... .......... .......... .......... 31% 183M 9s Step #1: 704250K .......... .......... .......... .......... .......... 31% 203M 9s Step #1: 704300K .......... .......... .......... .......... .......... 31% 193M 9s Step #1: 704350K .......... .......... .......... .......... .......... 31% 173M 9s Step #1: 704400K .......... .......... .......... .......... .......... 31% 190M 9s Step #1: 704450K .......... .......... .......... .......... .......... 31% 206M 9s Step #1: 704500K .......... .......... .......... .......... .......... 31% 167M 9s Step #1: 704550K .......... .......... .......... .......... .......... 31% 159M 9s Step #1: 704600K .......... .......... .......... .......... .......... 31% 196M 9s Step #1: 704650K .......... .......... .......... .......... .......... 31% 215M 9s Step #1: 704700K .......... .......... .......... .......... .......... 31% 181M 9s Step #1: 704750K .......... .......... .......... .......... .......... 31% 175M 9s Step #1: 704800K .......... .......... .......... .......... .......... 31% 205M 9s Step #1: 704850K .......... .......... .......... .......... .......... 31% 176M 9s Step #1: 704900K .......... .......... .......... .......... .......... 31% 186M 9s Step #1: 704950K .......... .......... .......... .......... .......... 31% 178M 9s Step #1: 705000K .......... .......... .......... .......... .......... 31% 175M 9s Step #1: 705050K .......... .......... .......... .......... .......... 31% 177M 9s Step #1: 705100K .......... .......... .......... .......... .......... 31% 207M 9s Step #1: 705150K .......... .......... .......... .......... .......... 31% 180M 9s Step #1: 705200K .......... .......... .......... .......... .......... 31% 198M 9s Step #1: 705250K .......... .......... .......... .......... .......... 31% 203M 9s Step #1: 705300K .......... .......... .......... .......... .......... 31% 189M 9s Step #1: 705350K .......... .......... .......... .......... .......... 31% 180M 9s Step #1: 705400K .......... .......... .......... .......... .......... 31% 187M 9s Step #1: 705450K .......... .......... .......... .......... .......... 31% 176M 9s Step #1: 705500K .......... .......... .......... .......... .......... 31% 195M 9s Step #1: 705550K .......... .......... .......... .......... .......... 31% 157M 9s Step #1: 705600K .......... .......... .......... .......... .......... 31% 203M 9s Step #1: 705650K .......... .......... .......... .......... .......... 31% 206M 9s Step #1: 705700K .......... .......... .......... .......... .......... 31% 207M 9s Step #1: 705750K .......... .......... .......... .......... .......... 31% 177M 9s Step #1: 705800K .......... .......... .......... .......... .......... 31% 196M 9s Step #1: 705850K .......... .......... .......... .......... .......... 31% 162M 9s Step #1: 705900K .......... .......... .......... .......... .......... 31% 204M 9s Step #1: 705950K .......... .......... .......... .......... .......... 31% 144M 9s Step #1: 706000K .......... .......... .......... .......... .......... 31% 193M 9s Step #1: 706050K .......... .......... .......... .......... .......... 31% 201M 9s Step #1: 706100K .......... .......... .......... .......... .......... 31% 203M 9s Step #1: 706150K .......... .......... .......... .......... .......... 31% 162M 9s Step #1: 706200K .......... .......... .......... .......... .......... 31% 180M 9s Step #1: 706250K .......... .......... .......... .......... .......... 31% 196M 9s Step #1: 706300K .......... .......... .......... .......... .......... 31% 200M 9s Step #1: 706350K .......... .......... .......... .......... .......... 31% 169M 9s Step #1: 706400K .......... .......... .......... .......... .......... 31% 184M 9s Step #1: 706450K .......... .......... .......... .......... .......... 31% 172M 9s Step #1: 706500K .......... .......... .......... .......... .......... 31% 187M 9s Step #1: 706550K .......... .......... .......... .......... .......... 31% 182M 9s Step #1: 706600K .......... .......... .......... .......... .......... 31% 206M 9s Step #1: 706650K .......... .......... .......... .......... .......... 31% 208M 9s Step #1: 706700K .......... .......... .......... .......... .......... 31% 219M 9s Step #1: 706750K .......... .......... .......... .......... .......... 31% 179M 9s Step #1: 706800K .......... .......... .......... .......... .......... 31% 190M 9s Step #1: 706850K .......... .......... .......... .......... .......... 31% 188M 9s Step #1: 706900K .......... .......... .......... .......... .......... 31% 200M 9s Step #1: 706950K .......... .......... .......... .......... .......... 31% 172M 9s Step #1: 707000K .......... .......... .......... .......... .......... 31% 184M 9s Step #1: 707050K .......... .......... .......... .......... .......... 31% 197M 9s Step #1: 707100K .......... .......... .......... .......... .......... 31% 205M 9s Step #1: 707150K .......... .......... .......... .......... .......... 31% 171M 9s Step #1: 707200K .......... .......... .......... .......... .......... 31% 208M 9s Step #1: 707250K .......... .......... .......... .......... .......... 31% 166M 9s Step #1: 707300K .......... .......... .......... .......... .......... 31% 195M 9s Step #1: 707350K .......... .......... .......... .......... .......... 31% 143M 9s Step #1: 707400K .......... .......... .......... .......... .......... 31% 177M 9s Step #1: 707450K .......... .......... .......... .......... .......... 31% 196M 9s Step #1: 707500K .......... .......... .......... .......... .......... 31% 164M 9s Step #1: 707550K .......... .......... .......... .......... .......... 31% 164M 9s Step #1: 707600K .......... .......... .......... .......... .......... 31% 197M 9s Step #1: 707650K .......... .......... .......... .......... .......... 31% 203M 9s Step #1: 707700K .......... .......... .......... .......... .......... 31% 208M 9s Step #1: 707750K .......... .......... .......... .......... .......... 31% 153M 9s Step #1: 707800K .......... .......... .......... .......... .......... 31% 191M 9s Step #1: 707850K .......... .......... .......... .......... .......... 31% 194M 9s Step #1: 707900K .......... .......... .......... .......... .......... 31% 189M 9s Step #1: 707950K .......... .......... .......... .......... .......... 31% 173M 9s Step #1: 708000K .......... .......... .......... .......... .......... 31% 181M 9s Step #1: 708050K .......... .......... .......... .......... .......... 31% 179M 9s Step #1: 708100K .......... .......... .......... .......... .......... 31% 156M 9s Step #1: 708150K .......... .......... .......... .......... .......... 31% 183M 9s Step #1: 708200K .......... .......... .......... .......... .......... 31% 202M 9s Step #1: 708250K .......... .......... .......... .......... .......... 31% 186M 9s Step #1: 708300K .......... .......... .......... .......... .......... 31% 215M 9s Step #1: 708350K .......... .......... .......... .......... .......... 31% 157M 9s Step #1: 708400K .......... .......... .......... .......... .......... 31% 207M 9s Step #1: 708450K .......... .......... .......... .......... .......... 31% 202M 9s Step #1: 708500K .......... .......... .......... .......... .......... 31% 200M 9s Step #1: 708550K .......... .......... .......... .......... .......... 31% 187M 9s Step #1: 708600K .......... .......... .......... .......... .......... 31% 205M 9s Step #1: 708650K .......... .......... .......... .......... .......... 31% 202M 9s Step #1: 708700K .......... .......... .......... .......... .......... 31% 191M 9s Step #1: 708750K .......... .......... .......... .......... .......... 31% 171M 9s Step #1: 708800K .......... .......... .......... .......... .......... 31% 174M 9s Step #1: 708850K .......... .......... .......... .......... .......... 31% 217M 9s Step #1: 708900K .......... .......... .......... .......... .......... 31% 210M 9s Step #1: 708950K .......... .......... .......... .......... .......... 31% 217M 9s Step #1: 709000K .......... .......... .......... .......... .......... 31% 250M 9s Step #1: 709050K .......... .......... .......... .......... .......... 31% 242M 9s Step #1: 709100K .......... .......... .......... .......... .......... 31% 245M 9s Step #1: 709150K .......... .......... .......... .......... .......... 31% 202M 9s Step #1: 709200K .......... .......... .......... .......... .......... 31% 244M 9s Step #1: 709250K .......... .......... .......... .......... .......... 31% 236M 9s Step #1: 709300K .......... .......... .......... .......... .......... 31% 215M 9s Step #1: 709350K .......... .......... .......... .......... .......... 31% 214M 9s Step #1: 709400K .......... .......... .......... .......... .......... 31% 238M 9s Step #1: 709450K .......... .......... .......... .......... .......... 31% 186M 9s Step #1: 709500K .......... .......... .......... .......... .......... 31% 206M 9s Step #1: 709550K .......... .......... .......... .......... .......... 31% 157M 9s Step #1: 709600K .......... .......... .......... .......... .......... 31% 214M 9s Step #1: 709650K .......... .......... .......... .......... .......... 31% 194M 9s Step #1: 709700K .......... .......... .......... .......... .......... 31% 208M 9s Step #1: 709750K .......... .......... .......... .......... .......... 31% 185M 9s Step #1: 709800K .......... .......... .......... .......... .......... 31% 212M 9s Step #1: 709850K .......... .......... .......... .......... .......... 31% 205M 9s Step #1: 709900K .......... .......... .......... .......... .......... 31% 200M 9s Step #1: 709950K .......... .......... .......... .......... .......... 31% 174M 9s Step #1: 710000K .......... .......... .......... .......... .......... 31% 206M 9s Step #1: 710050K .......... .......... .......... .......... .......... 31% 197M 9s Step #1: 710100K .......... .......... .......... .......... .......... 31% 207M 9s Step #1: 710150K .......... .......... .......... .......... .......... 31% 176M 9s Step #1: 710200K .......... .......... .......... .......... .......... 31% 210M 9s Step #1: 710250K .......... .......... .......... .......... .......... 31% 196M 9s Step #1: 710300K .......... .......... .......... .......... .......... 31% 183M 9s Step #1: 710350K .......... .......... .......... .......... .......... 31% 174M 9s Step #1: 710400K .......... .......... .......... .......... .......... 31% 188M 9s Step #1: 710450K .......... .......... .......... .......... .......... 31% 180M 9s Step #1: 710500K .......... .......... .......... .......... .......... 31% 199M 9s Step #1: 710550K .......... .......... .......... .......... .......... 31% 197M 9s Step #1: 710600K .......... .......... .......... .......... .......... 31% 192M 9s Step #1: 710650K .......... .......... .......... .......... .......... 31% 219M 9s Step #1: 710700K .......... .......... .......... .......... .......... 31% 177M 9s Step #1: 710750K .......... .......... .......... .......... .......... 31% 175M 9s Step #1: 710800K .......... .......... .......... .......... .......... 31% 186M 9s Step #1: 710850K .......... .......... .......... .......... .......... 31% 204M 9s Step #1: 710900K .......... .......... .......... .......... .......... 31% 198M 9s Step #1: 710950K .......... .......... .......... .......... .......... 31% 185M 9s Step #1: 711000K .......... .......... .......... .......... .......... 31% 179M 9s Step #1: 711050K .......... .......... .......... .......... .......... 31% 204M 9s Step #1: 711100K .......... .......... .......... .......... .......... 31% 195M 9s Step #1: 711150K .......... .......... .......... .......... .......... 31% 173M 9s Step #1: 711200K .......... .......... .......... .......... .......... 31% 177M 9s Step #1: 711250K .......... .......... .......... .......... .......... 31% 212M 9s Step #1: 711300K .......... .......... .......... .......... .......... 31% 185M 9s Step #1: 711350K .......... .......... .......... .......... .......... 31% 162M 9s Step #1: 711400K .......... .......... .......... .......... .......... 31% 204M 9s Step #1: 711450K .......... .......... .......... .......... .......... 31% 165M 9s Step #1: 711500K .......... .......... .......... .......... .......... 31% 193M 9s Step #1: 711550K .......... .......... .......... .......... .......... 31% 171M 9s Step #1: 711600K .......... .......... .......... .......... .......... 31% 196M 9s Step #1: 711650K .......... .......... .......... .......... .......... 31% 198M 9s Step #1: 711700K .......... .......... .......... .......... .......... 31% 184M 9s Step #1: 711750K .......... .......... .......... .......... .......... 31% 193M 9s Step #1: 711800K .......... .......... .......... .......... .......... 31% 191M 9s Step #1: 711850K .......... .......... .......... .......... .......... 31% 176M 9s Step #1: 711900K .......... .......... .......... .......... .......... 31% 245M 9s Step #1: 711950K .......... .......... .......... .......... .......... 31% 210M 9s Step #1: 712000K .......... .......... .......... .......... .......... 31% 228M 9s Step #1: 712050K .......... .......... .......... .......... .......... 31% 210M 9s Step #1: 712100K .......... .......... .......... .......... .......... 31% 190M 9s Step #1: 712150K .......... .......... .......... .......... .......... 31% 175M 9s Step #1: 712200K .......... .......... .......... .......... .......... 31% 162M 9s Step #1: 712250K .......... .......... .......... .......... .......... 31% 186M 9s Step #1: 712300K .......... .......... .......... .......... .......... 31% 204M 9s Step #1: 712350K .......... .......... .......... .......... .......... 31% 179M 9s Step #1: 712400K .......... .......... .......... .......... .......... 31% 83.2M 9s Step #1: 712450K .......... .......... .......... .......... .......... 31% 199M 9s Step #1: 712500K .......... .......... .......... .......... .......... 31% 214M 9s Step #1: 712550K .......... .......... .......... .......... .......... 31% 180M 9s Step #1: 712600K .......... .......... .......... .......... .......... 31% 172M 9s Step #1: 712650K .......... .......... .......... .......... .......... 31% 187M 9s Step #1: 712700K .......... .......... .......... .......... .......... 31% 197M 9s Step #1: 712750K .......... .......... .......... .......... .......... 31% 168M 9s Step #1: 712800K .......... .......... .......... .......... .......... 31% 198M 9s Step #1: 712850K .......... .......... .......... .......... .......... 31% 189M 9s Step #1: 712900K .......... .......... .......... .......... .......... 31% 190M 9s Step #1: 712950K .......... .......... .......... .......... .......... 31% 182M 9s Step #1: 713000K .......... .......... .......... .......... .......... 31% 208M 9s Step #1: 713050K .......... .......... .......... .......... .......... 31% 207M 9s Step #1: 713100K .......... .......... .......... .......... .......... 31% 203M 9s Step #1: 713150K .......... .......... .......... .......... .......... 31% 155M 9s Step #1: 713200K .......... .......... .......... .......... .......... 31% 195M 9s Step #1: 713250K .......... .......... .......... .......... .......... 31% 191M 9s Step #1: 713300K .......... .......... .......... .......... .......... 31% 209M 9s Step #1: 713350K .......... .......... .......... .......... .......... 31% 181M 9s Step #1: 713400K .......... .......... .......... .......... .......... 31% 192M 9s Step #1: 713450K .......... .......... .......... .......... .......... 31% 181M 9s Step #1: 713500K .......... .......... .......... .......... .......... 31% 170M 9s Step #1: 713550K .......... .......... .......... .......... .......... 31% 131M 9s Step #1: 713600K .......... .......... .......... .......... .......... 31% 142M 9s Step #1: 713650K .......... .......... .......... .......... .......... 31% 85.1M 9s Step #1: 713700K .......... .......... .......... .......... .......... 31% 133M 9s Step #1: 713750K .......... .......... .......... .......... .......... 31% 127M 9s Step #1: 713800K .......... .......... .......... .......... .......... 31% 145M 9s Step #1: 713850K .......... .......... .......... .......... .......... 31% 149M 9s Step #1: 713900K .......... .......... .......... .......... .......... 31% 55.1M 9s Step #1: 713950K .......... .......... .......... .......... .......... 31% 137M 9s Step #1: 714000K .......... .......... .......... .......... .......... 31% 176M 9s Step #1: 714050K .......... .......... .......... .......... .......... 31% 196M 9s Step #1: 714100K .......... .......... .......... .......... .......... 31% 185M 9s Step #1: 714150K .......... .......... .......... .......... .......... 31% 169M 9s Step #1: 714200K .......... .......... .......... .......... .......... 31% 198M 9s Step #1: 714250K .......... .......... .......... .......... .......... 31% 186M 9s Step #1: 714300K .......... .......... .......... .......... .......... 31% 188M 9s Step #1: 714350K .......... .......... .......... .......... .......... 31% 175M 9s Step #1: 714400K .......... .......... .......... .......... .......... 31% 192M 9s Step #1: 714450K .......... .......... .......... .......... .......... 31% 189M 9s Step #1: 714500K .......... .......... .......... .......... .......... 31% 188M 9s Step #1: 714550K .......... .......... .......... .......... .......... 31% 129M 9s Step #1: 714600K .......... .......... .......... .......... .......... 31% 151M 9s Step #1: 714650K .......... .......... .......... .......... .......... 31% 162M 9s Step #1: 714700K .......... .......... .......... .......... .......... 31% 165M 9s Step #1: 714750K .......... .......... .......... .......... .......... 31% 156M 9s Step #1: 714800K .......... .......... .......... .......... .......... 31% 191M 9s Step #1: 714850K .......... .......... .......... .......... .......... 31% 179M 9s Step #1: 714900K .......... .......... .......... .......... .......... 31% 164M 9s Step #1: 714950K .......... .......... .......... .......... .......... 31% 175M 9s Step #1: 715000K .......... .......... .......... .......... .......... 31% 192M 9s Step #1: 715050K .......... .......... .......... .......... .......... 31% 176M 9s Step #1: 715100K .......... .......... .......... .......... .......... 31% 217M 9s Step #1: 715150K .......... .......... .......... .......... .......... 31% 146M 9s Step #1: 715200K .......... .......... .......... .......... .......... 31% 180M 9s Step #1: 715250K .......... .......... .......... .......... .......... 31% 172M 9s Step #1: 715300K .......... .......... .......... .......... .......... 31% 154M 9s Step #1: 715350K .......... .......... .......... .......... .......... 31% 118M 9s Step #1: 715400K .......... .......... .......... .......... .......... 31% 186M 9s Step #1: 715450K .......... .......... .......... .......... .......... 31% 188M 9s Step #1: 715500K .......... .......... .......... .......... .......... 31% 173M 9s Step #1: 715550K .......... .......... .......... .......... .......... 31% 189M 9s Step #1: 715600K .......... .......... .......... .......... .......... 31% 245M 9s Step #1: 715650K .......... .......... .......... .......... .......... 31% 224M 9s Step #1: 715700K .......... .......... .......... .......... .......... 31% 67.2M 9s Step #1: 715750K .......... .......... .......... .......... .......... 31% 219M 9s Step #1: 715800K .......... .......... .......... .......... .......... 31% 242M 9s Step #1: 715850K .......... .......... .......... .......... .......... 31% 209M 9s Step #1: 715900K .......... .......... .......... .......... .......... 31% 228M 9s Step #1: 715950K .......... .......... .......... .......... .......... 31% 162M 9s Step #1: 716000K .......... .......... .......... .......... .......... 31% 181M 9s Step #1: 716050K .......... .......... .......... .......... .......... 31% 188M 9s Step #1: 716100K .......... .......... .......... .......... .......... 31% 174M 9s Step #1: 716150K .......... .......... .......... .......... .......... 31% 181M 9s Step #1: 716200K .......... .......... .......... .......... .......... 31% 197M 9s Step #1: 716250K .......... .......... .......... .......... .......... 31% 203M 9s Step #1: 716300K .......... .......... .......... .......... .......... 31% 188M 9s Step #1: 716350K .......... .......... .......... .......... .......... 31% 160M 9s Step #1: 716400K .......... .......... .......... .......... .......... 31% 202M 9s Step #1: 716450K .......... .......... .......... .......... .......... 31% 192M 9s Step #1: 716500K .......... .......... .......... .......... .......... 31% 207M 9s Step #1: 716550K .......... .......... .......... .......... .......... 31% 178M 9s Step #1: 716600K .......... .......... .......... .......... .......... 31% 198M 9s Step #1: 716650K .......... .......... .......... .......... .......... 31% 200M 9s Step #1: 716700K .......... .......... .......... .......... .......... 31% 176M 9s Step #1: 716750K .......... .......... .......... .......... .......... 31% 161M 9s Step #1: 716800K .......... .......... .......... .......... .......... 31% 193M 9s Step #1: 716850K .......... .......... .......... .......... .......... 31% 200M 9s Step #1: 716900K .......... .......... .......... .......... .......... 31% 193M 9s Step #1: 716950K .......... .......... .......... .......... .......... 31% 178M 9s Step #1: 717000K .......... .......... .......... .......... .......... 31% 223M 9s Step #1: 717050K .......... .......... .......... .......... .......... 31% 248M 9s Step #1: 717100K .......... .......... .......... .......... .......... 31% 245M 9s Step #1: 717150K .......... .......... .......... .......... .......... 31% 202M 9s Step #1: 717200K .......... .......... .......... .......... .......... 31% 203M 9s Step #1: 717250K .......... .......... .......... .......... .......... 31% 226M 9s Step #1: 717300K .......... .......... .......... .......... .......... 31% 244M 9s Step #1: 717350K .......... .......... .......... .......... .......... 31% 221M 9s Step #1: 717400K .......... .......... .......... .......... .......... 31% 247M 9s Step #1: 717450K .......... .......... .......... .......... .......... 31% 230M 9s Step #1: 717500K .......... .......... .......... .......... .......... 31% 68.8M 9s Step #1: 717550K .......... .......... .......... .......... .......... 31% 180M 9s Step #1: 717600K .......... .......... .......... .......... .......... 31% 150M 9s Step #1: 717650K .......... .......... .......... .......... .......... 31% 222M 9s Step #1: 717700K .......... .......... .......... .......... .......... 31% 214M 9s Step #1: 717750K .......... .......... .......... .......... .......... 31% 165M 9s Step #1: 717800K .......... .......... .......... .......... .......... 31% 203M 9s Step #1: 717850K .......... .......... .......... .......... .......... 31% 193M 9s Step #1: 717900K .......... .......... .......... .......... .......... 31% 207M 9s Step #1: 717950K .......... .......... .......... .......... .......... 31% 170M 9s Step #1: 718000K .......... .......... .......... .......... .......... 31% 202M 9s Step #1: 718050K .......... .......... .......... .......... .......... 31% 195M 9s Step #1: 718100K .......... .......... .......... .......... .......... 31% 187M 9s Step #1: 718150K .......... .......... .......... .......... .......... 31% 178M 9s Step #1: 718200K .......... .......... .......... .......... .......... 31% 201M 9s Step #1: 718250K .......... .......... .......... .......... .......... 31% 175M 9s Step #1: 718300K .......... .......... .......... .......... .......... 31% 184M 9s Step #1: 718350K .......... .......... .......... .......... .......... 31% 157M 9s Step #1: 718400K .......... .......... .......... .......... .......... 31% 202M 9s Step #1: 718450K .......... .......... .......... .......... .......... 31% 206M 9s Step #1: 718500K .......... .......... .......... .......... .......... 31% 177M 9s Step #1: 718550K .......... .......... .......... .......... .......... 31% 185M 9s Step #1: 718600K .......... .......... .......... .......... .......... 31% 205M 9s Step #1: 718650K .......... .......... .......... .......... .......... 31% 193M 9s Step #1: 718700K .......... .......... .......... .......... .......... 31% 185M 9s Step #1: 718750K .......... .......... .......... .......... .......... 31% 164M 9s Step #1: 718800K .......... .......... .......... .......... .......... 31% 207M 9s Step #1: 718850K .......... .......... .......... .......... .......... 31% 203M 9s Step #1: 718900K .......... .......... .......... .......... .......... 31% 179M 9s Step #1: 718950K .......... .......... .......... .......... .......... 31% 177M 9s Step #1: 719000K .......... .......... .......... .......... .......... 31% 191M 9s Step #1: 719050K .......... .......... .......... .......... .......... 31% 211M 9s Step #1: 719100K .......... .......... .......... .......... .......... 31% 174M 9s Step #1: 719150K .......... .......... .......... .......... .......... 31% 157M 9s Step #1: 719200K .......... .......... .......... .......... .......... 31% 201M 9s Step #1: 719250K .......... .......... .......... .......... .......... 31% 177M 9s Step #1: 719300K .......... .......... .......... .......... .......... 31% 210M 9s Step #1: 719350K .......... .......... .......... .......... .......... 31% 185M 9s Step #1: 719400K .......... .......... .......... .......... .......... 31% 190M 9s Step #1: 719450K .......... .......... .......... .......... .......... 31% 188M 9s Step #1: 719500K .......... .......... .......... .......... .......... 31% 193M 9s Step #1: 719550K .......... .......... .......... .......... .......... 31% 63.0M 9s Step #1: 719600K .......... .......... .......... .......... .......... 31% 193M 9s Step #1: 719650K .......... .......... .......... .......... .......... 31% 218M 9s Step #1: 719700K .......... .......... .......... .......... .......... 31% 213M 9s Step #1: 719750K .......... .......... .......... .......... .......... 31% 192M 9s Step #1: 719800K .......... .......... .......... .......... .......... 31% 215M 9s Step #1: 719850K .......... .......... .......... .......... .......... 31% 201M 9s Step #1: 719900K .......... .......... .......... .......... .......... 31% 214M 9s Step #1: 719950K .......... .......... .......... .......... .......... 31% 184M 9s Step #1: 720000K .......... .......... .......... .......... .......... 31% 222M 9s Step #1: 720050K .......... .......... .......... .......... .......... 31% 193M 9s Step #1: 720100K .......... .......... .......... .......... .......... 31% 205M 9s Step #1: 720150K .......... .......... .......... .......... .......... 31% 160M 9s Step #1: 720200K .......... .......... .......... .......... .......... 31% 197M 9s Step #1: 720250K .......... .......... .......... .......... .......... 31% 206M 9s Step #1: 720300K .......... .......... .......... .......... .......... 31% 197M 9s Step #1: 720350K .......... .......... .......... .......... .......... 31% 165M 9s Step #1: 720400K .......... .......... .......... .......... .......... 31% 183M 9s Step #1: 720450K .......... .......... .......... .......... .......... 31% 214M 9s Step #1: 720500K .......... .......... .......... .......... .......... 31% 204M 9s Step #1: 720550K .......... .......... .......... .......... .......... 31% 177M 9s Step #1: 720600K .......... .......... .......... .......... .......... 31% 183M 9s Step #1: 720650K .......... .......... .......... .......... .......... 31% 193M 9s Step #1: 720700K .......... .......... .......... .......... .......... 31% 202M 9s Step #1: 720750K .......... .......... .......... .......... .......... 31% 167M 9s Step #1: 720800K .......... .......... .......... .......... .......... 31% 183M 9s Step #1: 720850K .......... .......... .......... .......... .......... 31% 200M 9s Step #1: 720900K .......... .......... .......... .......... .......... 32% 199M 9s Step #1: 720950K .......... .......... .......... .......... .......... 32% 175M 9s Step #1: 721000K .......... .......... .......... .......... .......... 32% 189M 9s Step #1: 721050K .......... .......... .......... .......... .......... 32% 174M 9s Step #1: 721100K .......... .......... .......... .......... .......... 32% 197M 9s Step #1: 721150K .......... .......... .......... .......... .......... 32% 151M 9s Step #1: 721200K .......... .......... .......... .......... .......... 32% 194M 9s Step #1: 721250K .......... .......... .......... .......... .......... 32% 217M 9s Step #1: 721300K .......... .......... .......... .......... .......... 32% 173M 9s Step #1: 721350K .......... .......... .......... .......... .......... 32% 171M 9s Step #1: 721400K .......... .......... .......... .......... .......... 32% 200M 9s Step #1: 721450K .......... .......... .......... .......... .......... 32% 200M 9s Step #1: 721500K .......... .......... .......... .......... .......... 32% 181M 9s Step #1: 721550K .......... .......... .......... .......... .......... 32% 176M 9s Step #1: 721600K .......... .......... .......... .......... .......... 32% 188M 9s Step #1: 721650K .......... .......... .......... .......... .......... 32% 67.6M 9s Step #1: 721700K .......... .......... .......... .......... .......... 32% 199M 9s Step #1: 721750K .......... .......... .......... .......... .......... 32% 182M 9s Step #1: 721800K .......... .......... .......... .......... .......... 32% 181M 9s Step #1: 721850K .......... .......... .......... .......... .......... 32% 197M 9s Step #1: 721900K .......... .......... .......... .......... .......... 32% 210M 9s Step #1: 721950K .......... .......... .......... .......... .......... 32% 166M 9s Step #1: 722000K .......... .......... .......... .......... .......... 32% 222M 9s Step #1: 722050K .......... .......... .......... .......... .......... 32% 192M 9s Step #1: 722100K .......... .......... .......... .......... .......... 32% 189M 9s Step #1: 722150K .......... .......... .......... .......... .......... 32% 182M 9s Step #1: 722200K .......... .......... .......... .......... .......... 32% 211M 9s Step #1: 722250K .......... .......... .......... .......... .......... 32% 182M 9s Step #1: 722300K .......... .......... .......... .......... .......... 32% 200M 9s Step #1: 722350K .......... .......... .......... .......... .......... 32% 147M 9s Step #1: 722400K .......... .......... .......... .......... .......... 32% 194M 9s Step #1: 722450K .......... .......... .......... .......... .......... 32% 204M 9s Step #1: 722500K .......... .......... .......... .......... .......... 32% 180M 9s Step #1: 722550K .......... .......... .......... .......... .......... 32% 170M 9s Step #1: 722600K .......... .......... .......... .......... .......... 32% 192M 9s Step #1: 722650K .......... .......... .......... .......... .......... 32% 195M 9s Step #1: 722700K .......... .......... .......... .......... .......... 32% 190M 9s Step #1: 722750K .......... .......... .......... .......... .......... 32% 165M 9s Step #1: 722800K .......... .......... .......... .......... .......... 32% 185M 9s Step #1: 722850K .......... .......... .......... .......... .......... 32% 181M 9s Step #1: 722900K .......... .......... .......... .......... .......... 32% 204M 9s Step #1: 722950K .......... .......... .......... .......... .......... 32% 168M 9s Step #1: 723000K .......... .......... .......... .......... .......... 32% 191M 9s Step #1: 723050K .......... .......... .......... .......... .......... 32% 199M 9s Step #1: 723100K .......... .......... .......... .......... .......... 32% 175M 9s Step #1: 723150K .......... .......... .......... .......... .......... 32% 169M 9s Step #1: 723200K .......... .......... .......... .......... .......... 32% 206M 9s Step #1: 723250K .......... .......... .......... .......... .......... 32% 206M 9s Step #1: 723300K .......... .......... .......... .......... .......... 32% 198M 9s Step #1: 723350K .......... .......... .......... .......... .......... 32% 169M 9s Step #1: 723400K .......... .......... .......... .......... .......... 32% 174M 9s Step #1: 723450K .......... .......... .......... .......... .......... 32% 202M 9s Step #1: 723500K .......... .......... .......... .......... .......... 32% 197M 9s Step #1: 723550K .......... .......... .......... .......... .......... 32% 171M 9s Step #1: 723600K .......... .......... .......... .......... .......... 32% 206M 9s Step #1: 723650K .......... .......... .......... .......... .......... 32% 193M 9s Step #1: 723700K .......... .......... .......... .......... .......... 32% 182M 9s Step #1: 723750K .......... .......... .......... .......... .......... 32% 181M 9s Step #1: 723800K .......... .......... .......... .......... .......... 32% 194M 9s Step #1: 723850K .......... .......... .......... .......... .......... 32% 204M 9s Step #1: 723900K .......... .......... .......... .......... .......... 32% 193M 9s Step #1: 723950K .......... .......... .......... .......... .......... 32% 171M 9s Step #1: 724000K .......... .......... .......... .......... .......... 32% 195M 9s Step #1: 724050K .......... .......... .......... .......... .......... 32% 195M 9s Step #1: 724100K .......... .......... .......... .......... .......... 32% 201M 9s Step #1: 724150K .......... .......... .......... .......... .......... 32% 175M 9s Step #1: 724200K .......... .......... .......... .......... .......... 32% 204M 9s Step #1: 724250K .......... .......... .......... .......... .......... 32% 193M 9s Step #1: 724300K .......... .......... .......... .......... .......... 32% 199M 9s Step #1: 724350K .......... .......... .......... .......... .......... 32% 164M 9s Step #1: 724400K .......... .......... .......... .......... .......... 32% 191M 9s Step #1: 724450K .......... .......... .......... .......... .......... 32% 205M 9s Step #1: 724500K .......... .......... .......... .......... .......... 32% 186M 9s Step #1: 724550K .......... .......... .......... .......... .......... 32% 179M 9s Step #1: 724600K .......... .......... .......... .......... .......... 32% 202M 9s Step #1: 724650K .......... .......... .......... .......... .......... 32% 176M 9s Step #1: 724700K .......... .......... .......... .......... .......... 32% 180M 9s Step #1: 724750K .......... .......... .......... .......... .......... 32% 174M 9s Step #1: 724800K .......... .......... .......... .......... .......... 32% 196M 9s Step #1: 724850K .......... .......... .......... .......... .......... 32% 148M 9s Step #1: 724900K .......... .......... .......... .......... .......... 32% 169M 9s Step #1: 724950K .......... .......... .......... .......... .......... 32% 171M 9s Step #1: 725000K .......... .......... .......... .......... .......... 32% 206M 9s Step #1: 725050K .......... .......... .......... .......... .......... 32% 183M 9s Step #1: 725100K .......... .......... .......... .......... .......... 32% 208M 9s Step #1: 725150K .......... .......... .......... .......... .......... 32% 168M 9s Step #1: 725200K .......... .......... .......... .......... .......... 32% 68.3M 9s Step #1: 725250K .......... .......... .......... .......... .......... 32% 215M 9s Step #1: 725300K .......... .......... .......... .......... .......... 32% 201M 9s Step #1: 725350K .......... .......... .......... .......... .......... 32% 165M 9s Step #1: 725400K .......... .......... .......... .......... .......... 32% 175M 9s Step #1: 725450K .......... .......... .......... .......... .......... 32% 218M 9s Step #1: 725500K .......... .......... .......... .......... .......... 32% 203M 9s Step #1: 725550K .......... .......... .......... .......... .......... 32% 135M 9s Step #1: 725600K .......... .......... .......... .......... .......... 32% 214M 9s Step #1: 725650K .......... .......... .......... .......... .......... 32% 181M 9s Step #1: 725700K .......... .......... .......... .......... .......... 32% 206M 9s Step #1: 725750K .......... .......... .......... .......... .......... 32% 175M 9s Step #1: 725800K .......... .......... .......... .......... .......... 32% 217M 9s Step #1: 725850K .......... .......... .......... .......... .......... 32% 192M 9s Step #1: 725900K .......... .......... .......... .......... .......... 32% 200M 9s Step #1: 725950K .......... .......... .......... .......... .......... 32% 166M 9s Step #1: 726000K .......... .......... .......... .......... .......... 32% 207M 9s Step #1: 726050K .......... .......... .......... .......... .......... 32% 202M 9s Step #1: 726100K .......... .......... .......... .......... .......... 32% 183M 9s Step #1: 726150K .......... .......... .......... .......... .......... 32% 174M 9s Step #1: 726200K .......... .......... .......... .......... .......... 32% 179M 9s Step #1: 726250K .......... .......... .......... .......... .......... 32% 213M 9s Step #1: 726300K .......... .......... .......... .......... .......... 32% 202M 9s Step #1: 726350K .......... .......... .......... .......... .......... 32% 162M 9s Step #1: 726400K .......... .......... .......... .......... .......... 32% 213M 9s Step #1: 726450K .......... .......... .......... .......... .......... 32% 209M 9s Step #1: 726500K .......... .......... .......... .......... .......... 32% 185M 9s Step #1: 726550K .......... .......... .......... .......... .......... 32% 164M 9s Step #1: 726600K .......... .......... .......... .......... .......... 32% 210M 9s Step #1: 726650K .......... .......... .......... .......... .......... 32% 223M 9s Step #1: 726700K .......... .......... .......... .......... .......... 32% 178M 9s Step #1: 726750K .......... .......... .......... .......... .......... 32% 180M 9s Step #1: 726800K .......... .......... .......... .......... .......... 32% 193M 9s Step #1: 726850K .......... .......... .......... .......... .......... 32% 213M 9s Step #1: 726900K .......... .......... .......... .......... .......... 32% 199M 9s Step #1: 726950K .......... .......... .......... .......... .......... 32% 184M 9s Step #1: 727000K .......... .......... .......... .......... .......... 32% 211M 9s Step #1: 727050K .......... .......... .......... .......... .......... 32% 201M 9s Step #1: 727100K .......... .......... .......... .......... .......... 32% 213M 9s Step #1: 727150K .......... .......... .......... .......... .......... 32% 189M 9s Step #1: 727200K .......... .......... .......... .......... .......... 32% 198M 9s Step #1: 727250K .......... .......... .......... .......... .......... 32% 66.9M 9s Step #1: 727300K .......... .......... .......... .......... .......... 32% 196M 9s Step #1: 727350K .......... .......... .......... .......... .......... 32% 192M 9s Step #1: 727400K .......... .......... .......... .......... .......... 32% 201M 9s Step #1: 727450K .......... .......... .......... .......... .......... 32% 213M 9s Step #1: 727500K .......... .......... .......... .......... .......... 32% 214M 9s Step #1: 727550K .......... .......... .......... .......... .......... 32% 178M 9s Step #1: 727600K .......... .......... .......... .......... .......... 32% 199M 9s Step #1: 727650K .......... .......... .......... .......... .......... 32% 176M 9s Step #1: 727700K .......... .......... .......... .......... .......... 32% 179M 9s Step #1: 727750K .......... .......... .......... .......... .......... 32% 176M 9s Step #1: 727800K .......... .......... .......... .......... .......... 32% 197M 9s Step #1: 727850K .......... .......... .......... .......... .......... 32% 207M 9s Step #1: 727900K .......... .......... .......... .......... .......... 32% 209M 9s Step #1: 727950K .......... .......... .......... .......... .......... 32% 199M 9s Step #1: 728000K .......... .......... .......... .......... .......... 32% 170M 9s Step #1: 728050K .......... .......... .......... .......... .......... 32% 188M 9s Step #1: 728100K .......... .......... .......... .......... .......... 32% 201M 9s Step #1: 728150K .......... .......... .......... .......... .......... 32% 180M 9s Step #1: 728200K .......... .......... .......... .......... .......... 32% 206M 9s Step #1: 728250K .......... .......... .......... .......... .......... 32% 202M 9s Step #1: 728300K .......... .......... .......... .......... .......... 32% 178M 9s Step #1: 728350K .......... .......... .......... .......... .......... 32% 167M 9s Step #1: 728400K .......... .......... .......... .......... .......... 32% 198M 9s Step #1: 728450K .......... .......... .......... .......... .......... 32% 193M 9s Step #1: 728500K .......... .......... .......... .......... .......... 32% 181M 9s Step #1: 728550K .......... .......... .......... .......... .......... 32% 172M 9s Step #1: 728600K .......... .......... .......... .......... .......... 32% 207M 9s Step #1: 728650K .......... .......... .......... .......... .......... 32% 218M 9s Step #1: 728700K .......... .......... .......... .......... .......... 32% 185M 9s Step #1: 728750K .......... .......... .......... .......... .......... 32% 152M 9s Step #1: 728800K .......... .......... .......... .......... .......... 32% 189M 9s Step #1: 728850K .......... .......... .......... .......... .......... 32% 206M 9s Step #1: 728900K .......... .......... .......... .......... .......... 32% 209M 9s Step #1: 728950K .......... .......... .......... .......... .......... 32% 176M 9s Step #1: 729000K .......... .......... .......... .......... .......... 32% 194M 9s Step #1: 729050K .......... .......... .......... .......... .......... 32% 209M 9s Step #1: 729100K .......... .......... .......... .......... .......... 32% 196M 9s Step #1: 729150K .......... .......... .......... .......... .......... 32% 154M 9s Step #1: 729200K .......... .......... .......... .......... .......... 32% 195M 9s Step #1: 729250K .......... .......... .......... .......... .......... 32% 177M 9s Step #1: 729300K .......... .......... .......... .......... .......... 32% 188M 9s Step #1: 729350K .......... .......... .......... .......... .......... 32% 154M 9s Step #1: 729400K .......... .......... .......... .......... .......... 32% 204M 9s Step #1: 729450K .......... .......... .......... .......... .......... 32% 212M 9s Step #1: 729500K .......... .......... .......... .......... .......... 32% 194M 9s Step #1: 729550K .......... .......... .......... .......... .......... 32% 162M 9s Step #1: 729600K .......... .......... .......... .......... .......... 32% 189M 9s Step #1: 729650K .......... .......... .......... .......... .......... 32% 185M 9s Step #1: 729700K .......... .......... .......... .......... .......... 32% 183M 9s Step #1: 729750K .......... .......... .......... .......... .......... 32% 178M 9s Step #1: 729800K .......... .......... .......... .......... .......... 32% 181M 9s Step #1: 729850K .......... .......... .......... .......... .......... 32% 207M 9s Step #1: 729900K .......... .......... .......... .......... .......... 32% 198M 9s Step #1: 729950K .......... .......... .......... .......... .......... 32% 164M 9s Step #1: 730000K .......... .......... .......... .......... .......... 32% 180M 9s Step #1: 730050K .......... .......... .......... .......... .......... 32% 214M 9s Step #1: 730100K .......... .......... .......... .......... .......... 32% 210M 9s Step #1: 730150K .......... .......... .......... .......... .......... 32% 176M 9s Step #1: 730200K .......... .......... .......... .......... .......... 32% 208M 9s Step #1: 730250K .......... .......... .......... .......... .......... 32% 198M 9s Step #1: 730300K .......... .......... .......... .......... .......... 32% 190M 9s Step #1: 730350K .......... .......... .......... .......... .......... 32% 170M 9s Step #1: 730400K .......... .......... .......... .......... .......... 32% 196M 9s Step #1: 730450K .......... .......... .......... .......... .......... 32% 199M 9s Step #1: 730500K .......... .......... .......... .......... .......... 32% 198M 9s Step #1: 730550K .......... .......... .......... .......... .......... 32% 173M 9s Step #1: 730600K .......... .......... .......... .......... .......... 32% 203M 9s Step #1: 730650K .......... .......... .......... .......... .......... 32% 211M 9s Step #1: 730700K .......... .......... .......... .......... .......... 32% 196M 9s Step #1: 730750K .......... .......... .......... .......... .......... 32% 160M 9s Step #1: 730800K .......... .......... .......... .......... .......... 32% 205M 9s Step #1: 730850K .......... .......... .......... .......... .......... 32% 178M 9s Step #1: 730900K .......... .......... .......... .......... .......... 32% 205M 9s Step #1: 730950K .......... .......... .......... .......... .......... 32% 177M 9s Step #1: 731000K .......... .......... .......... .......... .......... 32% 205M 9s Step #1: 731050K .......... .......... .......... .......... .......... 32% 177M 9s Step #1: 731100K .......... .......... .......... .......... .......... 32% 182M 9s Step #1: 731150K .......... .......... .......... .......... .......... 32% 148M 9s Step #1: 731200K .......... .......... .......... .......... .......... 32% 193M 9s Step #1: 731250K .......... .......... .......... .......... .......... 32% 190M 9s Step #1: 731300K .......... .......... .......... .......... .......... 32% 192M 9s Step #1: 731350K .......... .......... .......... .......... .......... 32% 183M 9s Step #1: 731400K .......... .......... .......... .......... .......... 32% 209M 9s Step #1: 731450K .......... .......... .......... .......... .......... 32% 195M 9s Step #1: 731500K .......... .......... .......... .......... .......... 32% 220M 9s Step #1: 731550K .......... .......... .......... .......... .......... 32% 168M 9s Step #1: 731600K .......... .......... .......... .......... .......... 32% 187M 9s Step #1: 731650K .......... .......... .......... .......... .......... 32% 191M 9s Step #1: 731700K .......... .......... .......... .......... .......... 32% 194M 9s Step #1: 731750K .......... .......... .......... .......... .......... 32% 179M 9s Step #1: 731800K .......... .......... .......... .......... .......... 32% 191M 9s Step #1: 731850K .......... .......... .......... .......... .......... 32% 214M 9s Step #1: 731900K .......... .......... .......... .......... .......... 32% 200M 9s Step #1: 731950K .......... .......... .......... .......... .......... 32% 160M 9s Step #1: 732000K .......... .......... .......... .......... .......... 32% 204M 9s Step #1: 732050K .......... .......... .......... .......... .......... 32% 199M 9s Step #1: 732100K .......... .......... .......... .......... .......... 32% 210M 9s Step #1: 732150K .......... .......... .......... .......... .......... 32% 187M 9s Step #1: 732200K .......... .......... .......... .......... .......... 32% 210M 9s Step #1: 732250K .......... .......... .......... .......... .......... 32% 189M 9s Step #1: 732300K .......... .......... .......... .......... .......... 32% 202M 9s Step #1: 732350K .......... .......... .......... .......... .......... 32% 159M 9s Step #1: 732400K .......... .......... .......... .......... .......... 32% 189M 9s Step #1: 732450K .......... .......... .......... .......... .......... 32% 190M 9s Step #1: 732500K .......... .......... .......... .......... .......... 32% 200M 9s Step #1: 732550K .......... .......... .......... .......... .......... 32% 174M 9s Step #1: 732600K .......... .......... .......... .......... .......... 32% 185M 9s Step #1: 732650K .......... .......... .......... .......... .......... 32% 195M 9s Step #1: 732700K .......... .......... .......... .......... .......... 32% 194M 9s Step #1: 732750K .......... .......... .......... .......... .......... 32% 161M 9s Step #1: 732800K .......... .......... .......... .......... .......... 32% 201M 9s Step #1: 732850K .......... .......... .......... .......... .......... 32% 188M 9s Step #1: 732900K .......... .......... .......... .......... .......... 32% 187M 9s Step #1: 732950K .......... .......... .......... .......... .......... 32% 163M 9s Step #1: 733000K .......... .......... .......... .......... .......... 32% 67.3M 9s Step #1: 733050K .......... .......... .......... .......... .......... 32% 200M 9s Step #1: 733100K .......... .......... .......... .......... .......... 32% 188M 9s Step #1: 733150K .......... .......... .......... .......... .......... 32% 170M 9s Step #1: 733200K .......... .......... .......... .......... .......... 32% 219M 9s Step #1: 733250K .......... .......... .......... .......... .......... 32% 204M 9s Step #1: 733300K .......... .......... .......... .......... .......... 32% 208M 9s Step #1: 733350K .......... .......... .......... .......... .......... 32% 165M 9s Step #1: 733400K .......... .......... .......... .......... .......... 32% 190M 9s Step #1: 733450K .......... .......... .......... .......... .......... 32% 216M 9s Step #1: 733500K .......... .......... .......... .......... .......... 32% 185M 9s Step #1: 733550K .......... .......... .......... .......... .......... 32% 163M 9s Step #1: 733600K .......... .......... .......... .......... .......... 32% 178M 9s Step #1: 733650K .......... .......... .......... .......... .......... 32% 207M 9s Step #1: 733700K .......... .......... .......... .......... .......... 32% 205M 9s Step #1: 733750K .......... .......... .......... .......... .......... 32% 184M 9s Step #1: 733800K .......... .......... .......... .......... .......... 32% 197M 9s Step #1: 733850K .......... .......... .......... .......... .......... 32% 172M 9s Step #1: 733900K .......... .......... .......... .......... .......... 32% 214M 9s Step #1: 733950K .......... .......... .......... .......... .......... 32% 172M 9s Step #1: 734000K .......... .......... .......... .......... .......... 32% 208M 9s Step #1: 734050K .......... .......... .......... .......... .......... 32% 206M 9s Step #1: 734100K .......... .......... .......... .......... .......... 32% 172M 9s Step #1: 734150K .......... .......... .......... .......... .......... 32% 174M 9s Step #1: 734200K .......... .......... .......... .......... .......... 32% 203M 9s Step #1: 734250K .......... .......... .......... .......... .......... 32% 198M 9s Step #1: 734300K .......... .......... .......... .......... .......... 32% 205M 9s Step #1: 734350K .......... .......... .......... .......... .......... 32% 175M 9s Step #1: 734400K .......... .......... .......... .......... .......... 32% 187M 9s Step #1: 734450K .......... .......... .......... .......... .......... 32% 202M 9s Step #1: 734500K .......... .......... .......... .......... .......... 32% 205M 9s Step #1: 734550K .......... .......... .......... .......... .......... 32% 182M 9s Step #1: 734600K .......... .......... .......... .......... .......... 32% 199M 9s Step #1: 734650K .......... .......... .......... .......... .......... 32% 169M 9s Step #1: 734700K .......... .......... .......... .......... .......... 32% 182M 9s Step #1: 734750K .......... .......... .......... .......... .......... 32% 164M 9s Step #1: 734800K .......... .......... .......... .......... .......... 32% 194M 9s Step #1: 734850K .......... .......... .......... .......... .......... 32% 182M 9s Step #1: 734900K .......... .......... .......... .......... .......... 32% 168M 9s Step #1: 734950K .......... .......... .......... .......... .......... 32% 182M 9s Step #1: 735000K .......... .......... .......... .......... .......... 32% 204M 9s Step #1: 735050K .......... .......... .......... .......... .......... 32% 66.7M 9s Step #1: 735100K .......... .......... .......... .......... .......... 32% 233M 9s Step #1: 735150K .......... .......... .......... .......... .......... 32% 175M 9s Step #1: 735200K .......... .......... .......... .......... .......... 32% 193M 9s Step #1: 735250K .......... .......... .......... .......... .......... 32% 199M 9s Step #1: 735300K .......... .......... .......... .......... .......... 32% 205M 9s Step #1: 735350K .......... .......... .......... .......... .......... 32% 163M 9s Step #1: 735400K .......... .......... .......... .......... .......... 32% 199M 9s Step #1: 735450K .......... .......... .......... .......... .......... 32% 195M 9s Step #1: 735500K .......... .......... .......... .......... .......... 32% 219M 9s Step #1: 735550K .......... .......... .......... .......... .......... 32% 179M 9s Step #1: 735600K .......... .......... .......... .......... .......... 32% 209M 9s Step #1: 735650K .......... .......... .......... .......... .......... 32% 178M 9s Step #1: 735700K .......... .......... .......... .......... .......... 32% 199M 9s Step #1: 735750K .......... .......... .......... .......... .......... 32% 171M 9s Step #1: 735800K .......... .......... .......... .......... .......... 32% 209M 9s Step #1: 735850K .......... .......... .......... .......... .......... 32% 202M 9s Step #1: 735900K .......... .......... .......... .......... .......... 32% 193M 9s Step #1: 735950K .......... .......... .......... .......... .......... 32% 181M 9s Step #1: 736000K .......... .......... .......... .......... .......... 32% 207M 9s Step #1: 736050K .......... .......... .......... .......... .......... 32% 186M 9s Step #1: 736100K .......... .......... .......... .......... .......... 32% 193M 9s Step #1: 736150K .......... .......... .......... .......... .......... 32% 185M 9s Step #1: 736200K .......... .......... .......... .......... .......... 32% 169M 9s Step #1: 736250K .......... .......... .......... .......... .......... 32% 195M 9s Step #1: 736300K .......... .......... .......... .......... .......... 32% 198M 9s Step #1: 736350K .......... .......... .......... .......... .......... 32% 167M 9s Step #1: 736400K .......... .......... .......... .......... .......... 32% 190M 9s Step #1: 736450K .......... .......... .......... .......... .......... 32% 208M 9s Step #1: 736500K .......... .......... .......... .......... .......... 32% 199M 9s Step #1: 736550K .......... .......... .......... .......... .......... 32% 173M 9s Step #1: 736600K .......... .......... .......... .......... .......... 32% 201M 9s Step #1: 736650K .......... .......... .......... .......... .......... 32% 192M 9s Step #1: 736700K .......... .......... .......... .......... .......... 32% 178M 9s Step #1: 736750K .......... .......... .......... .......... .......... 32% 165M 9s Step #1: 736800K .......... .......... .......... .......... .......... 32% 194M 9s Step #1: 736850K .......... .......... .......... .......... .......... 32% 208M 9s Step #1: 736900K .......... .......... .......... .......... .......... 32% 177M 9s Step #1: 736950K .......... .......... .......... .......... .......... 32% 153M 9s Step #1: 737000K .......... .......... .......... .......... .......... 32% 217M 9s Step #1: 737050K .......... .......... .......... .......... .......... 32% 198M 9s Step #1: 737100K .......... .......... .......... .......... .......... 32% 68.5M 9s Step #1: 737150K .......... .......... .......... .......... .......... 32% 182M 9s Step #1: 737200K .......... .......... .......... .......... .......... 32% 198M 9s Step #1: 737250K .......... .......... .......... .......... .......... 32% 211M 9s Step #1: 737300K .......... .......... .......... .......... .......... 32% 213M 9s Step #1: 737350K .......... .......... .......... .......... .......... 32% 177M 9s Step #1: 737400K .......... .......... .......... .......... .......... 32% 208M 9s Step #1: 737450K .......... .......... .......... .......... .......... 32% 201M 9s Step #1: 737500K .......... .......... .......... .......... .......... 32% 216M 9s Step #1: 737550K .......... .......... .......... .......... .......... 32% 166M 9s Step #1: 737600K .......... .......... .......... .......... .......... 32% 158M 9s Step #1: 737650K .......... .......... .......... .......... .......... 32% 208M 9s Step #1: 737700K .......... .......... .......... .......... .......... 32% 196M 9s Step #1: 737750K .......... .......... .......... .......... .......... 32% 190M 9s Step #1: 737800K .......... .......... .......... .......... .......... 32% 189M 9s Step #1: 737850K .......... .......... .......... .......... .......... 32% 198M 9s Step #1: 737900K .......... .......... .......... .......... .......... 32% 204M 9s Step #1: 737950K .......... .......... .......... .......... .......... 32% 152M 9s Step #1: 738000K .......... .......... .......... .......... .......... 32% 187M 9s Step #1: 738050K .......... .......... .......... .......... .......... 32% 200M 9s Step #1: 738100K .......... .......... .......... .......... .......... 32% 190M 9s Step #1: 738150K .......... .......... .......... .......... .......... 32% 175M 9s Step #1: 738200K .......... .......... .......... .......... .......... 32% 193M 9s Step #1: 738250K .......... .......... .......... .......... .......... 32% 210M 9s Step #1: 738300K .......... .......... .......... .......... .......... 32% 204M 9s Step #1: 738350K .......... .......... .......... .......... .......... 32% 167M 9s Step #1: 738400K .......... .......... .......... .......... .......... 32% 221M 9s Step #1: 738450K .......... .......... .......... .......... .......... 32% 172M 9s Step #1: 738500K .......... .......... .......... .......... .......... 32% 200M 9s Step #1: 738550K .......... .......... .......... .......... .......... 32% 169M 9s Step #1: 738600K .......... .......... .......... .......... .......... 32% 204M 9s Step #1: 738650K .......... .......... .......... .......... .......... 32% 195M 9s Step #1: 738700K .......... .......... .......... .......... .......... 32% 187M 9s Step #1: 738750K .......... .......... .......... .......... .......... 32% 156M 9s Step #1: 738800K .......... .......... .......... .......... .......... 32% 197M 9s Step #1: 738850K .......... .......... .......... .......... .......... 32% 203M 9s Step #1: 738900K .......... .......... .......... .......... .......... 32% 203M 9s Step #1: 738950K .......... .......... .......... .......... .......... 32% 177M 9s Step #1: 739000K .......... .......... .......... .......... .......... 32% 193M 9s Step #1: 739050K .......... .......... .......... .......... .......... 32% 208M 9s Step #1: 739100K .......... .......... .......... .......... .......... 32% 216M 9s Step #1: 739150K .......... .......... .......... .......... .......... 32% 63.3M 9s Step #1: 739200K .......... .......... .......... .......... .......... 32% 190M 9s Step #1: 739250K .......... .......... .......... .......... .......... 32% 193M 9s Step #1: 739300K .......... .......... .......... .......... .......... 32% 189M 9s Step #1: 739350K .......... .......... .......... .......... .......... 32% 183M 9s Step #1: 739400K .......... .......... .......... .......... .......... 32% 199M 9s Step #1: 739450K .......... .......... .......... .......... .......... 32% 183M 9s Step #1: 739500K .......... .......... .......... .......... .......... 32% 198M 9s Step #1: 739550K .......... .......... .......... .......... .......... 32% 183M 9s Step #1: 739600K .......... .......... .......... .......... .......... 32% 204M 9s Step #1: 739650K .......... .......... .......... .......... .......... 32% 188M 9s Step #1: 739700K .......... .......... .......... .......... .......... 32% 213M 9s Step #1: 739750K .......... .......... .......... .......... .......... 32% 177M 9s Step #1: 739800K .......... .......... .......... .......... .......... 32% 206M 9s Step #1: 739850K .......... .......... .......... .......... .......... 32% 198M 9s Step #1: 739900K .......... .......... .......... .......... .......... 32% 177M 9s Step #1: 739950K .......... .......... .......... .......... .......... 32% 170M 9s Step #1: 740000K .......... .......... .......... .......... .......... 32% 172M 9s Step #1: 740050K .......... .......... .......... .......... .......... 32% 203M 9s Step #1: 740100K .......... .......... .......... .......... .......... 32% 208M 9s Step #1: 740150K .......... .......... .......... .......... .......... 32% 187M 9s Step #1: 740200K .......... .......... .......... .......... .......... 32% 204M 9s Step #1: 740250K .......... .......... .......... .......... .......... 32% 197M 9s Step #1: 740300K .......... .......... .......... .......... .......... 32% 195M 9s Step #1: 740350K .......... .......... .......... .......... .......... 32% 172M 9s Step #1: 740400K .......... .......... .......... .......... .......... 32% 184M 9s Step #1: 740450K .......... .......... .......... .......... .......... 32% 183M 9s Step #1: 740500K .......... .......... .......... .......... .......... 32% 173M 9s Step #1: 740550K .......... .......... .......... .......... .......... 32% 168M 9s Step #1: 740600K .......... .......... .......... .......... .......... 32% 176M 9s Step #1: 740650K .......... .......... .......... .......... .......... 32% 196M 9s Step #1: 740700K .......... .......... .......... .......... .......... 32% 208M 9s Step #1: 740750K .......... .......... .......... .......... .......... 32% 169M 9s Step #1: 740800K .......... .......... .......... .......... .......... 32% 177M 9s Step #1: 740850K .......... .......... .......... .......... .......... 32% 195M 9s Step #1: 740900K .......... .......... .......... .......... .......... 32% 209M 9s Step #1: 740950K .......... .......... .......... .......... .......... 32% 177M 9s Step #1: 741000K .......... .......... .......... .......... .......... 32% 207M 9s Step #1: 741050K .......... .......... .......... .......... .......... 32% 196M 9s Step #1: 741100K .......... .......... .......... .......... .......... 32% 192M 9s Step #1: 741150K .......... .......... .......... .......... .......... 32% 160M 9s Step #1: 741200K .......... .......... .......... .......... .......... 32% 67.8M 9s Step #1: 741250K .......... .......... .......... .......... .......... 32% 212M 9s Step #1: 741300K .......... .......... .......... .......... .......... 32% 223M 9s Step #1: 741350K .......... .......... .......... .......... .......... 32% 175M 9s Step #1: 741400K .......... .......... .......... .......... .......... 32% 221M 9s Step #1: 741450K .......... .......... .......... .......... .......... 32% 200M 9s Step #1: 741500K .......... .......... .......... .......... .......... 32% 202M 9s Step #1: 741550K .......... .......... .......... .......... .......... 32% 172M 9s Step #1: 741600K .......... .......... .......... .......... .......... 32% 206M 9s Step #1: 741650K .......... .......... .......... .......... .......... 32% 202M 9s Step #1: 741700K .......... .......... .......... .......... .......... 32% 208M 9s Step #1: 741750K .......... .......... .......... .......... .......... 32% 161M 9s Step #1: 741800K .......... .......... .......... .......... .......... 32% 176M 9s Step #1: 741850K .......... .......... .......... .......... .......... 32% 195M 9s Step #1: 741900K .......... .......... .......... .......... .......... 32% 194M 9s Step #1: 741950K .......... .......... .......... .......... .......... 32% 177M 9s Step #1: 742000K .......... .......... .......... .......... .......... 32% 206M 9s Step #1: 742050K .......... .......... .......... .......... .......... 32% 191M 9s Step #1: 742100K .......... .......... .......... .......... .......... 32% 212M 9s Step #1: 742150K .......... .......... .......... .......... .......... 32% 187M 9s Step #1: 742200K .......... .......... .......... .......... .......... 32% 191M 9s Step #1: 742250K .......... .......... .......... .......... .......... 32% 200M 9s Step #1: 742300K .......... .......... .......... .......... .......... 32% 191M 9s Step #1: 742350K .......... .......... .......... .......... .......... 32% 166M 9s Step #1: 742400K .......... .......... .......... .......... .......... 32% 199M 9s Step #1: 742450K .......... .......... .......... .......... .......... 32% 192M 9s Step #1: 742500K .......... .......... .......... .......... .......... 32% 194M 9s Step #1: 742550K .......... .......... .......... .......... .......... 32% 199M 9s Step #1: 742600K .......... .......... .......... .......... .......... 32% 182M 9s Step #1: 742650K .......... .......... .......... .......... .......... 32% 184M 9s Step #1: 742700K .......... .......... .......... .......... .......... 32% 203M 9s Step #1: 742750K .......... .......... .......... .......... .......... 32% 179M 9s Step #1: 742800K .......... .......... .......... .......... .......... 32% 192M 9s Step #1: 742850K .......... .......... .......... .......... .......... 32% 199M 9s Step #1: 742900K .......... .......... .......... .......... .......... 32% 196M 9s Step #1: 742950K .......... .......... .......... .......... .......... 32% 190M 9s Step #1: 743000K .......... .......... .......... .......... .......... 32% 199M 9s Step #1: 743050K .......... .......... .......... .......... .......... 32% 190M 9s Step #1: 743100K .......... .......... .......... .......... .......... 32% 178M 9s Step #1: 743150K .......... .......... .......... .......... .......... 32% 182M 9s Step #1: 743200K .......... .......... .......... .......... .......... 32% 205M 9s Step #1: 743250K .......... .......... .......... .......... .......... 32% 66.6M 9s Step #1: 743300K .......... .......... .......... .......... .......... 32% 210M 9s Step #1: 743350K .......... .......... .......... .......... .......... 32% 173M 9s Step #1: 743400K .......... .......... .......... .......... .......... 32% 219M 9s Step #1: 743450K .......... .......... .......... .......... .......... 33% 208M 9s Step #1: 743500K .......... .......... .......... .......... .......... 33% 210M 9s Step #1: 743550K .......... .......... .......... .......... .......... 33% 175M 9s Step #1: 743600K .......... .......... .......... .......... .......... 33% 198M 9s Step #1: 743650K .......... .......... .......... .......... .......... 33% 198M 9s Step #1: 743700K .......... .......... .......... .......... .......... 33% 181M 9s Step #1: 743750K .......... .......... .......... .......... .......... 33% 163M 9s Step #1: 743800K .......... .......... .......... .......... .......... 33% 186M 9s Step #1: 743850K .......... .......... .......... .......... .......... 33% 206M 9s Step #1: 743900K .......... .......... .......... .......... .......... 33% 205M 9s Step #1: 743950K .......... .......... .......... .......... .......... 33% 167M 9s Step #1: 744000K .......... .......... .......... .......... .......... 33% 196M 9s Step #1: 744050K .......... .......... .......... .......... .......... 33% 209M 9s Step #1: 744100K .......... .......... .......... .......... .......... 33% 191M 9s Step #1: 744150K .......... .......... .......... .......... .......... 33% 178M 9s Step #1: 744200K .......... .......... .......... .......... .......... 33% 209M 9s Step #1: 744250K .......... .......... .......... .......... .......... 33% 199M 9s Step #1: 744300K .......... .......... .......... .......... .......... 33% 167M 9s Step #1: 744350K .......... .......... .......... .......... .......... 33% 169M 9s Step #1: 744400K .......... .......... .......... .......... .......... 33% 209M 9s Step #1: 744450K .......... .......... .......... .......... .......... 33% 188M 9s Step #1: 744500K .......... .......... .......... .......... .......... 33% 206M 9s Step #1: 744550K .......... .......... .......... .......... .......... 33% 181M 9s Step #1: 744600K .......... .......... .......... .......... .......... 33% 191M 9s Step #1: 744650K .......... .......... .......... .......... .......... 33% 206M 9s Step #1: 744700K .......... .......... .......... .......... .......... 33% 203M 9s Step #1: 744750K .......... .......... .......... .......... .......... 33% 174M 9s Step #1: 744800K .......... .......... .......... .......... .......... 33% 207M 9s Step #1: 744850K .......... .......... .......... .......... .......... 33% 199M 9s Step #1: 744900K .......... .......... .......... .......... .......... 33% 199M 9s Step #1: 744950K .......... .......... .......... .......... .......... 33% 176M 9s Step #1: 745000K .......... .......... .......... .......... .......... 33% 199M 9s Step #1: 745050K .......... .......... .......... .......... .......... 33% 204M 9s Step #1: 745100K .......... .......... .......... .......... .......... 33% 207M 9s Step #1: 745150K .......... .......... .......... .......... .......... 33% 167M 9s Step #1: 745200K .......... .......... .......... .......... .......... 33% 204M 9s Step #1: 745250K .......... .......... .......... .......... .......... 33% 207M 9s Step #1: 745300K .......... .......... .......... .......... .......... 33% 65.2M 9s Step #1: 745350K .......... .......... .......... .......... .......... 33% 199M 9s Step #1: 745400K .......... .......... .......... .......... .......... 33% 202M 9s Step #1: 745450K .......... .......... .......... .......... .......... 33% 219M 9s Step #1: 745500K .......... .......... .......... .......... .......... 33% 221M 9s Step #1: 745550K .......... .......... .......... .......... .......... 33% 190M 9s Step #1: 745600K .......... .......... .......... .......... .......... 33% 203M 9s Step #1: 745650K .......... .......... .......... .......... .......... 33% 188M 9s Step #1: 745700K .......... .......... .......... .......... .......... 33% 193M 9s Step #1: 745750K .......... .......... .......... .......... .......... 33% 185M 9s Step #1: 745800K .......... .......... .......... .......... .......... 33% 211M 9s Step #1: 745850K .......... .......... .......... .......... .......... 33% 222M 9s Step #1: 745900K .......... .......... .......... .......... .......... 33% 211M 9s Step #1: 745950K .......... .......... .......... .......... .......... 33% 177M 9s Step #1: 746000K .......... .......... .......... .......... .......... 33% 223M 9s Step #1: 746050K .......... .......... .......... .......... .......... 33% 186M 9s Step #1: 746100K .......... .......... .......... .......... .......... 33% 210M 9s Step #1: 746150K .......... .......... .......... .......... .......... 33% 174M 9s Step #1: 746200K .......... .......... .......... .......... .......... 33% 196M 9s Step #1: 746250K .......... .......... .......... .......... .......... 33% 187M 9s Step #1: 746300K .......... .......... .......... .......... .......... 33% 191M 9s Step #1: 746350K .......... .......... .......... .......... .......... 33% 185M 9s Step #1: 746400K .......... .......... .......... .......... .......... 33% 189M 9s Step #1: 746450K .......... .......... .......... .......... .......... 33% 196M 9s Step #1: 746500K .......... .......... .......... .......... .......... 33% 193M 9s Step #1: 746550K .......... .......... .......... .......... .......... 33% 174M 9s Step #1: 746600K .......... .......... .......... .......... .......... 33% 195M 9s Step #1: 746650K .......... .......... .......... .......... .......... 33% 212M 9s Step #1: 746700K .......... .......... .......... .......... .......... 33% 209M 9s Step #1: 746750K .......... .......... .......... .......... .......... 33% 164M 9s Step #1: 746800K .......... .......... .......... .......... .......... 33% 197M 9s Step #1: 746850K .......... .......... .......... .......... .......... 33% 183M 9s Step #1: 746900K .......... .......... .......... .......... .......... 33% 191M 9s Step #1: 746950K .......... .......... .......... .......... .......... 33% 197M 9s Step #1: 747000K .......... .......... .......... .......... .......... 33% 195M 9s Step #1: 747050K .......... .......... .......... .......... .......... 33% 202M 9s Step #1: 747100K .......... .......... .......... .......... .......... 33% 200M 9s Step #1: 747150K .......... .......... .......... .......... .......... 33% 178M 9s Step #1: 747200K .......... .......... .......... .......... .......... 33% 175M 9s Step #1: 747250K .......... .......... .......... .......... .......... 33% 185M 9s Step #1: 747300K .......... .......... .......... .......... .......... 33% 186M 9s Step #1: 747350K .......... .......... .......... .......... .......... 33% 67.2M 9s Step #1: 747400K .......... .......... .......... .......... .......... 33% 215M 9s Step #1: 747450K .......... .......... .......... .......... .......... 33% 203M 9s Step #1: 747500K .......... .......... .......... .......... .......... 33% 215M 9s Step #1: 747550K .......... .......... .......... .......... .......... 33% 155M 9s Step #1: 747600K .......... .......... .......... .......... .......... 33% 220M 9s Step #1: 747650K .......... .......... .......... .......... .......... 33% 196M 9s Step #1: 747700K .......... .......... .......... .......... .......... 33% 198M 9s Step #1: 747750K .......... .......... .......... .......... .......... 33% 165M 9s Step #1: 747800K .......... .......... .......... .......... .......... 33% 202M 9s Step #1: 747850K .......... .......... .......... .......... .......... 33% 213M 9s Step #1: 747900K .......... .......... .......... .......... .......... 33% 211M 9s Step #1: 747950K .......... .......... .......... .......... .......... 33% 160M 9s Step #1: 748000K .......... .......... .......... .......... .......... 33% 193M 9s Step #1: 748050K .......... .......... .......... .......... .......... 33% 199M 9s Step #1: 748100K .......... .......... .......... .......... .......... 33% 195M 9s Step #1: 748150K .......... .......... .......... .......... .......... 33% 165M 9s Step #1: 748200K .......... .......... .......... .......... .......... 33% 189M 9s Step #1: 748250K .......... .......... .......... .......... .......... 33% 208M 9s Step #1: 748300K .......... .......... .......... .......... .......... 33% 201M 9s Step #1: 748350K .......... .......... .......... .......... .......... 33% 169M 9s Step #1: 748400K .......... .......... .......... .......... .......... 33% 186M 9s Step #1: 748450K .......... .......... .......... .......... .......... 33% 182M 9s Step #1: 748500K .......... .......... .......... .......... .......... 33% 190M 9s Step #1: 748550K .......... .......... .......... .......... .......... 33% 179M 9s Step #1: 748600K .......... .......... .......... .......... .......... 33% 212M 9s Step #1: 748650K .......... .......... .......... .......... .......... 33% 192M 9s Step #1: 748700K .......... .......... .......... .......... .......... 33% 181M 9s Step #1: 748750K .......... .......... .......... .......... .......... 33% 164M 9s Step #1: 748800K .......... .......... .......... .......... .......... 33% 198M 9s Step #1: 748850K .......... .......... .......... .......... .......... 33% 196M 9s Step #1: 748900K .......... .......... .......... .......... .......... 33% 200M 9s Step #1: 748950K .......... .......... .......... .......... .......... 33% 189M 9s Step #1: 749000K .......... .......... .......... .......... .......... 33% 197M 9s Step #1: 749050K .......... .......... .......... .......... .......... 33% 189M 9s Step #1: 749100K .......... .......... .......... .......... .......... 33% 195M 9s Step #1: 749150K .......... .......... .......... .......... .......... 33% 159M 9s Step #1: 749200K .......... .......... .......... .......... .......... 33% 175M 9s Step #1: 749250K .......... .......... .......... .......... .......... 33% 199M 9s Step #1: 749300K .......... .......... .......... .......... .......... 33% 226M 9s Step #1: 749350K .......... .......... .......... .......... .......... 33% 190M 9s Step #1: 749400K .......... .......... .......... .......... .......... 33% 67.0M 9s Step #1: 749450K .......... .......... .......... .......... .......... 33% 209M 9s Step #1: 749500K .......... .......... .......... .......... .......... 33% 171M 9s Step #1: 749550K .......... .......... .......... .......... .......... 33% 160M 9s Step #1: 749600K .......... .......... .......... .......... .......... 33% 217M 9s Step #1: 749650K .......... .......... .......... .......... .......... 33% 215M 9s Step #1: 749700K .......... .......... .......... .......... .......... 33% 198M 9s Step #1: 749750K .......... .......... .......... .......... .......... 33% 142M 9s Step #1: 749800K .......... .......... .......... .......... .......... 33% 199M 9s Step #1: 749850K .......... .......... .......... .......... .......... 33% 189M 9s Step #1: 749900K .......... .......... .......... .......... .......... 33% 200M 9s Step #1: 749950K .......... .......... .......... .......... .......... 33% 173M 9s Step #1: 750000K .......... .......... .......... .......... .......... 33% 198M 9s Step #1: 750050K .......... .......... .......... .......... .......... 33% 199M 9s Step #1: 750100K .......... .......... .......... .......... .......... 33% 189M 9s Step #1: 750150K .......... .......... .......... .......... .......... 33% 175M 9s Step #1: 750200K .......... .......... .......... .......... .......... 33% 205M 9s Step #1: 750250K .......... .......... .......... .......... .......... 33% 209M 9s Step #1: 750300K .......... .......... .......... .......... .......... 33% 103M 9s Step #1: 750350K .......... .......... .......... .......... .......... 33% 151M 9s Step #1: 750400K .......... .......... .......... .......... .......... 33% 200M 9s Step #1: 750450K .......... .......... .......... .......... .......... 33% 165M 9s Step #1: 750500K .......... .......... .......... .......... .......... 33% 160M 9s Step #1: 750550K .......... .......... .......... .......... .......... 33% 180M 9s Step #1: 750600K .......... .......... .......... .......... .......... 33% 194M 9s Step #1: 750650K .......... .......... .......... .......... .......... 33% 192M 9s Step #1: 750700K .......... .......... .......... .......... .......... 33% 198M 9s Step #1: 750750K .......... .......... .......... .......... .......... 33% 163M 9s Step #1: 750800K .......... .......... .......... .......... .......... 33% 198M 9s Step #1: 750850K .......... .......... .......... .......... .......... 33% 193M 9s Step #1: 750900K .......... .......... .......... .......... .......... 33% 202M 9s Step #1: 750950K .......... .......... .......... .......... .......... 33% 176M 9s Step #1: 751000K .......... .......... .......... .......... .......... 33% 174M 9s Step #1: 751050K .......... .......... .......... .......... .......... 33% 188M 9s Step #1: 751100K .......... .......... .......... .......... .......... 33% 197M 9s Step #1: 751150K .......... .......... .......... .......... .......... 33% 172M 9s Step #1: 751200K .......... .......... .......... .......... .......... 33% 192M 9s Step #1: 751250K .......... .......... .......... .......... .......... 33% 183M 9s Step #1: 751300K .......... .......... .......... .......... .......... 33% 209M 9s Step #1: 751350K .......... .......... .......... .......... .......... 33% 180M 9s Step #1: 751400K .......... .......... .......... .......... .......... 33% 190M 9s Step #1: 751450K .......... .......... .......... .......... .......... 33% 64.5M 9s Step #1: 751500K .......... .......... .......... .......... .......... 33% 212M 9s Step #1: 751550K .......... .......... .......... .......... .......... 33% 169M 9s Step #1: 751600K .......... .......... .......... .......... .......... 33% 211M 9s Step #1: 751650K .......... .......... .......... .......... .......... 33% 187M 9s Step #1: 751700K .......... .......... .......... .......... .......... 33% 197M 9s Step #1: 751750K .......... .......... .......... .......... .......... 33% 189M 9s Step #1: 751800K .......... .......... .......... .......... .......... 33% 194M 9s Step #1: 751850K .......... .......... .......... .......... .......... 33% 206M 9s Step #1: 751900K .......... .......... .......... .......... .......... 33% 186M 9s Step #1: 751950K .......... .......... .......... .......... .......... 33% 163M 9s Step #1: 752000K .......... .......... .......... .......... .......... 33% 211M 9s Step #1: 752050K .......... .......... .......... .......... .......... 33% 189M 9s Step #1: 752100K .......... .......... .......... .......... .......... 33% 192M 9s Step #1: 752150K .......... .......... .......... .......... .......... 33% 171M 9s Step #1: 752200K .......... .......... .......... .......... .......... 33% 204M 9s Step #1: 752250K .......... .......... .......... .......... .......... 33% 208M 9s Step #1: 752300K .......... .......... .......... .......... .......... 33% 194M 9s Step #1: 752350K .......... .......... .......... .......... .......... 33% 162M 9s Step #1: 752400K .......... .......... .......... .......... .......... 33% 201M 9s Step #1: 752450K .......... .......... .......... .......... .......... 33% 199M 9s Step #1: 752500K .......... .......... .......... .......... .......... 33% 190M 9s Step #1: 752550K .......... .......... .......... .......... .......... 33% 171M 9s Step #1: 752600K .......... .......... .......... .......... .......... 33% 207M 9s Step #1: 752650K .......... .......... .......... .......... .......... 33% 203M 9s Step #1: 752700K .......... .......... .......... .......... .......... 33% 195M 9s Step #1: 752750K .......... .......... .......... .......... .......... 33% 172M 9s Step #1: 752800K .......... .......... .......... .......... .......... 33% 183M 9s Step #1: 752850K .......... .......... .......... .......... .......... 33% 190M 9s Step #1: 752900K .......... .......... .......... .......... .......... 33% 193M 9s Step #1: 752950K .......... .......... .......... .......... .......... 33% 167M 9s Step #1: 753000K .......... .......... .......... .......... .......... 33% 199M 9s Step #1: 753050K .......... .......... .......... .......... .......... 33% 193M 9s Step #1: 753100K .......... .......... .......... .......... .......... 33% 206M 9s Step #1: 753150K .......... .......... .......... .......... .......... 33% 164M 9s Step #1: 753200K .......... .......... .......... .......... .......... 33% 212M 9s Step #1: 753250K .......... .......... .......... .......... .......... 33% 187M 9s Step #1: 753300K .......... .......... .......... .......... .......... 33% 178M 9s Step #1: 753350K .......... .......... .......... .......... .......... 33% 185M 9s Step #1: 753400K .......... .......... .......... .......... .......... 33% 204M 9s Step #1: 753450K .......... .......... .......... .......... .......... 33% 194M 9s Step #1: 753500K .......... .......... .......... .......... .......... 33% 65.7M 9s Step #1: 753550K .......... .......... .......... .......... .......... 33% 158M 9s Step #1: 753600K .......... .......... .......... .......... .......... 33% 189M 9s Step #1: 753650K .......... .......... .......... .......... .......... 33% 216M 9s Step #1: 753700K .......... .......... .......... .......... .......... 33% 224M 9s Step #1: 753750K .......... .......... .......... .......... .......... 33% 180M 9s Step #1: 753800K .......... .......... .......... .......... .......... 33% 197M 9s Step #1: 753850K .......... .......... .......... .......... .......... 33% 189M 9s Step #1: 753900K .......... .......... .......... .......... .......... 33% 214M 9s Step #1: 753950K .......... .......... .......... .......... .......... 33% 158M 9s Step #1: 754000K .......... .......... .......... .......... .......... 33% 191M 9s Step #1: 754050K .......... .......... .......... .......... .......... 33% 202M 9s Step #1: 754100K .......... .......... .......... .......... .......... 33% 192M 9s Step #1: 754150K .......... .......... .......... .......... .......... 33% 180M 9s Step #1: 754200K .......... .......... .......... .......... .......... 33% 212M 9s Step #1: 754250K .......... .......... .......... .......... .......... 33% 198M 9s Step #1: 754300K .......... .......... .......... .......... .......... 33% 200M 9s Step #1: 754350K .......... .......... .......... .......... .......... 33% 164M 9s Step #1: 754400K .......... .......... .......... .......... .......... 33% 198M 9s Step #1: 754450K .......... .......... .......... .......... .......... 33% 200M 9s Step #1: 754500K .......... .......... .......... .......... .......... 33% 197M 9s Step #1: 754550K .......... .......... .......... .......... .......... 33% 176M 9s Step #1: 754600K .......... .......... .......... .......... .......... 33% 203M 9s Step #1: 754650K .......... .......... .......... .......... .......... 33% 193M 9s Step #1: 754700K .......... .......... .......... .......... .......... 33% 198M 9s Step #1: 754750K .......... .......... .......... .......... .......... 33% 176M 9s Step #1: 754800K .......... .......... .......... .......... .......... 33% 218M 9s Step #1: 754850K .......... .......... .......... .......... .......... 33% 188M 9s Step #1: 754900K .......... .......... .......... .......... .......... 33% 197M 9s Step #1: 754950K .......... .......... .......... .......... .......... 33% 172M 9s Step #1: 755000K .......... .......... .......... .......... .......... 33% 206M 9s Step #1: 755050K .......... .......... .......... .......... .......... 33% 183M 9s Step #1: 755100K .......... .......... .......... .......... .......... 33% 183M 9s Step #1: 755150K .......... .......... .......... .......... .......... 33% 180M 9s Step #1: 755200K .......... .......... .......... .......... .......... 33% 205M 9s Step #1: 755250K .......... .......... .......... .......... .......... 33% 205M 9s Step #1: 755300K .......... .......... .......... .......... .......... 33% 202M 9s Step #1: 755350K .......... .......... .......... .......... .......... 33% 172M 9s Step #1: 755400K .......... .......... .......... .......... .......... 33% 186M 9s Step #1: 755450K .......... .......... .......... .......... .......... 33% 205M 9s Step #1: 755500K .......... .......... .......... .......... .......... 33% 189M 9s Step #1: 755550K .......... .......... .......... .......... .......... 33% 62.1M 9s Step #1: 755600K .......... .......... .......... .......... .......... 33% 177M 9s Step #1: 755650K .......... .......... .......... .......... .......... 33% 207M 9s Step #1: 755700K .......... .......... .......... .......... .......... 33% 208M 9s Step #1: 755750K .......... .......... .......... .......... .......... 33% 178M 9s Step #1: 755800K .......... .......... .......... .......... .......... 33% 200M 9s Step #1: 755850K .......... .......... .......... .......... .......... 33% 204M 9s Step #1: 755900K .......... .......... .......... .......... .......... 33% 188M 9s Step #1: 755950K .......... .......... .......... .......... .......... 33% 156M 9s Step #1: 756000K .......... .......... .......... .......... .......... 33% 202M 9s Step #1: 756050K .......... .......... .......... .......... .......... 33% 207M 9s Step #1: 756100K .......... .......... .......... .......... .......... 33% 204M 9s Step #1: 756150K .......... .......... .......... .......... .......... 33% 176M 9s Step #1: 756200K .......... .......... .......... .......... .......... 33% 194M 9s Step #1: 756250K .......... .......... .......... .......... .......... 33% 205M 9s Step #1: 756300K .......... .......... .......... .......... .......... 33% 205M 9s Step #1: 756350K .......... .......... .......... .......... .......... 33% 156M 9s Step #1: 756400K .......... .......... .......... .......... .......... 33% 182M 9s Step #1: 756450K .......... .......... .......... .......... .......... 33% 210M 9s Step #1: 756500K .......... .......... .......... .......... .......... 33% 192M 9s Step #1: 756550K .......... .......... .......... .......... .......... 33% 165M 9s Step #1: 756600K .......... .......... .......... .......... .......... 33% 212M 9s Step #1: 756650K .......... .......... .......... .......... .......... 33% 204M 9s Step #1: 756700K .......... .......... .......... .......... .......... 33% 204M 9s Step #1: 756750K .......... .......... .......... .......... .......... 33% 166M 9s Step #1: 756800K .......... .......... .......... .......... .......... 33% 197M 9s Step #1: 756850K .......... .......... .......... .......... .......... 33% 205M 9s Step #1: 756900K .......... .......... .......... .......... .......... 33% 193M 9s Step #1: 756950K .......... .......... .......... .......... .......... 33% 173M 9s Step #1: 757000K .......... .......... .......... .......... .......... 33% 193M 9s Step #1: 757050K .......... .......... .......... .......... .......... 33% 205M 9s Step #1: 757100K .......... .......... .......... .......... .......... 33% 195M 9s Step #1: 757150K .......... .......... .......... .......... .......... 33% 151M 9s Step #1: 757200K .......... .......... .......... .......... .......... 33% 191M 9s Step #1: 757250K .......... .......... .......... .......... .......... 33% 209M 9s Step #1: 757300K .......... .......... .......... .......... .......... 33% 205M 9s Step #1: 757350K .......... .......... .......... .......... .......... 33% 168M 9s Step #1: 757400K .......... .......... .......... .......... .......... 33% 192M 9s Step #1: 757450K .......... .......... .......... .......... .......... 33% 211M 9s Step #1: 757500K .......... .......... .......... .......... .......... 33% 200M 9s Step #1: 757550K .......... .......... .......... .......... .......... 33% 164M 9s Step #1: 757600K .......... .......... .......... .......... .......... 33% 67.8M 9s Step #1: 757650K .......... .......... .......... .......... .......... 33% 185M 9s Step #1: 757700K .......... .......... .......... .......... .......... 33% 215M 9s Step #1: 757750K .......... .......... .......... .......... .......... 33% 185M 9s Step #1: 757800K .......... .......... .......... .......... .......... 33% 195M 9s Step #1: 757850K .......... .......... .......... .......... .......... 33% 197M 9s Step #1: 757900K .......... .......... .......... .......... .......... 33% 193M 9s Step #1: 757950K .......... .......... .......... .......... .......... 33% 169M 9s Step #1: 758000K .......... .......... .......... .......... .......... 33% 208M 9s Step #1: 758050K .......... .......... .......... .......... .......... 33% 205M 9s Step #1: 758100K .......... .......... .......... .......... .......... 33% 186M 9s Step #1: 758150K .......... .......... .......... .......... .......... 33% 191M 9s Step #1: 758200K .......... .......... .......... .......... .......... 33% 198M 9s Step #1: 758250K .......... .......... .......... .......... .......... 33% 170M 9s Step #1: 758300K .......... .......... .......... .......... .......... 33% 206M 9s Step #1: 758350K .......... .......... .......... .......... .......... 33% 169M 9s Step #1: 758400K .......... .......... .......... .......... .......... 33% 204M 9s Step #1: 758450K .......... .......... .......... .......... .......... 33% 173M 9s Step #1: 758500K .......... .......... .......... .......... .......... 33% 200M 9s Step #1: 758550K .......... .......... .......... .......... .......... 33% 167M 9s Step #1: 758600K .......... .......... .......... .......... .......... 33% 192M 9s Step #1: 758650K .......... .......... .......... .......... .......... 33% 196M 9s Step #1: 758700K .......... .......... .......... .......... .......... 33% 194M 9s Step #1: 758750K .......... .......... .......... .......... .......... 33% 171M 9s Step #1: 758800K .......... .......... .......... .......... .......... 33% 196M 9s Step #1: 758850K .......... .......... .......... .......... .......... 33% 197M 9s Step #1: 758900K .......... .......... .......... .......... .......... 33% 197M 9s Step #1: 758950K .......... .......... .......... .......... .......... 33% 174M 9s Step #1: 759000K .......... .......... .......... .......... .......... 33% 211M 9s Step #1: 759050K .......... .......... .......... .......... .......... 33% 190M 9s Step #1: 759100K .......... .......... .......... .......... .......... 33% 210M 9s Step #1: 759150K .......... .......... .......... .......... .......... 33% 175M 9s Step #1: 759200K .......... .......... .......... .......... .......... 33% 173M 9s Step #1: 759250K .......... .......... .......... .......... .......... 33% 196M 9s Step #1: 759300K .......... .......... .......... .......... .......... 33% 208M 9s Step #1: 759350K .......... .......... .......... .......... .......... 33% 180M 9s Step #1: 759400K .......... .......... .......... .......... .......... 33% 192M 9s Step #1: 759450K .......... .......... .......... .......... .......... 33% 174M 9s Step #1: 759500K .......... .......... .......... .......... .......... 33% 207M 9s Step #1: 759550K .......... .......... .......... .......... .......... 33% 173M 9s Step #1: 759600K .......... .......... .......... .......... .......... 33% 187M 9s Step #1: 759650K .......... .......... .......... .......... .......... 33% 65.8M 9s Step #1: 759700K .......... .......... .......... .......... .......... 33% 196M 9s Step #1: 759750K .......... .......... .......... .......... .......... 33% 189M 9s Step #1: 759800K .......... .......... .......... .......... .......... 33% 199M 9s Step #1: 759850K .......... .......... .......... .......... .......... 33% 212M 9s Step #1: 759900K .......... .......... .......... .......... .......... 33% 195M 9s Step #1: 759950K .......... .......... .......... .......... .......... 33% 174M 9s Step #1: 760000K .......... .......... .......... .......... .......... 33% 167M 9s Step #1: 760050K .......... .......... .......... .......... .......... 33% 65.6M 9s Step #1: 760100K .......... .......... .......... .......... .......... 33% 198M 9s Step #1: 760150K .......... .......... .......... .......... .......... 33% 186M 9s Step #1: 760200K .......... .......... .......... .......... .......... 33% 181M 9s Step #1: 760250K .......... .......... .......... .......... .......... 33% 182M 9s Step #1: 760300K .......... .......... .......... .......... .......... 33% 202M 9s Step #1: 760350K .......... .......... .......... .......... .......... 33% 161M 9s Step #1: 760400K .......... .......... .......... .......... .......... 33% 204M 9s Step #1: 760450K .......... .......... .......... .......... .......... 33% 217M 9s Step #1: 760500K .......... .......... .......... .......... .......... 33% 191M 9s Step #1: 760550K .......... .......... .......... .......... .......... 33% 174M 9s Step #1: 760600K .......... .......... .......... .......... .......... 33% 202M 9s Step #1: 760650K .......... .......... .......... .......... .......... 33% 213M 9s Step #1: 760700K .......... .......... .......... .......... .......... 33% 190M 9s Step #1: 760750K .......... .......... .......... .......... .......... 33% 168M 9s Step #1: 760800K .......... .......... .......... .......... .......... 33% 194M 9s Step #1: 760850K .......... .......... .......... .......... .......... 33% 221M 9s Step #1: 760900K .......... .......... .......... .......... .......... 33% 191M 9s Step #1: 760950K .......... .......... .......... .......... .......... 33% 190M 9s Step #1: 761000K .......... .......... .......... .......... .......... 33% 202M 9s Step #1: 761050K .......... .......... .......... .......... .......... 33% 192M 9s Step #1: 761100K .......... .......... .......... .......... .......... 33% 194M 9s Step #1: 761150K .......... .......... .......... .......... .......... 33% 167M 9s Step #1: 761200K .......... .......... .......... .......... .......... 33% 188M 9s Step #1: 761250K .......... .......... .......... .......... .......... 33% 188M 9s Step #1: 761300K .......... .......... .......... .......... .......... 33% 204M 9s Step #1: 761350K .......... .......... .......... .......... .......... 33% 165M 9s Step #1: 761400K .......... .......... .......... .......... .......... 33% 204M 9s Step #1: 761450K .......... .......... .......... .......... .......... 33% 202M 9s Step #1: 761500K .......... .......... .......... .......... .......... 33% 186M 9s Step #1: 761550K .......... .......... .......... .......... .......... 33% 164M 9s Step #1: 761600K .......... .......... .......... .......... .......... 33% 188M 9s Step #1: 761650K .......... .......... .......... .......... .......... 33% 207M 9s Step #1: 761700K .......... .......... .......... .......... .......... 33% 64.2M 9s Step #1: 761750K .......... .......... .......... .......... .......... 33% 184M 9s Step #1: 761800K .......... .......... .......... .......... .......... 33% 160M 9s Step #1: 761850K .......... .......... .......... .......... .......... 33% 205M 9s Step #1: 761900K .......... .......... .......... .......... .......... 33% 222M 9s Step #1: 761950K .......... .......... .......... .......... .......... 33% 168M 9s Step #1: 762000K .......... .......... .......... .......... .......... 33% 181M 9s Step #1: 762050K .......... .......... .......... .......... .......... 33% 212M 9s Step #1: 762100K .......... .......... .......... .......... .......... 33% 192M 9s Step #1: 762150K .......... .......... .......... .......... .......... 33% 175M 9s Step #1: 762200K .......... .......... .......... .......... .......... 33% 216M 9s Step #1: 762250K .......... .......... .......... .......... .......... 33% 204M 9s Step #1: 762300K .......... .......... .......... .......... .......... 33% 199M 9s Step #1: 762350K .......... .......... .......... .......... .......... 33% 175M 9s Step #1: 762400K .......... .......... .......... .......... .......... 33% 190M 9s Step #1: 762450K .......... .......... .......... .......... .......... 33% 204M 9s Step #1: 762500K .......... .......... .......... .......... .......... 33% 208M 9s Step #1: 762550K .......... .......... .......... .......... .......... 33% 174M 9s Step #1: 762600K .......... .......... .......... .......... .......... 33% 186M 9s Step #1: 762650K .......... .......... .......... .......... .......... 33% 206M 9s Step #1: 762700K .......... .......... .......... .......... .......... 33% 206M 9s Step #1: 762750K .......... .......... .......... .......... .......... 33% 182M 9s Step #1: 762800K .......... .......... .......... .......... .......... 33% 154M 9s Step #1: 762850K .......... .......... .......... .......... .......... 33% 196M 9s Step #1: 762900K .......... .......... .......... .......... .......... 33% 196M 9s Step #1: 762950K .......... .......... .......... .......... .......... 33% 174M 9s Step #1: 763000K .......... .......... .......... .......... .......... 33% 195M 9s Step #1: 763050K .......... .......... .......... .......... .......... 33% 189M 9s Step #1: 763100K .......... .......... .......... .......... .......... 33% 200M 9s Step #1: 763150K .......... .......... .......... .......... .......... 33% 160M 9s Step #1: 763200K .......... .......... .......... .......... .......... 33% 207M 9s Step #1: 763250K .......... .......... .......... .......... .......... 33% 205M 9s Step #1: 763300K .......... .......... .......... .......... .......... 33% 193M 9s Step #1: 763350K .......... .......... .......... .......... .......... 33% 180M 9s Step #1: 763400K .......... .......... .......... .......... .......... 33% 204M 9s Step #1: 763450K .......... .......... .......... .......... .......... 33% 201M 9s Step #1: 763500K .......... .......... .......... .......... .......... 33% 176M 9s Step #1: 763550K .......... .......... .......... .......... .......... 33% 161M 9s Step #1: 763600K .......... .......... .......... .......... .......... 33% 207M 9s Step #1: 763650K .......... .......... .......... .......... .......... 33% 206M 9s Step #1: 763700K .......... .......... .......... .......... .......... 33% 207M 9s Step #1: 763750K .......... .......... .......... .......... .......... 33% 61.5M 9s Step #1: 763800K .......... .......... .......... .......... .......... 33% 194M 9s Step #1: 763850K .......... .......... .......... .......... .......... 33% 200M 9s Step #1: 763900K .......... .......... .......... .......... .......... 33% 211M 9s Step #1: 763950K .......... .......... .......... .......... .......... 33% 161M 9s Step #1: 764000K .......... .......... .......... .......... .......... 33% 191M 9s Step #1: 764050K .......... .......... .......... .......... .......... 33% 182M 9s Step #1: 764100K .......... .......... .......... .......... .......... 33% 208M 9s Step #1: 764150K .......... .......... .......... .......... .......... 33% 192M 9s Step #1: 764200K .......... .......... .......... .......... .......... 33% 207M 9s Step #1: 764250K .......... .......... .......... .......... .......... 33% 187M 9s Step #1: 764300K .......... .......... .......... .......... .......... 33% 197M 9s Step #1: 764350K .......... .......... .......... .......... .......... 33% 161M 9s Step #1: 764400K .......... .......... .......... .......... .......... 33% 213M 9s Step #1: 764450K .......... .......... .......... .......... .......... 33% 202M 9s Step #1: 764500K .......... .......... .......... .......... .......... 33% 190M 9s Step #1: 764550K .......... .......... .......... .......... .......... 33% 185M 9s Step #1: 764600K .......... .......... .......... .......... .......... 33% 188M 9s Step #1: 764650K .......... .......... .......... .......... .......... 33% 191M 9s Step #1: 764700K .......... .......... .......... .......... .......... 33% 197M 9s Step #1: 764750K .......... .......... .......... .......... .......... 33% 173M 9s Step #1: 764800K .......... .......... .......... .......... .......... 33% 206M 9s Step #1: 764850K .......... .......... .......... .......... .......... 33% 181M 9s Step #1: 764900K .......... .......... .......... .......... .......... 33% 211M 9s Step #1: 764950K .......... .......... .......... .......... .......... 33% 186M 9s Step #1: 765000K .......... .......... .......... .......... .......... 33% 189M 9s Step #1: 765050K .......... .......... .......... .......... .......... 33% 197M 9s Step #1: 765100K .......... .......... .......... .......... .......... 33% 193M 9s Step #1: 765150K .......... .......... .......... .......... .......... 33% 169M 9s Step #1: 765200K .......... .......... .......... .......... .......... 33% 191M 9s Step #1: 765250K .......... .......... .......... .......... .......... 33% 196M 9s Step #1: 765300K .......... .......... .......... .......... .......... 33% 210M 9s Step #1: 765350K .......... .......... .......... .......... .......... 33% 164M 9s Step #1: 765400K .......... .......... .......... .......... .......... 33% 180M 9s Step #1: 765450K .......... .......... .......... .......... .......... 33% 203M 9s Step #1: 765500K .......... .......... .......... .......... .......... 33% 208M 9s Step #1: 765550K .......... .......... .......... .......... .......... 33% 165M 9s Step #1: 765600K .......... .......... .......... .......... .......... 33% 190M 9s Step #1: 765650K .......... .......... .......... .......... .......... 33% 196M 9s Step #1: 765700K .......... .......... .......... .......... .......... 33% 203M 9s Step #1: 765750K .......... .......... .......... .......... .......... 33% 176M 9s Step #1: 765800K .......... .......... .......... .......... .......... 33% 66.1M 9s Step #1: 765850K .......... .......... .......... .......... .......... 33% 205M 9s Step #1: 765900K .......... .......... .......... .......... .......... 33% 215M 9s Step #1: 765950K .......... .......... .......... .......... .......... 34% 160M 9s Step #1: 766000K .......... .......... .......... .......... .......... 34% 198M 9s Step #1: 766050K .......... .......... .......... .......... .......... 34% 199M 9s Step #1: 766100K .......... .......... .......... .......... .......... 34% 179M 9s Step #1: 766150K .......... .......... .......... .......... .......... 34% 187M 9s Step #1: 766200K .......... .......... .......... .......... .......... 34% 198M 9s Step #1: 766250K .......... .......... .......... .......... .......... 34% 215M 9s Step #1: 766300K .......... .......... .......... .......... .......... 34% 214M 9s Step #1: 766350K .......... .......... .......... .......... .......... 34% 176M 9s Step #1: 766400K .......... .......... .......... .......... .......... 34% 190M 9s Step #1: 766450K .......... .......... .......... .......... .......... 34% 188M 9s Step #1: 766500K .......... .......... .......... .......... .......... 34% 176M 9s Step #1: 766550K .......... .......... .......... .......... .......... 34% 164M 9s Step #1: 766600K .......... .......... .......... .......... .......... 34% 202M 9s Step #1: 766650K .......... .......... .......... .......... .......... 34% 188M 9s Step #1: 766700K .......... .......... .......... .......... .......... 34% 179M 9s Step #1: 766750K .......... .......... .......... .......... .......... 34% 165M 9s Step #1: 766800K .......... .......... .......... .......... .......... 34% 205M 9s Step #1: 766850K .......... .......... .......... .......... .......... 34% 195M 9s Step #1: 766900K .......... .......... .......... .......... .......... 34% 182M 9s Step #1: 766950K .......... .......... .......... .......... .......... 34% 178M 9s Step #1: 767000K .......... .......... .......... .......... .......... 34% 204M 9s Step #1: 767050K .......... .......... .......... .......... .......... 34% 203M 9s Step #1: 767100K .......... .......... .......... .......... .......... 34% 189M 9s Step #1: 767150K .......... .......... .......... .......... .......... 34% 164M 9s Step #1: 767200K .......... .......... .......... .......... .......... 34% 200M 9s Step #1: 767250K .......... .......... .......... .......... .......... 34% 178M 9s Step #1: 767300K .......... .......... .......... .......... .......... 34% 201M 9s Step #1: 767350K .......... .......... .......... .......... .......... 34% 179M 9s Step #1: 767400K .......... .......... .......... .......... .......... 34% 195M 9s Step #1: 767450K .......... .......... .......... .......... .......... 34% 197M 9s Step #1: 767500K .......... .......... .......... .......... .......... 34% 187M 9s Step #1: 767550K .......... .......... .......... .......... .......... 34% 167M 9s Step #1: 767600K .......... .......... .......... .......... .......... 34% 194M 9s Step #1: 767650K .......... .......... .......... .......... .......... 34% 192M 9s Step #1: 767700K .......... .......... .......... .......... .......... 34% 211M 9s Step #1: 767750K .......... .......... .......... .......... .......... 34% 182M 9s Step #1: 767800K .......... .......... .......... .......... .......... 34% 198M 9s Step #1: 767850K .......... .......... .......... .......... .......... 34% 67.7M 9s Step #1: 767900K .......... .......... .......... .......... .......... 34% 202M 9s Step #1: 767950K .......... .......... .......... .......... .......... 34% 178M 9s Step #1: 768000K .......... .......... .......... .......... .......... 34% 205M 9s Step #1: 768050K .......... .......... .......... .......... .......... 34% 195M 9s Step #1: 768100K .......... .......... .......... .......... .......... 34% 199M 9s Step #1: 768150K .......... .......... .......... .......... .......... 34% 178M 9s Step #1: 768200K .......... .......... .......... .......... .......... 34% 192M 9s Step #1: 768250K .......... .......... .......... .......... .......... 34% 203M 9s Step #1: 768300K .......... .......... .......... .......... .......... 34% 208M 9s Step #1: 768350K .......... .......... .......... .......... .......... 34% 152M 9s Step #1: 768400K .......... .......... .......... .......... .......... 34% 169M 9s Step #1: 768450K .......... .......... .......... .......... .......... 34% 203M 9s Step #1: 768500K .......... .......... .......... .......... .......... 34% 204M 9s Step #1: 768550K .......... .......... .......... .......... .......... 34% 166M 9s Step #1: 768600K .......... .......... .......... .......... .......... 34% 193M 9s Step #1: 768650K .......... .......... .......... .......... .......... 34% 194M 9s Step #1: 768700K .......... .......... .......... .......... .......... 34% 189M 9s Step #1: 768750K .......... .......... .......... .......... .......... 34% 169M 9s Step #1: 768800K .......... .......... .......... .......... .......... 34% 187M 9s Step #1: 768850K .......... .......... .......... .......... .......... 34% 201M 9s Step #1: 768900K .......... .......... .......... .......... .......... 34% 199M 9s Step #1: 768950K .......... .......... .......... .......... .......... 34% 157M 9s Step #1: 769000K .......... .......... .......... .......... .......... 34% 197M 9s Step #1: 769050K .......... .......... .......... .......... .......... 34% 202M 9s Step #1: 769100K .......... .......... .......... .......... .......... 34% 195M 9s Step #1: 769150K .......... .......... .......... .......... .......... 34% 166M 9s Step #1: 769200K .......... .......... .......... .......... .......... 34% 192M 9s Step #1: 769250K .......... .......... .......... .......... .......... 34% 203M 9s Step #1: 769300K .......... .......... .......... .......... .......... 34% 208M 9s Step #1: 769350K .......... .......... .......... .......... .......... 34% 163M 9s Step #1: 769400K .......... .......... .......... .......... .......... 34% 187M 9s Step #1: 769450K .......... .......... .......... .......... .......... 34% 192M 9s Step #1: 769500K .......... .......... .......... .......... .......... 34% 198M 9s Step #1: 769550K .......... .......... .......... .......... .......... 34% 170M 9s Step #1: 769600K .......... .......... .......... .......... .......... 34% 202M 9s Step #1: 769650K .......... .......... .......... .......... .......... 34% 194M 9s Step #1: 769700K .......... .......... .......... .......... .......... 34% 183M 9s Step #1: 769750K .......... .......... .......... .......... .......... 34% 170M 9s Step #1: 769800K .......... .......... .......... .......... .......... 34% 187M 9s Step #1: 769850K .......... .......... .......... .......... .......... 34% 188M 9s Step #1: 769900K .......... .......... .......... .......... .......... 34% 68.8M 9s Step #1: 769950K .......... .......... .......... .......... .......... 34% 165M 9s Step #1: 770000K .......... .......... .......... .......... .......... 34% 209M 9s Step #1: 770050K .......... .......... .......... .......... .......... 34% 214M 9s Step #1: 770100K .......... .......... .......... .......... .......... 34% 219M 9s Step #1: 770150K .......... .......... .......... .......... .......... 34% 166M 9s Step #1: 770200K .......... .......... .......... .......... .......... 34% 195M 9s Step #1: 770250K .......... .......... .......... .......... .......... 34% 200M 9s Step #1: 770300K .......... .......... .......... .......... .......... 34% 192M 9s Step #1: 770350K .......... .......... .......... .......... .......... 34% 176M 9s Step #1: 770400K .......... .......... .......... .......... .......... 34% 197M 9s Step #1: 770450K .......... .......... .......... .......... .......... 34% 172M 9s Step #1: 770500K .......... .......... .......... .......... .......... 34% 207M 9s Step #1: 770550K .......... .......... .......... .......... .......... 34% 178M 9s Step #1: 770600K .......... .......... .......... .......... .......... 34% 205M 9s Step #1: 770650K .......... .......... .......... .......... .......... 34% 197M 9s Step #1: 770700K .......... .......... .......... .......... .......... 34% 196M 9s Step #1: 770750K .......... .......... .......... .......... .......... 34% 166M 9s Step #1: 770800K .......... .......... .......... .......... .......... 34% 208M 9s Step #1: 770850K .......... .......... .......... .......... .......... 34% 207M 9s Step #1: 770900K .......... .......... .......... .......... .......... 34% 207M 9s Step #1: 770950K .......... .......... .......... .......... .......... 34% 170M 9s Step #1: 771000K .......... .......... .......... .......... .......... 34% 178M 9s Step #1: 771050K .......... .......... .......... .......... .......... 34% 196M 9s Step #1: 771100K .......... .......... .......... .......... .......... 34% 201M 9s Step #1: 771150K .......... .......... .......... .......... .......... 34% 165M 9s Step #1: 771200K .......... .......... .......... .......... .......... 34% 196M 9s Step #1: 771250K .......... .......... .......... .......... .......... 34% 176M 9s Step #1: 771300K .......... .......... .......... .......... .......... 34% 184M 9s Step #1: 771350K .......... .......... .......... .......... .......... 34% 180M 9s Step #1: 771400K .......... .......... .......... .......... .......... 34% 204M 9s Step #1: 771450K .......... .......... .......... .......... .......... 34% 208M 9s Step #1: 771500K .......... .......... .......... .......... .......... 34% 192M 9s Step #1: 771550K .......... .......... .......... .......... .......... 34% 167M 9s Step #1: 771600K .......... .......... .......... .......... .......... 34% 206M 9s Step #1: 771650K .......... .......... .......... .......... .......... 34% 206M 9s Step #1: 771700K .......... .......... .......... .......... .......... 34% 176M 9s Step #1: 771750K .......... .......... .......... .......... .......... 34% 162M 9s Step #1: 771800K .......... .......... .......... .......... .......... 34% 178M 9s Step #1: 771850K .......... .......... .......... .......... .......... 34% 187M 9s Step #1: 771900K .......... .......... .......... .......... .......... 34% 173M 9s Step #1: 771950K .......... .......... .......... .......... .......... 34% 65.0M 9s Step #1: 772000K .......... .......... .......... .......... .......... 34% 202M 9s Step #1: 772050K .......... .......... .......... .......... .......... 34% 186M 9s Step #1: 772100K .......... .......... .......... .......... .......... 34% 203M 9s Step #1: 772150K .......... .......... .......... .......... .......... 34% 185M 9s Step #1: 772200K .......... .......... .......... .......... .......... 34% 201M 9s Step #1: 772250K .......... .......... .......... .......... .......... 34% 197M 9s Step #1: 772300K .......... .......... .......... .......... .......... 34% 194M 9s Step #1: 772350K .......... .......... .......... .......... .......... 34% 166M 9s Step #1: 772400K .......... .......... .......... .......... .......... 34% 206M 9s Step #1: 772450K .......... .......... .......... .......... .......... 34% 210M 9s Step #1: 772500K .......... .......... .......... .......... .......... 34% 181M 9s Step #1: 772550K .......... .......... .......... .......... .......... 34% 168M 9s Step #1: 772600K .......... .......... .......... .......... .......... 34% 208M 9s Step #1: 772650K .......... .......... .......... .......... .......... 34% 203M 9s Step #1: 772700K .......... .......... .......... .......... .......... 34% 191M 9s Step #1: 772750K .......... .......... .......... .......... .......... 34% 175M 9s Step #1: 772800K .......... .......... .......... .......... .......... 34% 189M 9s Step #1: 772850K .......... .......... .......... .......... .......... 34% 211M 9s Step #1: 772900K .......... .......... .......... .......... .......... 34% 201M 9s Step #1: 772950K .......... .......... .......... .......... .......... 34% 170M 9s Step #1: 773000K .......... .......... .......... .......... .......... 34% 207M 9s Step #1: 773050K .......... .......... .......... .......... .......... 34% 194M 9s Step #1: 773100K .......... .......... .......... .......... .......... 34% 212M 9s Step #1: 773150K .......... .......... .......... .......... .......... 34% 158M 9s Step #1: 773200K .......... .......... .......... .......... .......... 34% 190M 9s Step #1: 773250K .......... .......... .......... .......... .......... 34% 205M 9s Step #1: 773300K .......... .......... .......... .......... .......... 34% 194M 9s Step #1: 773350K .......... .......... .......... .......... .......... 34% 180M 9s Step #1: 773400K .......... .......... .......... .......... .......... 34% 191M 9s Step #1: 773450K .......... .......... .......... .......... .......... 34% 205M 9s Step #1: 773500K .......... .......... .......... .......... .......... 34% 207M 9s Step #1: 773550K .......... .......... .......... .......... .......... 34% 139M 9s Step #1: 773600K .......... .......... .......... .......... .......... 34% 197M 9s Step #1: 773650K .......... .......... .......... .......... .......... 34% 187M 9s Step #1: 773700K .......... .......... .......... .......... .......... 34% 206M 9s Step #1: 773750K .......... .......... .......... .......... .......... 34% 174M 9s Step #1: 773800K .......... .......... .......... .......... .......... 34% 189M 9s Step #1: 773850K .......... .......... .......... .......... .......... 34% 206M 9s Step #1: 773900K .......... .......... .......... .......... .......... 34% 213M 9s Step #1: 773950K .......... .......... .......... .......... .......... 34% 63.4M 9s Step #1: 774000K .......... .......... .......... .......... .......... 34% 199M 9s Step #1: 774050K .......... .......... .......... .......... .......... 34% 191M 9s Step #1: 774100K .......... .......... .......... .......... .......... 34% 196M 9s Step #1: 774150K .......... .......... .......... .......... .......... 34% 181M 9s Step #1: 774200K .......... .......... .......... .......... .......... 34% 188M 9s Step #1: 774250K .......... .......... .......... .......... .......... 34% 195M 9s Step #1: 774300K .......... .......... .......... .......... .......... 34% 191M 9s Step #1: 774350K .......... .......... .......... .......... .......... 34% 180M 9s Step #1: 774400K .......... .......... .......... .......... .......... 34% 188M 9s Step #1: 774450K .......... .......... .......... .......... .......... 34% 208M 9s Step #1: 774500K .......... .......... .......... .......... .......... 34% 197M 9s Step #1: 774550K .......... .......... .......... .......... .......... 34% 191M 9s Step #1: 774600K .......... .......... .......... .......... .......... 34% 178M 9s Step #1: 774650K .......... .......... .......... .......... .......... 34% 204M 9s Step #1: 774700K .......... .......... .......... .......... .......... 34% 206M 9s Step #1: 774750K .......... .......... .......... .......... .......... 34% 187M 9s Step #1: 774800K .......... .......... .......... .......... .......... 34% 177M 9s Step #1: 774850K .......... .......... .......... .......... .......... 34% 210M 9s Step #1: 774900K .......... .......... .......... .......... .......... 34% 208M 9s Step #1: 774950K .......... .......... .......... .......... .......... 34% 184M 9s Step #1: 775000K .......... .......... .......... .......... .......... 34% 197M 9s Step #1: 775050K .......... .......... .......... .......... .......... 34% 208M 9s Step #1: 775100K .......... .......... .......... .......... .......... 34% 179M 9s Step #1: 775150K .......... .......... .......... .......... .......... 34% 178M 9s Step #1: 775200K .......... .......... .......... .......... .......... 34% 199M 9s Step #1: 775250K .......... .......... .......... .......... .......... 34% 207M 9s Step #1: 775300K .......... .......... .......... .......... .......... 34% 206M 9s Step #1: 775350K .......... .......... .......... .......... .......... 34% 165M 9s Step #1: 775400K .......... .......... .......... .......... .......... 34% 203M 9s Step #1: 775450K .......... .......... .......... .......... .......... 34% 214M 9s Step #1: 775500K .......... .......... .......... .......... .......... 34% 195M 9s Step #1: 775550K .......... .......... .......... .......... .......... 34% 161M 9s Step #1: 775600K .......... .......... .......... .......... .......... 34% 185M 9s Step #1: 775650K .......... .......... .......... .......... .......... 34% 196M 9s Step #1: 775700K .......... .......... .......... .......... .......... 34% 176M 9s Step #1: 775750K .......... .......... .......... .......... .......... 34% 182M 9s Step #1: 775800K .......... .......... .......... .......... .......... 34% 197M 9s Step #1: 775850K .......... .......... .......... .......... .......... 34% 200M 9s Step #1: 775900K .......... .......... .......... .......... .......... 34% 202M 9s Step #1: 775950K .......... .......... .......... .......... .......... 34% 154M 9s Step #1: 776000K .......... .......... .......... .......... .......... 34% 66.6M 9s Step #1: 776050K .......... .......... .......... .......... .......... 34% 208M 9s Step #1: 776100K .......... .......... .......... .......... .......... 34% 209M 9s Step #1: 776150K .......... .......... .......... .......... .......... 34% 179M 9s Step #1: 776200K .......... .......... .......... .......... .......... 34% 219M 9s Step #1: 776250K .......... .......... .......... .......... .......... 34% 210M 9s Step #1: 776300K .......... .......... .......... .......... .......... 34% 207M 9s Step #1: 776350K .......... .......... .......... .......... .......... 34% 155M 9s Step #1: 776400K .......... .......... .......... .......... .......... 34% 208M 9s Step #1: 776450K .......... .......... .......... .......... .......... 34% 204M 9s Step #1: 776500K .......... .......... .......... .......... .......... 34% 209M 9s Step #1: 776550K .......... .......... .......... .......... .......... 34% 185M 9s Step #1: 776600K .......... .......... .......... .......... .......... 34% 196M 9s Step #1: 776650K .......... .......... .......... .......... .......... 34% 211M 9s Step #1: 776700K .......... .......... .......... .......... .......... 34% 188M 9s Step #1: 776750K .......... .......... .......... .......... .......... 34% 159M 9s Step #1: 776800K .......... .......... .......... .......... .......... 34% 205M 9s Step #1: 776850K .......... .......... .......... .......... .......... 34% 185M 9s Step #1: 776900K .......... .......... .......... .......... .......... 34% 188M 9s Step #1: 776950K .......... .......... .......... .......... .......... 34% 175M 9s Step #1: 777000K .......... .......... .......... .......... .......... 34% 191M 9s Step #1: 777050K .......... .......... .......... .......... .......... 34% 203M 9s Step #1: 777100K .......... .......... .......... .......... .......... 34% 195M 9s Step #1: 777150K .......... .......... .......... .......... .......... 34% 170M 9s Step #1: 777200K .......... .......... .......... .......... .......... 34% 206M 9s Step #1: 777250K .......... .......... .......... .......... .......... 34% 208M 9s Step #1: 777300K .......... .......... .......... .......... .......... 34% 202M 9s Step #1: 777350K .......... .......... .......... .......... .......... 34% 177M 9s Step #1: 777400K .......... .......... .......... .......... .......... 34% 187M 9s Step #1: 777450K .......... .......... .......... .......... .......... 34% 197M 9s Step #1: 777500K .......... .......... .......... .......... .......... 34% 193M 9s Step #1: 777550K .......... .......... .......... .......... .......... 34% 172M 9s Step #1: 777600K .......... .......... .......... .......... .......... 34% 191M 9s Step #1: 777650K .......... .......... .......... .......... .......... 34% 165M 9s Step #1: 777700K .......... .......... .......... .......... .......... 34% 214M 9s Step #1: 777750K .......... .......... .......... .......... .......... 34% 176M 9s Step #1: 777800K .......... .......... .......... .......... .......... 34% 215M 9s Step #1: 777850K .......... .......... .......... .......... .......... 34% 187M 9s Step #1: 777900K .......... .......... .......... .......... .......... 34% 173M 9s Step #1: 777950K .......... .......... .......... .......... .......... 34% 163M 9s Step #1: 778000K .......... .......... .......... .......... .......... 34% 208M 9s Step #1: 778050K .......... .......... .......... .......... .......... 34% 67.0M 9s Step #1: 778100K .......... .......... .......... .......... .......... 34% 213M 9s Step #1: 778150K .......... .......... .......... .......... .......... 34% 183M 9s Step #1: 778200K .......... .......... .......... .......... .......... 34% 202M 9s Step #1: 778250K .......... .......... .......... .......... .......... 34% 211M 9s Step #1: 778300K .......... .......... .......... .......... .......... 34% 226M 9s Step #1: 778350K .......... .......... .......... .......... .......... 34% 177M 9s Step #1: 778400K .......... .......... .......... .......... .......... 34% 188M 9s Step #1: 778450K .......... .......... .......... .......... .......... 34% 209M 9s Step #1: 778500K .......... .......... .......... .......... .......... 34% 220M 9s Step #1: 778550K .......... .......... .......... .......... .......... 34% 177M 9s Step #1: 778600K .......... .......... .......... .......... .......... 34% 192M 9s Step #1: 778650K .......... .......... .......... .......... .......... 34% 178M 9s Step #1: 778700K .......... .......... .......... .......... .......... 34% 215M 9s Step #1: 778750K .......... .......... .......... .......... .......... 34% 169M 9s Step #1: 778800K .......... .......... .......... .......... .......... 34% 180M 9s Step #1: 778850K .......... .......... .......... .......... .......... 34% 200M 9s Step #1: 778900K .......... .......... .......... .......... .......... 34% 189M 9s Step #1: 778950K .......... .......... .......... .......... .......... 34% 187M 9s Step #1: 779000K .......... .......... .......... .......... .......... 34% 210M 9s Step #1: 779050K .......... .......... .......... .......... .......... 34% 220M 9s Step #1: 779100K .......... .......... .......... .......... .......... 34% 218M 9s Step #1: 779150K .......... .......... .......... .......... .......... 34% 170M 9s Step #1: 779200K .......... .......... .......... .......... .......... 34% 173M 9s Step #1: 779250K .......... .......... .......... .......... .......... 34% 205M 9s Step #1: 779300K .......... .......... .......... .......... .......... 34% 181M 9s Step #1: 779350K .......... .......... .......... .......... .......... 34% 170M 9s Step #1: 779400K .......... .......... .......... .......... .......... 34% 206M 9s Step #1: 779450K .......... .......... .......... .......... .......... 34% 185M 9s Step #1: 779500K .......... .......... .......... .......... .......... 34% 195M 9s Step #1: 779550K .......... .......... .......... .......... .......... 34% 155M 9s Step #1: 779600K .......... .......... .......... .......... .......... 34% 200M 9s Step #1: 779650K .......... .......... .......... .......... .......... 34% 208M 9s Step #1: 779700K .......... .......... .......... .......... .......... 34% 188M 9s Step #1: 779750K .......... .......... .......... .......... .......... 34% 172M 9s Step #1: 779800K .......... .......... .......... .......... .......... 34% 202M 9s Step #1: 779850K .......... .......... .......... .......... .......... 34% 185M 9s Step #1: 779900K .......... .......... .......... .......... .......... 34% 198M 9s Step #1: 779950K .......... .......... .......... .......... .......... 34% 169M 9s Step #1: 780000K .......... .......... .......... .......... .......... 34% 205M 9s Step #1: 780050K .......... .......... .......... .......... .......... 34% 202M 9s Step #1: 780100K .......... .......... .......... .......... .......... 34% 66.2M 9s Step #1: 780150K .......... .......... .......... .......... .......... 34% 183M 9s Step #1: 780200K .......... .......... .......... .......... .......... 34% 189M 9s Step #1: 780250K .......... .......... .......... .......... .......... 34% 207M 9s Step #1: 780300K .......... .......... .......... .......... .......... 34% 193M 9s Step #1: 780350K .......... .......... .......... .......... .......... 34% 188M 9s Step #1: 780400K .......... .......... .......... .......... .......... 34% 208M 9s Step #1: 780450K .......... .......... .......... .......... .......... 34% 204M 9s Step #1: 780500K .......... .......... .......... .......... .......... 34% 201M 9s Step #1: 780550K .......... .......... .......... .......... .......... 34% 185M 9s Step #1: 780600K .......... .......... .......... .......... .......... 34% 194M 9s Step #1: 780650K .......... .......... .......... .......... .......... 34% 220M 9s Step #1: 780700K .......... .......... .......... .......... .......... 34% 198M 9s Step #1: 780750K .......... .......... .......... .......... .......... 34% 178M 9s Step #1: 780800K .......... .......... .......... .......... .......... 34% 183M 9s Step #1: 780850K .......... .......... .......... .......... .......... 34% 208M 9s Step #1: 780900K .......... .......... .......... .......... .......... 34% 204M 9s Step #1: 780950K .......... .......... .......... .......... .......... 34% 192M 9s Step #1: 781000K .......... .......... .......... .......... .......... 34% 189M 9s Step #1: 781050K .......... .......... .......... .......... .......... 34% 214M 9s Step #1: 781100K .......... .......... .......... .......... .......... 34% 201M 9s Step #1: 781150K .......... .......... .......... .......... .......... 34% 181M 9s Step #1: 781200K .......... .......... .......... .......... .......... 34% 182M 9s Step #1: 781250K .......... .......... .......... .......... .......... 34% 219M 9s Step #1: 781300K .......... .......... .......... .......... .......... 34% 210M 9s Step #1: 781350K .......... .......... .......... .......... .......... 34% 171M 9s Step #1: 781400K .......... .......... .......... .......... .......... 34% 190M 9s Step #1: 781450K .......... .......... .......... .......... .......... 34% 204M 9s Step #1: 781500K .......... .......... .......... .......... .......... 34% 182M 9s Step #1: 781550K .......... .......... .......... .......... .......... 34% 182M 9s Step #1: 781600K .......... .......... .......... .......... .......... 34% 199M 9s Step #1: 781650K .......... .......... .......... .......... .......... 34% 187M 9s Step #1: 781700K .......... .......... .......... .......... .......... 34% 193M 9s Step #1: 781750K .......... .......... .......... .......... .......... 34% 179M 9s Step #1: 781800K .......... .......... .......... .......... .......... 34% 202M 9s Step #1: 781850K .......... .......... .......... .......... .......... 34% 204M 9s Step #1: 781900K .......... .......... .......... .......... .......... 34% 210M 9s Step #1: 781950K .......... .......... .......... .......... .......... 34% 174M 9s Step #1: 782000K .......... .......... .......... .......... .......... 34% 181M 9s Step #1: 782050K .......... .......... .......... .......... .......... 34% 198M 9s Step #1: 782100K .......... .......... .......... .......... .......... 34% 209M 9s Step #1: 782150K .......... .......... .......... .......... .......... 34% 63.1M 9s Step #1: 782200K .......... .......... .......... .......... .......... 34% 205M 9s Step #1: 782250K .......... .......... .......... .......... .......... 34% 207M 9s Step #1: 782300K .......... .......... .......... .......... .......... 34% 202M 9s Step #1: 782350K .......... .......... .......... .......... .......... 34% 184M 9s Step #1: 782400K .......... .......... .......... .......... .......... 34% 211M 9s Step #1: 782450K .......... .......... .......... .......... .......... 34% 198M 9s Step #1: 782500K .......... .......... .......... .......... .......... 34% 188M 9s Step #1: 782550K .......... .......... .......... .......... .......... 34% 188M 9s Step #1: 782600K .......... .......... .......... .......... .......... 34% 211M 9s Step #1: 782650K .......... .......... .......... .......... .......... 34% 214M 9s Step #1: 782700K .......... .......... .......... .......... .......... 34% 186M 9s Step #1: 782750K .......... .......... .......... .......... .......... 34% 154M 9s Step #1: 782800K .......... .......... .......... .......... .......... 34% 207M 9s Step #1: 782850K .......... .......... .......... .......... .......... 34% 207M 9s Step #1: 782900K .......... .......... .......... .......... .......... 34% 207M 9s Step #1: 782950K .......... .......... .......... .......... .......... 34% 173M 9s Step #1: 783000K .......... .......... .......... .......... .......... 34% 199M 9s Step #1: 783050K .......... .......... .......... .......... .......... 34% 197M 9s Step #1: 783100K .......... .......... .......... .......... .......... 34% 197M 9s Step #1: 783150K .......... .......... .......... .......... .......... 34% 176M 9s Step #1: 783200K .......... .......... .......... .......... .......... 34% 189M 9s Step #1: 783250K .......... .......... .......... .......... .......... 34% 189M 9s Step #1: 783300K .......... .......... .......... .......... .......... 34% 207M 9s Step #1: 783350K .......... .......... .......... .......... .......... 34% 184M 9s Step #1: 783400K .......... .......... .......... .......... .......... 34% 196M 9s Step #1: 783450K .......... .......... .......... .......... .......... 34% 198M 9s Step #1: 783500K .......... .......... .......... .......... .......... 34% 201M 9s Step #1: 783550K .......... .......... .......... .......... .......... 34% 166M 9s Step #1: 783600K .......... .......... .......... .......... .......... 34% 202M 9s Step #1: 783650K .......... .......... .......... .......... .......... 34% 199M 9s Step #1: 783700K .......... .......... .......... .......... .......... 34% 203M 9s Step #1: 783750K .......... .......... .......... .......... .......... 34% 182M 9s Step #1: 783800K .......... .......... .......... .......... .......... 34% 194M 9s Step #1: 783850K .......... .......... .......... .......... .......... 34% 201M 9s Step #1: 783900K .......... .......... .......... .......... .......... 34% 197M 9s Step #1: 783950K .......... .......... .......... .......... .......... 34% 170M 9s Step #1: 784000K .......... .......... .......... .......... .......... 34% 202M 9s Step #1: 784050K .......... .......... .......... .......... .......... 34% 189M 9s Step #1: 784100K .......... .......... .......... .......... .......... 34% 209M 9s Step #1: 784150K .......... .......... .......... .......... .......... 34% 180M 9s Step #1: 784200K .......... .......... .......... .......... .......... 34% 67.7M 9s Step #1: 784250K .......... .......... .......... .......... .......... 34% 212M 9s Step #1: 784300K .......... .......... .......... .......... .......... 34% 197M 9s Step #1: 784350K .......... .......... .......... .......... .......... 34% 163M 9s Step #1: 784400K .......... .......... .......... .......... .......... 34% 195M 9s Step #1: 784450K .......... .......... .......... .......... .......... 34% 195M 9s Step #1: 784500K .......... .......... .......... .......... .......... 34% 204M 9s Step #1: 784550K .......... .......... .......... .......... .......... 34% 174M 9s Step #1: 784600K .......... .......... .......... .......... .......... 34% 186M 9s Step #1: 784650K .......... .......... .......... .......... .......... 34% 189M 9s Step #1: 784700K .......... .......... .......... .......... .......... 34% 210M 9s Step #1: 784750K .......... .......... .......... .......... .......... 34% 183M 9s Step #1: 784800K .......... .......... .......... .......... .......... 34% 197M 9s Step #1: 784850K .......... .......... .......... .......... .......... 34% 205M 9s Step #1: 784900K .......... .......... .......... .......... .......... 34% 206M 9s Step #1: 784950K .......... .......... .......... .......... .......... 34% 167M 9s Step #1: 785000K .......... .......... .......... .......... .......... 34% 198M 9s Step #1: 785050K .......... .......... .......... .......... .......... 34% 193M 9s Step #1: 785100K .......... .......... .......... .......... .......... 34% 203M 9s Step #1: 785150K .......... .......... .......... .......... .......... 34% 166M 9s Step #1: 785200K .......... .......... .......... .......... .......... 34% 204M 9s Step #1: 785250K .......... .......... .......... .......... .......... 34% 205M 9s Step #1: 785300K .......... .......... .......... .......... .......... 34% 190M 9s Step #1: 785350K .......... .......... .......... .......... .......... 34% 183M 9s Step #1: 785400K .......... .......... .......... .......... .......... 34% 197M 9s Step #1: 785450K .......... .......... .......... .......... .......... 34% 212M 9s Step #1: 785500K .......... .......... .......... .......... .......... 34% 207M 9s Step #1: 785550K .......... .......... .......... .......... .......... 34% 140M 9s Step #1: 785600K .......... .......... .......... .......... .......... 34% 182M 9s Step #1: 785650K .......... .......... .......... .......... .......... 34% 207M 9s Step #1: 785700K .......... .......... .......... .......... .......... 34% 207M 9s Step #1: 785750K .......... .......... .......... .......... .......... 34% 175M 9s Step #1: 785800K .......... .......... .......... .......... .......... 34% 200M 9s Step #1: 785850K .......... .......... .......... .......... .......... 34% 181M 9s Step #1: 785900K .......... .......... .......... .......... .......... 34% 179M 9s Step #1: 785950K .......... .......... .......... .......... .......... 34% 168M 9s Step #1: 786000K .......... .......... .......... .......... .......... 34% 206M 9s Step #1: 786050K .......... .......... .......... .......... .......... 34% 200M 9s Step #1: 786100K .......... .......... .......... .......... .......... 34% 177M 9s Step #1: 786150K .......... .......... .......... .......... .......... 34% 206M 9s Step #1: 786200K .......... .......... .......... .......... .......... 34% 222M 9s Step #1: 786250K .......... .......... .......... .......... .......... 34% 228M 9s Step #1: 786300K .......... .......... .......... .......... .......... 34% 248M 9s Step #1: 786350K .......... .......... .......... .......... .......... 34% 65.1M 9s Step #1: 786400K .......... .......... .......... .......... .......... 34% 220M 9s Step #1: 786450K .......... .......... .......... .......... .......... 34% 200M 9s Step #1: 786500K .......... .......... .......... .......... .......... 34% 206M 9s Step #1: 786550K .......... .......... .......... .......... .......... 34% 176M 9s Step #1: 786600K .......... .......... .......... .......... .......... 34% 182M 9s Step #1: 786650K .......... .......... .......... .......... .......... 34% 200M 9s Step #1: 786700K .......... .......... .......... .......... .......... 34% 213M 9s Step #1: 786750K .......... .......... .......... .......... .......... 34% 172M 9s Step #1: 786800K .......... .......... .......... .......... .......... 34% 200M 9s Step #1: 786850K .......... .......... .......... .......... .......... 34% 161M 9s Step #1: 786900K .......... .......... .......... .......... .......... 34% 200M 9s Step #1: 786950K .......... .......... .......... .......... .......... 34% 160M 9s Step #1: 787000K .......... .......... .......... .......... .......... 34% 178M 9s Step #1: 787050K .......... .......... .......... .......... .......... 34% 185M 9s Step #1: 787100K .......... .......... .......... .......... .......... 34% 186M 9s Step #1: 787150K .......... .......... .......... .......... .......... 34% 180M 9s Step #1: 787200K .......... .......... .......... .......... .......... 34% 208M 9s Step #1: 787250K .......... .......... .......... .......... .......... 34% 198M 9s Step #1: 787300K .......... .......... .......... .......... .......... 34% 191M 9s Step #1: 787350K .......... .......... .......... .......... .......... 34% 188M 9s Step #1: 787400K .......... .......... .......... .......... .......... 34% 187M 9s Step #1: 787450K .......... .......... .......... .......... .......... 34% 196M 9s Step #1: 787500K .......... .......... .......... .......... .......... 34% 196M 9s Step #1: 787550K .......... .......... .......... .......... .......... 34% 171M 9s Step #1: 787600K .......... .......... .......... .......... .......... 34% 186M 9s Step #1: 787650K .......... .......... .......... .......... .......... 34% 205M 9s Step #1: 787700K .......... .......... .......... .......... .......... 34% 204M 9s Step #1: 787750K .......... .......... .......... .......... .......... 34% 185M 9s Step #1: 787800K .......... .......... .......... .......... .......... 34% 191M 9s Step #1: 787850K .......... .......... .......... .......... .......... 34% 199M 9s Step #1: 787900K .......... .......... .......... .......... .......... 34% 195M 9s Step #1: 787950K .......... .......... .......... .......... .......... 34% 177M 9s Step #1: 788000K .......... .......... .......... .......... .......... 34% 197M 9s Step #1: 788050K .......... .......... .......... .......... .......... 34% 204M 9s Step #1: 788100K .......... .......... .......... .......... .......... 34% 200M 9s Step #1: 788150K .......... .......... .......... .......... .......... 34% 170M 9s Step #1: 788200K .......... .......... .......... .......... .......... 34% 196M 9s Step #1: 788250K .......... .......... .......... .......... .......... 34% 202M 9s Step #1: 788300K .......... .......... .......... .......... .......... 34% 196M 9s Step #1: 788350K .......... .......... .......... .......... .......... 34% 141M 9s Step #1: 788400K .......... .......... .......... .......... .......... 34% 66.4M 9s Step #1: 788450K .......... .......... .......... .......... .......... 34% 205M 9s Step #1: 788500K .......... .......... .......... .......... .......... 35% 163M 9s Step #1: 788550K .......... .......... .......... .......... .......... 35% 182M 9s Step #1: 788600K .......... .......... .......... .......... .......... 35% 202M 9s Step #1: 788650K .......... .......... .......... .......... .......... 35% 192M 9s Step #1: 788700K .......... .......... .......... .......... .......... 35% 191M 9s Step #1: 788750K .......... .......... .......... .......... .......... 35% 173M 9s Step #1: 788800K .......... .......... .......... .......... .......... 35% 211M 9s Step #1: 788850K .......... .......... .......... .......... .......... 35% 180M 9s Step #1: 788900K .......... .......... .......... .......... .......... 35% 177M 9s Step #1: 788950K .......... .......... .......... .......... .......... 35% 182M 9s Step #1: 789000K .......... .......... .......... .......... .......... 35% 186M 9s Step #1: 789050K .......... .......... .......... .......... .......... 35% 194M 9s Step #1: 789100K .......... .......... .......... .......... .......... 35% 189M 9s Step #1: 789150K .......... .......... .......... .......... .......... 35% 171M 9s Step #1: 789200K .......... .......... .......... .......... .......... 35% 208M 9s Step #1: 789250K .......... .......... .......... .......... .......... 35% 211M 9s Step #1: 789300K .......... .......... .......... .......... .......... 35% 214M 9s Step #1: 789350K .......... .......... .......... .......... .......... 35% 181M 9s Step #1: 789400K .......... .......... .......... .......... .......... 35% 168M 9s Step #1: 789450K .......... .......... .......... .......... .......... 35% 196M 9s Step #1: 789500K .......... .......... .......... .......... .......... 35% 205M 9s Step #1: 789550K .......... .......... .......... .......... .......... 35% 159M 9s Step #1: 789600K .......... .......... .......... .......... .......... 35% 182M 9s Step #1: 789650K .......... .......... .......... .......... .......... 35% 192M 9s Step #1: 789700K .......... .......... .......... .......... .......... 35% 197M 9s Step #1: 789750K .......... .......... .......... .......... .......... 35% 180M 9s Step #1: 789800K .......... .......... .......... .......... .......... 35% 200M 9s Step #1: 789850K .......... .......... .......... .......... .......... 35% 195M 9s Step #1: 789900K .......... .......... .......... .......... .......... 35% 188M 9s Step #1: 789950K .......... .......... .......... .......... .......... 35% 157M 9s Step #1: 790000K .......... .......... .......... .......... .......... 35% 196M 9s Step #1: 790050K .......... .......... .......... .......... .......... 35% 193M 9s Step #1: 790100K .......... .......... .......... .......... .......... 35% 207M 9s Step #1: 790150K .......... .......... .......... .......... .......... 35% 184M 9s Step #1: 790200K .......... .......... .......... .......... .......... 35% 185M 9s Step #1: 790250K .......... .......... .......... .......... .......... 35% 204M 9s Step #1: 790300K .......... .......... .......... .......... .......... 35% 205M 9s Step #1: 790350K .......... .......... .......... .......... .......... 35% 164M 9s Step #1: 790400K .......... .......... .......... .......... .......... 35% 180M 9s Step #1: 790450K .......... .......... .......... .......... .......... 35% 69.6M 9s Step #1: 790500K .......... .......... .......... .......... .......... 35% 190M 9s Step #1: 790550K .......... .......... .......... .......... .......... 35% 155M 9s Step #1: 790600K .......... .......... .......... .......... .......... 35% 199M 9s Step #1: 790650K .......... .......... .......... .......... .......... 35% 206M 9s Step #1: 790700K .......... .......... .......... .......... .......... 35% 196M 9s Step #1: 790750K .......... .......... .......... .......... .......... 35% 166M 9s Step #1: 790800K .......... .......... .......... .......... .......... 35% 205M 9s Step #1: 790850K .......... .......... .......... .......... .......... 35% 214M 9s Step #1: 790900K .......... .......... .......... .......... .......... 35% 194M 9s Step #1: 790950K .......... .......... .......... .......... .......... 35% 169M 9s Step #1: 791000K .......... .......... .......... .......... .......... 35% 210M 9s Step #1: 791050K .......... .......... .......... .......... .......... 35% 185M 9s Step #1: 791100K .......... .......... .......... .......... .......... 35% 209M 9s Step #1: 791150K .......... .......... .......... .......... .......... 35% 174M 9s Step #1: 791200K .......... .......... .......... .......... .......... 35% 193M 9s Step #1: 791250K .......... .......... .......... .......... .......... 35% 173M 9s Step #1: 791300K .......... .......... .......... .......... .......... 35% 184M 9s Step #1: 791350K .......... .......... .......... .......... .......... 35% 175M 9s Step #1: 791400K .......... .......... .......... .......... .......... 35% 212M 9s Step #1: 791450K .......... .......... .......... .......... .......... 35% 177M 9s Step #1: 791500K .......... .......... .......... .......... .......... 35% 220M 9s Step #1: 791550K .......... .......... .......... .......... .......... 35% 163M 9s Step #1: 791600K .......... .......... .......... .......... .......... 35% 192M 9s Step #1: 791650K .......... .......... .......... .......... .......... 35% 204M 9s Step #1: 791700K .......... .......... .......... .......... .......... 35% 187M 9s Step #1: 791750K .......... .......... .......... .......... .......... 35% 182M 9s Step #1: 791800K .......... .......... .......... .......... .......... 35% 181M 9s Step #1: 791850K .......... .......... .......... .......... .......... 35% 187M 9s Step #1: 791900K .......... .......... .......... .......... .......... 35% 208M 9s Step #1: 791950K .......... .......... .......... .......... .......... 35% 177M 9s Step #1: 792000K .......... .......... .......... .......... .......... 35% 194M 9s Step #1: 792050K .......... .......... .......... .......... .......... 35% 180M 9s Step #1: 792100K .......... .......... .......... .......... .......... 35% 205M 9s Step #1: 792150K .......... .......... .......... .......... .......... 35% 191M 9s Step #1: 792200K .......... .......... .......... .......... .......... 35% 217M 9s Step #1: 792250K .......... .......... .......... .......... .......... 35% 193M 9s Step #1: 792300K .......... .......... .......... .......... .......... 35% 200M 9s Step #1: 792350K .......... .......... .......... .......... .......... 35% 170M 9s Step #1: 792400K .......... .......... .......... .......... .......... 35% 208M 9s Step #1: 792450K .......... .......... .......... .......... .......... 35% 199M 9s Step #1: 792500K .......... .......... .......... .......... .......... 35% 66.1M 9s Step #1: 792550K .......... .......... .......... .......... .......... 35% 151M 9s Step #1: 792600K .......... .......... .......... .......... .......... 35% 204M 9s Step #1: 792650K .......... .......... .......... .......... .......... 35% 178M 9s Step #1: 792700K .......... .......... .......... .......... .......... 35% 202M 9s Step #1: 792750K .......... .......... .......... .......... .......... 35% 149M 9s Step #1: 792800K .......... .......... .......... .......... .......... 35% 210M 9s Step #1: 792850K .......... .......... .......... .......... .......... 35% 210M 9s Step #1: 792900K .......... .......... .......... .......... .......... 35% 186M 9s Step #1: 792950K .......... .......... .......... .......... .......... 35% 176M 9s Step #1: 793000K .......... .......... .......... .......... .......... 35% 193M 9s Step #1: 793050K .......... .......... .......... .......... .......... 35% 204M 9s Step #1: 793100K .......... .......... .......... .......... .......... 35% 201M 9s Step #1: 793150K .......... .......... .......... .......... .......... 35% 160M 9s Step #1: 793200K .......... .......... .......... .......... .......... 35% 194M 9s Step #1: 793250K .......... .......... .......... .......... .......... 35% 197M 9s Step #1: 793300K .......... .......... .......... .......... .......... 35% 188M 9s Step #1: 793350K .......... .......... .......... .......... .......... 35% 176M 9s Step #1: 793400K .......... .......... .......... .......... .......... 35% 197M 9s Step #1: 793450K .......... .......... .......... .......... .......... 35% 193M 9s Step #1: 793500K .......... .......... .......... .......... .......... 35% 193M 9s Step #1: 793550K .......... .......... .......... .......... .......... 35% 163M 9s Step #1: 793600K .......... .......... .......... .......... .......... 35% 209M 9s Step #1: 793650K .......... .......... .......... .......... .......... 35% 180M 9s Step #1: 793700K .......... .......... .......... .......... .......... 35% 191M 9s Step #1: 793750K .......... .......... .......... .......... .......... 35% 184M 9s Step #1: 793800K .......... .......... .......... .......... .......... 35% 184M 9s Step #1: 793850K .......... .......... .......... .......... .......... 35% 199M 9s Step #1: 793900K .......... .......... .......... .......... .......... 35% 204M 9s Step #1: 793950K .......... .......... .......... .......... .......... 35% 169M 9s Step #1: 794000K .......... .......... .......... .......... .......... 35% 189M 9s Step #1: 794050K .......... .......... .......... .......... .......... 35% 203M 9s Step #1: 794100K .......... .......... .......... .......... .......... 35% 210M 9s Step #1: 794150K .......... .......... .......... .......... .......... 35% 175M 9s Step #1: 794200K .......... .......... .......... .......... .......... 35% 194M 9s Step #1: 794250K .......... .......... .......... .......... .......... 35% 198M 9s Step #1: 794300K .......... .......... .......... .......... .......... 35% 179M 9s Step #1: 794350K .......... .......... .......... .......... .......... 35% 174M 9s Step #1: 794400K .......... .......... .......... .......... .......... 35% 206M 9s Step #1: 794450K .......... .......... .......... .......... .......... 35% 179M 9s Step #1: 794500K .......... .......... .......... .......... .......... 35% 194M 9s Step #1: 794550K .......... .......... .......... .......... .......... 35% 64.0M 9s Step #1: 794600K .......... .......... .......... .......... .......... 35% 193M 9s Step #1: 794650K .......... .......... .......... .......... .......... 35% 211M 9s Step #1: 794700K .......... .......... .......... .......... .......... 35% 209M 9s Step #1: 794750K .......... .......... .......... .......... .......... 35% 165M 9s Step #1: 794800K .......... .......... .......... .......... .......... 35% 171M 9s Step #1: 794850K .......... .......... .......... .......... .......... 35% 205M 9s Step #1: 794900K .......... .......... .......... .......... .......... 35% 217M 9s Step #1: 794950K .......... .......... .......... .......... .......... 35% 177M 9s Step #1: 795000K .......... .......... .......... .......... .......... 35% 175M 9s Step #1: 795050K .......... .......... .......... .......... .......... 35% 182M 9s Step #1: 795100K .......... .......... .......... .......... .......... 35% 200M 9s Step #1: 795150K .......... .......... .......... .......... .......... 35% 160M 9s Step #1: 795200K .......... .......... .......... .......... .......... 35% 194M 9s Step #1: 795250K .......... .......... .......... .......... .......... 35% 193M 9s Step #1: 795300K .......... .......... .......... .......... .......... 35% 188M 9s Step #1: 795350K .......... .......... .......... .......... .......... 35% 179M 9s Step #1: 795400K .......... .......... .......... .......... .......... 35% 202M 9s Step #1: 795450K .......... .......... .......... .......... .......... 35% 206M 9s Step #1: 795500K .......... .......... .......... .......... .......... 35% 204M 9s Step #1: 795550K .......... .......... .......... .......... .......... 35% 167M 9s Step #1: 795600K .......... .......... .......... .......... .......... 35% 197M 9s Step #1: 795650K .......... .......... .......... .......... .......... 35% 194M 9s Step #1: 795700K .......... .......... .......... .......... .......... 35% 206M 9s Step #1: 795750K .......... .......... .......... .......... .......... 35% 170M 9s Step #1: 795800K .......... .......... .......... .......... .......... 35% 170M 9s Step #1: 795850K .......... .......... .......... .......... .......... 35% 207M 9s Step #1: 795900K .......... .......... .......... .......... .......... 35% 198M 9s Step #1: 795950K .......... .......... .......... .......... .......... 35% 173M 9s Step #1: 796000K .......... .......... .......... .......... .......... 35% 176M 9s Step #1: 796050K .......... .......... .......... .......... .......... 35% 172M 9s Step #1: 796100K .......... .......... .......... .......... .......... 35% 187M 9s Step #1: 796150K .......... .......... .......... .......... .......... 35% 182M 9s Step #1: 796200K .......... .......... .......... .......... .......... 35% 206M 9s Step #1: 796250K .......... .......... .......... .......... .......... 35% 206M 9s Step #1: 796300K .......... .......... .......... .......... .......... 35% 184M 9s Step #1: 796350K .......... .......... .......... .......... .......... 35% 160M 9s Step #1: 796400K .......... .......... .......... .......... .......... 35% 197M 9s Step #1: 796450K .......... .......... .......... .......... .......... 35% 198M 9s Step #1: 796500K .......... .......... .......... .......... .......... 35% 185M 9s Step #1: 796550K .......... .......... .......... .......... .......... 35% 166M 9s Step #1: 796600K .......... .......... .......... .......... .......... 35% 68.6M 9s Step #1: 796650K .......... .......... .......... .......... .......... 35% 213M 9s Step #1: 796700K .......... .......... .......... .......... .......... 35% 213M 9s Step #1: 796750K .......... .......... .......... .......... .......... 35% 189M 9s Step #1: 796800K .......... .......... .......... .......... .......... 35% 223M 9s Step #1: 796850K .......... .......... .......... .......... .......... 35% 202M 9s Step #1: 796900K .......... .......... .......... .......... .......... 35% 213M 9s Step #1: 796950K .......... .......... .......... .......... .......... 35% 163M 9s Step #1: 797000K .......... .......... .......... .......... .......... 35% 203M 9s Step #1: 797050K .......... .......... .......... .......... .......... 35% 216M 9s Step #1: 797100K .......... .......... .......... .......... .......... 35% 189M 9s Step #1: 797150K .......... .......... .......... .......... .......... 35% 163M 9s Step #1: 797200K .......... .......... .......... .......... .......... 35% 195M 9s Step #1: 797250K .......... .......... .......... .......... .......... 35% 209M 9s Step #1: 797300K .......... .......... .......... .......... .......... 35% 189M 9s Step #1: 797350K .......... .......... .......... .......... .......... 35% 146M 9s Step #1: 797400K .......... .......... .......... .......... .......... 35% 204M 9s Step #1: 797450K .......... .......... .......... .......... .......... 35% 207M 9s Step #1: 797500K .......... .......... .......... .......... .......... 35% 212M 9s Step #1: 797550K .......... .......... .......... .......... .......... 35% 139M 9s Step #1: 797600K .......... .......... .......... .......... .......... 35% 197M 9s Step #1: 797650K .......... .......... .......... .......... .......... 35% 213M 9s Step #1: 797700K .......... .......... .......... .......... .......... 35% 202M 9s Step #1: 797750K .......... .......... .......... .......... .......... 35% 99.8M 9s Step #1: 797800K .......... .......... .......... .......... .......... 35% 199M 9s Step #1: 797850K .......... .......... .......... .......... .......... 35% 191M 9s Step #1: 797900K .......... .......... .......... .......... .......... 35% 180M 9s Step #1: 797950K .......... .......... .......... .......... .......... 35% 161M 9s Step #1: 798000K .......... .......... .......... .......... .......... 35% 193M 9s Step #1: 798050K .......... .......... .......... .......... .......... 35% 212M 9s Step #1: 798100K .......... .......... .......... .......... .......... 35% 166M 9s Step #1: 798150K .......... .......... .......... .......... .......... 35% 178M 9s Step #1: 798200K .......... .......... .......... .......... .......... 35% 200M 9s Step #1: 798250K .......... .......... .......... .......... .......... 35% 187M 9s Step #1: 798300K .......... .......... .......... .......... .......... 35% 173M 9s Step #1: 798350K .......... .......... .......... .......... .......... 35% 173M 9s Step #1: 798400K .......... .......... .......... .......... .......... 35% 181M 9s Step #1: 798450K .......... .......... .......... .......... .......... 35% 197M 9s Step #1: 798500K .......... .......... .......... .......... .......... 35% 202M 9s Step #1: 798550K .......... .......... .......... .......... .......... 35% 184M 9s Step #1: 798600K .......... .......... .......... .......... .......... 35% 205M 9s Step #1: 798650K .......... .......... .......... .......... .......... 35% 64.7M 9s Step #1: 798700K .......... .......... .......... .......... .......... 35% 192M 9s Step #1: 798750K .......... .......... .......... .......... .......... 35% 159M 9s Step #1: 798800K .......... .......... .......... .......... .......... 35% 208M 9s Step #1: 798850K .......... .......... .......... .......... .......... 35% 208M 9s Step #1: 798900K .......... .......... .......... .......... .......... 35% 192M 9s Step #1: 798950K .......... .......... .......... .......... .......... 35% 156M 9s Step #1: 799000K .......... .......... .......... .......... .......... 35% 208M 9s Step #1: 799050K .......... .......... .......... .......... .......... 35% 210M 9s Step #1: 799100K .......... .......... .......... .......... .......... 35% 215M 9s Step #1: 799150K .......... .......... .......... .......... .......... 35% 160M 9s Step #1: 799200K .......... .......... .......... .......... .......... 35% 211M 9s Step #1: 799250K .......... .......... .......... .......... .......... 35% 207M 9s Step #1: 799300K .......... .......... .......... .......... .......... 35% 197M 9s Step #1: 799350K .......... .......... .......... .......... .......... 35% 174M 9s Step #1: 799400K .......... .......... .......... .......... .......... 35% 178M 9s Step #1: 799450K .......... .......... .......... .......... .......... 35% 206M 9s Step #1: 799500K .......... .......... .......... .......... .......... 35% 224M 9s Step #1: 799550K .......... .......... .......... .......... .......... 35% 174M 9s Step #1: 799600K .......... .......... .......... .......... .......... 35% 207M 9s Step #1: 799650K .......... .......... .......... .......... .......... 35% 197M 9s Step #1: 799700K .......... .......... .......... .......... .......... 35% 218M 9s Step #1: 799750K .......... .......... .......... .......... .......... 35% 159M 9s Step #1: 799800K .......... .......... .......... .......... .......... 35% 210M 9s Step #1: 799850K .......... .......... .......... .......... .......... 35% 207M 9s Step #1: 799900K .......... .......... .......... .......... .......... 35% 193M 9s Step #1: 799950K .......... .......... .......... .......... .......... 35% 155M 9s Step #1: 800000K .......... .......... .......... .......... .......... 35% 207M 9s Step #1: 800050K .......... .......... .......... .......... .......... 35% 208M 9s Step #1: 800100K .......... .......... .......... .......... .......... 35% 202M 9s Step #1: 800150K .......... .......... .......... .......... .......... 35% 177M 9s Step #1: 800200K .......... .......... .......... .......... .......... 35% 162M 9s Step #1: 800250K .......... .......... .......... .......... .......... 35% 182M 9s Step #1: 800300K .......... .......... .......... .......... .......... 35% 205M 9s Step #1: 800350K .......... .......... .......... .......... .......... 35% 170M 9s Step #1: 800400K .......... .......... .......... .......... .......... 35% 184M 9s Step #1: 800450K .......... .......... .......... .......... .......... 35% 211M 9s Step #1: 800500K .......... .......... .......... .......... .......... 35% 197M 9s Step #1: 800550K .......... .......... .......... .......... .......... 35% 153M 9s Step #1: 800600K .......... .......... .......... .......... .......... 35% 187M 9s Step #1: 800650K .......... .......... .......... .......... .......... 35% 206M 9s Step #1: 800700K .......... .......... .......... .......... .......... 35% 68.1M 9s Step #1: 800750K .......... .......... .......... .......... .......... 35% 185M 9s Step #1: 800800K .......... .......... .......... .......... .......... 35% 197M 9s Step #1: 800850K .......... .......... .......... .......... .......... 35% 159M 9s Step #1: 800900K .......... .......... .......... .......... .......... 35% 204M 9s Step #1: 800950K .......... .......... .......... .......... .......... 35% 165M 9s Step #1: 801000K .......... .......... .......... .......... .......... 35% 201M 9s Step #1: 801050K .......... .......... .......... .......... .......... 35% 208M 9s Step #1: 801100K .......... .......... .......... .......... .......... 35% 209M 9s Step #1: 801150K .......... .......... .......... .......... .......... 35% 176M 9s Step #1: 801200K .......... .......... .......... .......... .......... 35% 202M 9s Step #1: 801250K .......... .......... .......... .......... .......... 35% 197M 9s Step #1: 801300K .......... .......... .......... .......... .......... 35% 198M 9s Step #1: 801350K .......... .......... .......... .......... .......... 35% 173M 9s Step #1: 801400K .......... .......... .......... .......... .......... 35% 187M 9s Step #1: 801450K .......... .......... .......... .......... .......... 35% 163M 9s Step #1: 801500K .......... .......... .......... .......... .......... 35% 205M 9s Step #1: 801550K .......... .......... .......... .......... .......... 35% 173M 9s Step #1: 801600K .......... .......... .......... .......... .......... 35% 185M 9s Step #1: 801650K .......... .......... .......... .......... .......... 35% 191M 9s Step #1: 801700K .......... .......... .......... .......... .......... 35% 195M 9s Step #1: 801750K .......... .......... .......... .......... .......... 35% 180M 9s Step #1: 801800K .......... .......... .......... .......... .......... 35% 206M 9s Step #1: 801850K .......... .......... .......... .......... .......... 35% 212M 9s Step #1: 801900K .......... .......... .......... .......... .......... 35% 195M 9s Step #1: 801950K .......... .......... .......... .......... .......... 35% 149M 9s Step #1: 802000K .......... .......... .......... .......... .......... 35% 196M 9s Step #1: 802050K .......... .......... .......... .......... .......... 35% 205M 9s Step #1: 802100K .......... .......... .......... .......... .......... 35% 212M 9s Step #1: 802150K .......... .......... .......... .......... .......... 35% 162M 9s Step #1: 802200K .......... .......... .......... .......... .......... 35% 170M 9s Step #1: 802250K .......... .......... .......... .......... .......... 35% 192M 9s Step #1: 802300K .......... .......... .......... .......... .......... 35% 197M 9s Step #1: 802350K .......... .......... .......... .......... .......... 35% 164M 9s Step #1: 802400K .......... .......... .......... .......... .......... 35% 103M 9s Step #1: 802450K .......... .......... .......... .......... .......... 35% 174M 9s Step #1: 802500K .......... .......... .......... .......... .......... 35% 210M 9s Step #1: 802550K .......... .......... .......... .......... .......... 35% 169M 9s Step #1: 802600K .......... .......... .......... .......... .......... 35% 187M 9s Step #1: 802650K .......... .......... .......... .......... .......... 35% 197M 9s Step #1: 802700K .......... .......... .......... .......... .......... 35% 186M 9s Step #1: 802750K .......... .......... .......... .......... .......... 35% 61.5M 9s Step #1: 802800K .......... .......... .......... .......... .......... 35% 201M 9s Step #1: 802850K .......... .......... .......... .......... .......... 35% 201M 9s Step #1: 802900K .......... .......... .......... .......... .......... 35% 201M 9s Step #1: 802950K .......... .......... .......... .......... .......... 35% 182M 9s Step #1: 803000K .......... .......... .......... .......... .......... 35% 186M 9s Step #1: 803050K .......... .......... .......... .......... .......... 35% 176M 9s Step #1: 803100K .......... .......... .......... .......... .......... 35% 183M 9s Step #1: 803150K .......... .......... .......... .......... .......... 35% 171M 9s Step #1: 803200K .......... .......... .......... .......... .......... 35% 201M 9s Step #1: 803250K .......... .......... .......... .......... .......... 35% 180M 9s Step #1: 803300K .......... .......... .......... .......... .......... 35% 206M 9s Step #1: 803350K .......... .......... .......... .......... .......... 35% 176M 9s Step #1: 803400K .......... .......... .......... .......... .......... 35% 196M 9s Step #1: 803450K .......... .......... .......... .......... .......... 35% 188M 9s Step #1: 803500K .......... .......... .......... .......... .......... 35% 188M 9s Step #1: 803550K .......... .......... .......... .......... .......... 35% 159M 9s Step #1: 803600K .......... .......... .......... .......... .......... 35% 202M 9s Step #1: 803650K .......... .......... .......... .......... .......... 35% 201M 9s Step #1: 803700K .......... .......... .......... .......... .......... 35% 194M 9s Step #1: 803750K .......... .......... .......... .......... .......... 35% 145M 9s Step #1: 803800K .......... .......... .......... .......... .......... 35% 179M 8s Step #1: 803850K .......... .......... .......... .......... .......... 35% 210M 8s Step #1: 803900K .......... .......... .......... .......... .......... 35% 169M 8s Step #1: 803950K .......... .......... .......... .......... .......... 35% 159M 8s Step #1: 804000K .......... .......... .......... .......... .......... 35% 171M 8s Step #1: 804050K .......... .......... .......... .......... .......... 35% 203M 8s Step #1: 804100K .......... .......... .......... .......... .......... 35% 205M 8s Step #1: 804150K .......... .......... .......... .......... .......... 35% 179M 8s Step #1: 804200K .......... .......... .......... .......... .......... 35% 183M 8s Step #1: 804250K .......... .......... .......... .......... .......... 35% 181M 8s Step #1: 804300K .......... .......... .......... .......... .......... 35% 212M 8s Step #1: 804350K .......... .......... .......... .......... .......... 35% 179M 8s Step #1: 804400K .......... .......... .......... .......... .......... 35% 205M 8s Step #1: 804450K .......... .......... .......... .......... .......... 35% 184M 8s Step #1: 804500K .......... .......... .......... .......... .......... 35% 180M 8s Step #1: 804550K .......... .......... .......... .......... .......... 35% 189M 8s Step #1: 804600K .......... .......... .......... .......... .......... 35% 197M 8s Step #1: 804650K .......... .......... .......... .......... .......... 35% 194M 8s Step #1: 804700K .......... .......... .......... .......... .......... 35% 196M 8s Step #1: 804750K .......... .......... .......... .......... .......... 35% 66.0M 8s Step #1: 804800K .......... .......... .......... .......... .......... 35% 192M 8s Step #1: 804850K .......... .......... .......... .......... .......... 35% 209M 8s Step #1: 804900K .......... .......... .......... .......... .......... 35% 184M 8s Step #1: 804950K .......... .......... .......... .......... .......... 35% 170M 8s Step #1: 805000K .......... .......... .......... .......... .......... 35% 166M 8s Step #1: 805050K .......... .......... .......... .......... .......... 35% 197M 8s Step #1: 805100K .......... .......... .......... .......... .......... 35% 194M 8s Step #1: 805150K .......... .......... .......... .......... .......... 35% 177M 8s Step #1: 805200K .......... .......... .......... .......... .......... 35% 193M 8s Step #1: 805250K .......... .......... .......... .......... .......... 35% 184M 8s Step #1: 805300K .......... .......... .......... .......... .......... 35% 181M 8s Step #1: 805350K .......... .......... .......... .......... .......... 35% 184M 8s Step #1: 805400K .......... .......... .......... .......... .......... 35% 201M 8s Step #1: 805450K .......... .......... .......... .......... .......... 35% 201M 8s Step #1: 805500K .......... .......... .......... .......... .......... 35% 209M 8s Step #1: 805550K .......... .......... .......... .......... .......... 35% 160M 8s Step #1: 805600K .......... .......... .......... .......... .......... 35% 187M 8s Step #1: 805650K .......... .......... .......... .......... .......... 35% 187M 8s Step #1: 805700K .......... .......... .......... .......... .......... 35% 203M 8s Step #1: 805750K .......... .......... .......... .......... .......... 35% 172M 8s Step #1: 805800K .......... .......... .......... .......... .......... 35% 177M 8s Step #1: 805850K .......... .......... .......... .......... .......... 35% 198M 8s Step #1: 805900K .......... .......... .......... .......... .......... 35% 203M 8s Step #1: 805950K .......... .......... .......... .......... .......... 35% 163M 8s Step #1: 806000K .......... .......... .......... .......... .......... 35% 203M 8s Step #1: 806050K .......... .......... .......... .......... .......... 35% 193M 8s Step #1: 806100K .......... .......... .......... .......... .......... 35% 191M 8s Step #1: 806150K .......... .......... .......... .......... .......... 35% 171M 8s Step #1: 806200K .......... .......... .......... .......... .......... 35% 223M 8s Step #1: 806250K .......... .......... .......... .......... .......... 35% 199M 8s Step #1: 806300K .......... .......... .......... .......... .......... 35% 175M 8s Step #1: 806350K .......... .......... .......... .......... .......... 35% 181M 8s Step #1: 806400K .......... .......... .......... .......... .......... 35% 199M 8s Step #1: 806450K .......... .......... .......... .......... .......... 35% 198M 8s Step #1: 806500K .......... .......... .......... .......... .......... 35% 203M 8s Step #1: 806550K .......... .......... .......... .......... .......... 35% 165M 8s Step #1: 806600K .......... .......... .......... .......... .......... 35% 189M 8s Step #1: 806650K .......... .......... .......... .......... .......... 35% 214M 8s Step #1: 806700K .......... .......... .......... .......... .......... 35% 208M 8s Step #1: 806750K .......... .......... .......... .......... .......... 35% 170M 8s Step #1: 806800K .......... .......... .......... .......... .......... 35% 67.2M 8s Step #1: 806850K .......... .......... .......... .......... .......... 35% 209M 8s Step #1: 806900K .......... .......... .......... .......... .......... 35% 213M 8s Step #1: 806950K .......... .......... .......... .......... .......... 35% 193M 8s Step #1: 807000K .......... .......... .......... .......... .......... 35% 212M 8s Step #1: 807050K .......... .......... .......... .......... .......... 35% 215M 8s Step #1: 807100K .......... .......... .......... .......... .......... 35% 202M 8s Step #1: 807150K .......... .......... .......... .......... .......... 35% 163M 8s Step #1: 807200K .......... .......... .......... .......... .......... 35% 184M 8s Step #1: 807250K .......... .......... .......... .......... .......... 35% 193M 8s Step #1: 807300K .......... .......... .......... .......... .......... 35% 210M 8s Step #1: 807350K .......... .......... .......... .......... .......... 35% 191M 8s Step #1: 807400K .......... .......... .......... .......... .......... 35% 209M 8s Step #1: 807450K .......... .......... .......... .......... .......... 35% 195M 8s Step #1: 807500K .......... .......... .......... .......... .......... 35% 207M 8s Step #1: 807550K .......... .......... .......... .......... .......... 35% 155M 8s Step #1: 807600K .......... .......... .......... .......... .......... 35% 198M 8s Step #1: 807650K .......... .......... .......... .......... .......... 35% 200M 8s Step #1: 807700K .......... .......... .......... .......... .......... 35% 178M 8s Step #1: 807750K .......... .......... .......... .......... .......... 35% 170M 8s Step #1: 807800K .......... .......... .......... .......... .......... 35% 205M 8s Step #1: 807850K .......... .......... .......... .......... .......... 35% 199M 8s Step #1: 807900K .......... .......... .......... .......... .......... 35% 198M 8s Step #1: 807950K .......... .......... .......... .......... .......... 35% 173M 8s Step #1: 808000K .......... .......... .......... .......... .......... 35% 197M 8s Step #1: 808050K .......... .......... .......... .......... .......... 35% 192M 8s Step #1: 808100K .......... .......... .......... .......... .......... 35% 194M 8s Step #1: 808150K .......... .......... .......... .......... .......... 35% 178M 8s Step #1: 808200K .......... .......... .......... .......... .......... 35% 184M 8s Step #1: 808250K .......... .......... .......... .......... .......... 35% 196M 8s Step #1: 808300K .......... .......... .......... .......... .......... 35% 196M 8s Step #1: 808350K .......... .......... .......... .......... .......... 35% 163M 8s Step #1: 808400K .......... .......... .......... .......... .......... 35% 211M 8s Step #1: 808450K .......... .......... .......... .......... .......... 35% 179M 8s Step #1: 808500K .......... .......... .......... .......... .......... 35% 189M 8s Step #1: 808550K .......... .......... .......... .......... .......... 35% 186M 8s Step #1: 808600K .......... .......... .......... .......... .......... 35% 208M 8s Step #1: 808650K .......... .......... .......... .......... .......... 35% 211M 8s Step #1: 808700K .......... .......... .......... .......... .......... 35% 188M 8s Step #1: 808750K .......... .......... .......... .......... .......... 35% 168M 8s Step #1: 808800K .......... .......... .......... .......... .......... 35% 199M 8s Step #1: 808850K .......... .......... .......... .......... .......... 35% 66.2M 8s Step #1: 808900K .......... .......... .......... .......... .......... 35% 187M 8s Step #1: 808950K .......... .......... .......... .......... .......... 35% 191M 8s Step #1: 809000K .......... .......... .......... .......... .......... 35% 199M 8s Step #1: 809050K .......... .......... .......... .......... .......... 35% 191M 8s Step #1: 809100K .......... .......... .......... .......... .......... 35% 196M 8s Step #1: 809150K .......... .......... .......... .......... .......... 35% 164M 8s Step #1: 809200K .......... .......... .......... .......... .......... 35% 206M 8s Step #1: 809250K .......... .......... .......... .......... .......... 35% 211M 8s Step #1: 809300K .......... .......... .......... .......... .......... 35% 194M 8s Step #1: 809350K .......... .......... .......... .......... .......... 35% 181M 8s Step #1: 809400K .......... .......... .......... .......... .......... 35% 187M 8s Step #1: 809450K .......... .......... .......... .......... .......... 35% 192M 8s Step #1: 809500K .......... .......... .......... .......... .......... 35% 199M 8s Step #1: 809550K .......... .......... .......... .......... .......... 35% 160M 8s Step #1: 809600K .......... .......... .......... .......... .......... 35% 207M 8s Step #1: 809650K .......... .......... .......... .......... .......... 35% 202M 8s Step #1: 809700K .......... .......... .......... .......... .......... 35% 197M 8s Step #1: 809750K .......... .......... .......... .......... .......... 35% 185M 8s Step #1: 809800K .......... .......... .......... .......... .......... 35% 201M 8s Step #1: 809850K .......... .......... .......... .......... .......... 35% 210M 8s Step #1: 809900K .......... .......... .......... .......... .......... 35% 194M 8s Step #1: 809950K .......... .......... .......... .......... .......... 35% 155M 8s Step #1: 810000K .......... .......... .......... .......... .......... 35% 207M 8s Step #1: 810050K .......... .......... .......... .......... .......... 35% 203M 8s Step #1: 810100K .......... .......... .......... .......... .......... 35% 204M 8s Step #1: 810150K .......... .......... .......... .......... .......... 35% 171M 8s Step #1: 810200K .......... .......... .......... .......... .......... 35% 202M 8s Step #1: 810250K .......... .......... .......... .......... .......... 35% 211M 8s Step #1: 810300K .......... .......... .......... .......... .......... 35% 203M 8s Step #1: 810350K .......... .......... .......... .......... .......... 35% 163M 8s Step #1: 810400K .......... .......... .......... .......... .......... 35% 193M 8s Step #1: 810450K .......... .......... .......... .......... .......... 35% 200M 8s Step #1: 810500K .......... .......... .......... .......... .......... 35% 206M 8s Step #1: 810550K .......... .......... .......... .......... .......... 35% 177M 8s Step #1: 810600K .......... .......... .......... .......... .......... 35% 193M 8s Step #1: 810650K .......... .......... .......... .......... .......... 35% 178M 8s Step #1: 810700K .......... .......... .......... .......... .......... 35% 206M 8s Step #1: 810750K .......... .......... .......... .......... .......... 35% 167M 8s Step #1: 810800K .......... .......... .......... .......... .......... 35% 223M 8s Step #1: 810850K .......... .......... .......... .......... .......... 35% 224M 8s Step #1: 810900K .......... .......... .......... .......... .......... 35% 62.0M 8s Step #1: 810950K .......... .......... .......... .......... .......... 35% 196M 8s Step #1: 811000K .......... .......... .......... .......... .......... 36% 191M 8s Step #1: 811050K .......... .......... .......... .......... .......... 36% 200M 8s Step #1: 811100K .......... .......... .......... .......... .......... 36% 209M 8s Step #1: 811150K .......... .......... .......... .......... .......... 36% 170M 8s Step #1: 811200K .......... .......... .......... .......... .......... 36% 183M 8s Step #1: 811250K .......... .......... .......... .......... .......... 36% 202M 8s Step #1: 811300K .......... .......... .......... .......... .......... 36% 205M 8s Step #1: 811350K .......... .......... .......... .......... .......... 36% 181M 8s Step #1: 811400K .......... .......... .......... .......... .......... 36% 196M 8s Step #1: 811450K .......... .......... .......... .......... .......... 36% 190M 8s Step #1: 811500K .......... .......... .......... .......... .......... 36% 214M 8s Step #1: 811550K .......... .......... .......... .......... .......... 36% 175M 8s Step #1: 811600K .......... .......... .......... .......... .......... 36% 207M 8s Step #1: 811650K .......... .......... .......... .......... .......... 36% 215M 8s Step #1: 811700K .......... .......... .......... .......... .......... 36% 199M 8s Step #1: 811750K .......... .......... .......... .......... .......... 36% 190M 8s Step #1: 811800K .......... .......... .......... .......... .......... 36% 201M 8s Step #1: 811850K .......... .......... .......... .......... .......... 36% 194M 8s Step #1: 811900K .......... .......... .......... .......... .......... 36% 122M 8s Step #1: 811950K .......... .......... .......... .......... .......... 36% 159M 8s Step #1: 812000K .......... .......... .......... .......... .......... 36% 183M 8s Step #1: 812050K .......... .......... .......... .......... .......... 36% 195M 8s Step #1: 812100K .......... .......... .......... .......... .......... 36% 209M 8s Step #1: 812150K .......... .......... .......... .......... .......... 36% 179M 8s Step #1: 812200K .......... .......... .......... .......... .......... 36% 180M 8s Step #1: 812250K .......... .......... .......... .......... .......... 36% 188M 8s Step #1: 812300K .......... .......... .......... .......... .......... 36% 203M 8s Step #1: 812350K .......... .......... .......... .......... .......... 36% 184M 8s Step #1: 812400K .......... .......... .......... .......... .......... 36% 215M 8s Step #1: 812450K .......... .......... .......... .......... .......... 36% 194M 8s Step #1: 812500K .......... .......... .......... .......... .......... 36% 188M 8s Step #1: 812550K .......... .......... .......... .......... .......... 36% 176M 8s Step #1: 812600K .......... .......... .......... .......... .......... 36% 174M 8s Step #1: 812650K .......... .......... .......... .......... .......... 36% 207M 8s Step #1: 812700K .......... .......... .......... .......... .......... 36% 179M 8s Step #1: 812750K .......... .......... .......... .......... .......... 36% 176M 8s Step #1: 812800K .......... .......... .......... .......... .......... 36% 207M 8s Step #1: 812850K .......... .......... .......... .......... .......... 36% 204M 8s Step #1: 812900K .......... .......... .......... .......... .......... 36% 211M 8s Step #1: 812950K .......... .......... .......... .......... .......... 36% 66.6M 8s Step #1: 813000K .......... .......... .......... .......... .......... 36% 188M 8s Step #1: 813050K .......... .......... .......... .......... .......... 36% 198M 8s Step #1: 813100K .......... .......... .......... .......... .......... 36% 193M 8s Step #1: 813150K .......... .......... .......... .......... .......... 36% 173M 8s Step #1: 813200K .......... .......... .......... .......... .......... 36% 176M 8s Step #1: 813250K .......... .......... .......... .......... .......... 36% 196M 8s Step #1: 813300K .......... .......... .......... .......... .......... 36% 209M 8s Step #1: 813350K .......... .......... .......... .......... .......... 36% 181M 8s Step #1: 813400K .......... .......... .......... .......... .......... 36% 173M 8s Step #1: 813450K .......... .......... .......... .......... .......... 36% 200M 8s Step #1: 813500K .......... .......... .......... .......... .......... 36% 206M 8s Step #1: 813550K .......... .......... .......... .......... .......... 36% 181M 8s Step #1: 813600K .......... .......... .......... .......... .......... 36% 192M 8s Step #1: 813650K .......... .......... .......... .......... .......... 36% 204M 8s Step #1: 813700K .......... .......... .......... .......... .......... 36% 186M 8s Step #1: 813750K .......... .......... .......... .......... .......... 36% 165M 8s Step #1: 813800K .......... .......... .......... .......... .......... 36% 203M 8s Step #1: 813850K .......... .......... .......... .......... .......... 36% 196M 8s Step #1: 813900K .......... .......... .......... .......... .......... 36% 202M 8s Step #1: 813950K .......... .......... .......... .......... .......... 36% 160M 8s Step #1: 814000K .......... .......... .......... .......... .......... 36% 192M 8s Step #1: 814050K .......... .......... .......... .......... .......... 36% 193M 8s Step #1: 814100K .......... .......... .......... .......... .......... 36% 216M 8s Step #1: 814150K .......... .......... .......... .......... .......... 36% 164M 8s Step #1: 814200K .......... .......... .......... .......... .......... 36% 187M 8s Step #1: 814250K .......... .......... .......... .......... .......... 36% 214M 8s Step #1: 814300K .......... .......... .......... .......... .......... 36% 209M 8s Step #1: 814350K .......... .......... .......... .......... .......... 36% 162M 8s Step #1: 814400K .......... .......... .......... .......... .......... 36% 199M 8s Step #1: 814450K .......... .......... .......... .......... .......... 36% 193M 8s Step #1: 814500K .......... .......... .......... .......... .......... 36% 186M 8s Step #1: 814550K .......... .......... .......... .......... .......... 36% 175M 8s Step #1: 814600K .......... .......... .......... .......... .......... 36% 199M 8s Step #1: 814650K .......... .......... .......... .......... .......... 36% 204M 8s Step #1: 814700K .......... .......... .......... .......... .......... 36% 194M 8s Step #1: 814750K .......... .......... .......... .......... .......... 36% 164M 8s Step #1: 814800K .......... .......... .......... .......... .......... 36% 194M 8s Step #1: 814850K .......... .......... .......... .......... .......... 36% 175M 8s Step #1: 814900K .......... .......... .......... .......... .......... 36% 203M 8s Step #1: 814950K .......... .......... .......... .......... .......... 36% 163M 8s Step #1: 815000K .......... .......... .......... .......... .......... 36% 65.8M 8s Step #1: 815050K .......... .......... .......... .......... .......... 36% 209M 8s Step #1: 815100K .......... .......... .......... .......... .......... 36% 216M 8s Step #1: 815150K .......... .......... .......... .......... .......... 36% 179M 8s Step #1: 815200K .......... .......... .......... .......... .......... 36% 202M 8s Step #1: 815250K .......... .......... .......... .......... .......... 36% 174M 8s Step #1: 815300K .......... .......... .......... .......... .......... 36% 221M 8s Step #1: 815350K .......... .......... .......... .......... .......... 36% 184M 8s Step #1: 815400K .......... .......... .......... .......... .......... 36% 205M 8s Step #1: 815450K .......... .......... .......... .......... .......... 36% 194M 8s Step #1: 815500K .......... .......... .......... .......... .......... 36% 194M 8s Step #1: 815550K .......... .......... .......... .......... .......... 36% 165M 8s Step #1: 815600K .......... .......... .......... .......... .......... 36% 184M 8s Step #1: 815650K .......... .......... .......... .......... .......... 36% 188M 8s Step #1: 815700K .......... .......... .......... .......... .......... 36% 196M 8s Step #1: 815750K .......... .......... .......... .......... .......... 36% 162M 8s Step #1: 815800K .......... .......... .......... .......... .......... 36% 196M 8s Step #1: 815850K .......... .......... .......... .......... .......... 36% 216M 8s Step #1: 815900K .......... .......... .......... .......... .......... 36% 198M 8s Step #1: 815950K .......... .......... .......... .......... .......... 36% 171M 8s Step #1: 816000K .......... .......... .......... .......... .......... 36% 188M 8s Step #1: 816050K .......... .......... .......... .......... .......... 36% 173M 8s Step #1: 816100K .......... .......... .......... .......... .......... 36% 193M 8s Step #1: 816150K .......... .......... .......... .......... .......... 36% 178M 8s Step #1: 816200K .......... .......... .......... .......... .......... 36% 205M 8s Step #1: 816250K .......... .......... .......... .......... .......... 36% 198M 8s Step #1: 816300K .......... .......... .......... .......... .......... 36% 183M 8s Step #1: 816350K .......... .......... .......... .......... .......... 36% 157M 8s Step #1: 816400K .......... .......... .......... .......... .......... 36% 187M 8s Step #1: 816450K .......... .......... .......... .......... .......... 36% 201M 8s Step #1: 816500K .......... .......... .......... .......... .......... 36% 204M 8s Step #1: 816550K .......... .......... .......... .......... .......... 36% 174M 8s Step #1: 816600K .......... .......... .......... .......... .......... 36% 199M 8s Step #1: 816650K .......... .......... .......... .......... .......... 36% 189M 8s Step #1: 816700K .......... .......... .......... .......... .......... 36% 199M 8s Step #1: 816750K .......... .......... .......... .......... .......... 36% 167M 8s Step #1: 816800K .......... .......... .......... .......... .......... 36% 191M 8s Step #1: 816850K .......... .......... .......... .......... .......... 36% 210M 8s Step #1: 816900K .......... .......... .......... .......... .......... 36% 198M 8s Step #1: 816950K .......... .......... .......... .......... .......... 36% 170M 8s Step #1: 817000K .......... .......... .......... .......... .......... 36% 200M 8s Step #1: 817050K .......... .......... .......... .......... .......... 36% 65.6M 8s Step #1: 817100K .......... .......... .......... .......... .......... 36% 209M 8s Step #1: 817150K .......... .......... .......... .......... .......... 36% 166M 8s Step #1: 817200K .......... .......... .......... .......... .......... 36% 206M 8s Step #1: 817250K .......... .......... .......... .......... .......... 36% 207M 8s Step #1: 817300K .......... .......... .......... .......... .......... 36% 181M 8s Step #1: 817350K .......... .......... .......... .......... .......... 36% 169M 8s Step #1: 817400K .......... .......... .......... .......... .......... 36% 208M 8s Step #1: 817450K .......... .......... .......... .......... .......... 36% 208M 8s Step #1: 817500K .......... .......... .......... .......... .......... 36% 208M 8s Step #1: 817550K .......... .......... .......... .......... .......... 36% 171M 8s Step #1: 817600K .......... .......... .......... .......... .......... 36% 193M 8s Step #1: 817650K .......... .......... .......... .......... .......... 36% 189M 8s Step #1: 817700K .......... .......... .......... .......... .......... 36% 205M 8s Step #1: 817750K .......... .......... .......... .......... .......... 36% 175M 8s Step #1: 817800K .......... .......... .......... .......... .......... 36% 214M 8s Step #1: 817850K .......... .......... .......... .......... .......... 36% 187M 8s Step #1: 817900K .......... .......... .......... .......... .......... 36% 217M 8s Step #1: 817950K .......... .......... .......... .......... .......... 36% 168M 8s Step #1: 818000K .......... .......... .......... .......... .......... 36% 197M 8s Step #1: 818050K .......... .......... .......... .......... .......... 36% 214M 8s Step #1: 818100K .......... .......... .......... .......... .......... 36% 199M 8s Step #1: 818150K .......... .......... .......... .......... .......... 36% 177M 8s Step #1: 818200K .......... .......... .......... .......... .......... 36% 198M 8s Step #1: 818250K .......... .......... .......... .......... .......... 36% 193M 8s Step #1: 818300K .......... .......... .......... .......... .......... 36% 197M 8s Step #1: 818350K .......... .......... .......... .......... .......... 36% 170M 8s Step #1: 818400K .......... .......... .......... .......... .......... 36% 193M 8s Step #1: 818450K .......... .......... .......... .......... .......... 36% 213M 8s Step #1: 818500K .......... .......... .......... .......... .......... 36% 193M 8s Step #1: 818550K .......... .......... .......... .......... .......... 36% 174M 8s Step #1: 818600K .......... .......... .......... .......... .......... 36% 176M 8s Step #1: 818650K .......... .......... .......... .......... .......... 36% 196M 8s Step #1: 818700K .......... .......... .......... .......... .......... 36% 200M 8s Step #1: 818750K .......... .......... .......... .......... .......... 36% 167M 8s Step #1: 818800K .......... .......... .......... .......... .......... 36% 188M 8s Step #1: 818850K .......... .......... .......... .......... .......... 36% 184M 8s Step #1: 818900K .......... .......... .......... .......... .......... 36% 195M 8s Step #1: 818950K .......... .......... .......... .......... .......... 36% 181M 8s Step #1: 819000K .......... .......... .......... .......... .......... 36% 202M 8s Step #1: 819050K .......... .......... .......... .......... .......... 36% 206M 8s Step #1: 819100K .......... .......... .......... .......... .......... 36% 66.5M 8s Step #1: 819150K .......... .......... .......... .......... .......... 36% 177M 8s Step #1: 819200K .......... .......... .......... .......... .......... 36% 211M 8s Step #1: 819250K .......... .......... .......... .......... .......... 36% 211M 8s Step #1: 819300K .......... .......... .......... .......... .......... 36% 208M 8s Step #1: 819350K .......... .......... .......... .......... .......... 36% 189M 8s Step #1: 819400K .......... .......... .......... .......... .......... 36% 178M 8s Step #1: 819450K .......... .......... .......... .......... .......... 36% 213M 8s Step #1: 819500K .......... .......... .......... .......... .......... 36% 190M 8s Step #1: 819550K .......... .......... .......... .......... .......... 36% 148M 8s Step #1: 819600K .......... .......... .......... .......... .......... 36% 188M 8s Step #1: 819650K .......... .......... .......... .......... .......... 36% 214M 8s Step #1: 819700K .......... .......... .......... .......... .......... 36% 208M 8s Step #1: 819750K .......... .......... .......... .......... .......... 36% 180M 8s Step #1: 819800K .......... .......... .......... .......... .......... 36% 189M 8s Step #1: 819850K .......... .......... .......... .......... .......... 36% 188M 8s Step #1: 819900K .......... .......... .......... .......... .......... 36% 188M 8s Step #1: 819950K .......... .......... .......... .......... .......... 36% 175M 8s Step #1: 820000K .......... .......... .......... .......... .......... 36% 203M 8s Step #1: 820050K .......... .......... .......... .......... .......... 36% 203M 8s Step #1: 820100K .......... .......... .......... .......... .......... 36% 178M 8s Step #1: 820150K .......... .......... .......... .......... .......... 36% 154M 8s Step #1: 820200K .......... .......... .......... .......... .......... 36% 208M 8s Step #1: 820250K .......... .......... .......... .......... .......... 36% 208M 8s Step #1: 820300K .......... .......... .......... .......... .......... 36% 208M 8s Step #1: 820350K .......... .......... .......... .......... .......... 36% 171M 8s Step #1: 820400K .......... .......... .......... .......... .......... 36% 186M 8s Step #1: 820450K .......... .......... .......... .......... .......... 36% 181M 8s Step #1: 820500K .......... .......... .......... .......... .......... 36% 200M 8s Step #1: 820550K .......... .......... .......... .......... .......... 36% 159M 8s Step #1: 820600K .......... .......... .......... .......... .......... 36% 205M 8s Step #1: 820650K .......... .......... .......... .......... .......... 36% 192M 8s Step #1: 820700K .......... .......... .......... .......... .......... 36% 187M 8s Step #1: 820750K .......... .......... .......... .......... .......... 36% 155M 8s Step #1: 820800K .......... .......... .......... .......... .......... 36% 198M 8s Step #1: 820850K .......... .......... .......... .......... .......... 36% 201M 8s Step #1: 820900K .......... .......... .......... .......... .......... 36% 188M 8s Step #1: 820950K .......... .......... .......... .......... .......... 36% 169M 8s Step #1: 821000K .......... .......... .......... .......... .......... 36% 207M 8s Step #1: 821050K .......... .......... .......... .......... .......... 36% 221M 8s Step #1: 821100K .......... .......... .......... .......... .......... 36% 181M 8s Step #1: 821150K .......... .......... .......... .......... .......... 36% 63.3M 8s Step #1: 821200K .......... .......... .......... .......... .......... 36% 209M 8s Step #1: 821250K .......... .......... .......... .......... .......... 36% 210M 8s Step #1: 821300K .......... .......... .......... .......... .......... 36% 200M 8s Step #1: 821350K .......... .......... .......... .......... .......... 36% 168M 8s Step #1: 821400K .......... .......... .......... .......... .......... 36% 185M 8s Step #1: 821450K .......... .......... .......... .......... .......... 36% 198M 8s Step #1: 821500K .......... .......... .......... .......... .......... 36% 205M 8s Step #1: 821550K .......... .......... .......... .......... .......... 36% 165M 8s Step #1: 821600K .......... .......... .......... .......... .......... 36% 200M 8s Step #1: 821650K .......... .......... .......... .......... .......... 36% 191M 8s Step #1: 821700K .......... .......... .......... .......... .......... 36% 203M 8s Step #1: 821750K .......... .......... .......... .......... .......... 36% 170M 8s Step #1: 821800K .......... .......... .......... .......... .......... 36% 197M 8s Step #1: 821850K .......... .......... .......... .......... .......... 36% 204M 8s Step #1: 821900K .......... .......... .......... .......... .......... 36% 207M 8s Step #1: 821950K .......... .......... .......... .......... .......... 36% 150M 8s Step #1: 822000K .......... .......... .......... .......... .......... 36% 190M 8s Step #1: 822050K .......... .......... .......... .......... .......... 36% 180M 8s Step #1: 822100K .......... .......... .......... .......... .......... 36% 186M 8s Step #1: 822150K .......... .......... .......... .......... .......... 36% 182M 8s Step #1: 822200K .......... .......... .......... .......... .......... 36% 190M 8s Step #1: 822250K .......... .......... .......... .......... .......... 36% 204M 8s Step #1: 822300K .......... .......... .......... .......... .......... 36% 197M 8s Step #1: 822350K .......... .......... .......... .......... .......... 36% 149M 8s Step #1: 822400K .......... .......... .......... .......... .......... 36% 186M 8s Step #1: 822450K .......... .......... .......... .......... .......... 36% 192M 8s Step #1: 822500K .......... .......... .......... .......... .......... 36% 211M 8s Step #1: 822550K .......... .......... .......... .......... .......... 36% 184M 8s Step #1: 822600K .......... .......... .......... .......... .......... 36% 195M 8s Step #1: 822650K .......... .......... .......... .......... .......... 36% 210M 8s Step #1: 822700K .......... .......... .......... .......... .......... 36% 184M 8s Step #1: 822750K .......... .......... .......... .......... .......... 36% 172M 8s Step #1: 822800K .......... .......... .......... .......... .......... 36% 191M 8s Step #1: 822850K .......... .......... .......... .......... .......... 36% 201M 8s Step #1: 822900K .......... .......... .......... .......... .......... 36% 217M 8s Step #1: 822950K .......... .......... .......... .......... .......... 36% 173M 8s Step #1: 823000K .......... .......... .......... .......... .......... 36% 196M 8s Step #1: 823050K .......... .......... .......... .......... .......... 36% 214M 8s Step #1: 823100K .......... .......... .......... .......... .......... 36% 198M 8s Step #1: 823150K .......... .......... .......... .......... .......... 36% 164M 8s Step #1: 823200K .......... .......... .......... .......... .......... 36% 66.7M 8s Step #1: 823250K .......... .......... .......... .......... .......... 36% 191M 8s Step #1: 823300K .......... .......... .......... .......... .......... 36% 213M 8s Step #1: 823350K .......... .......... .......... .......... .......... 36% 184M 8s Step #1: 823400K .......... .......... .......... .......... .......... 36% 206M 8s Step #1: 823450K .......... .......... .......... .......... .......... 36% 198M 8s Step #1: 823500K .......... .......... .......... .......... .......... 36% 209M 8s Step #1: 823550K .......... .......... .......... .......... .......... 36% 173M 8s Step #1: 823600K .......... .......... .......... .......... .......... 36% 195M 8s Step #1: 823650K .......... .......... .......... .......... .......... 36% 187M 8s Step #1: 823700K .......... .......... .......... .......... .......... 36% 193M 8s Step #1: 823750K .......... .......... .......... .......... .......... 36% 186M 8s Step #1: 823800K .......... .......... .......... .......... .......... 36% 169M 8s Step #1: 823850K .......... .......... .......... .......... .......... 36% 186M 8s Step #1: 823900K .......... .......... .......... .......... .......... 36% 187M 8s Step #1: 823950K .......... .......... .......... .......... .......... 36% 183M 8s Step #1: 824000K .......... .......... .......... .......... .......... 36% 191M 8s Step #1: 824050K .......... .......... .......... .......... .......... 36% 200M 8s Step #1: 824100K .......... .......... .......... .......... .......... 36% 187M 8s Step #1: 824150K .......... .......... .......... .......... .......... 36% 179M 8s Step #1: 824200K .......... .......... .......... .......... .......... 36% 202M 8s Step #1: 824250K .......... .......... .......... .......... .......... 36% 184M 8s Step #1: 824300K .......... .......... .......... .......... .......... 36% 196M 8s Step #1: 824350K .......... .......... .......... .......... .......... 36% 172M 8s Step #1: 824400K .......... .......... .......... .......... .......... 36% 180M 8s Step #1: 824450K .......... .......... .......... .......... .......... 36% 189M 8s Step #1: 824500K .......... .......... .......... .......... .......... 36% 205M 8s Step #1: 824550K .......... .......... .......... .......... .......... 36% 178M 8s Step #1: 824600K .......... .......... .......... .......... .......... 36% 201M 8s Step #1: 824650K .......... .......... .......... .......... .......... 36% 206M 8s Step #1: 824700K .......... .......... .......... .......... .......... 36% 197M 8s Step #1: 824750K .......... .......... .......... .......... .......... 36% 164M 8s Step #1: 824800K .......... .......... .......... .......... .......... 36% 191M 8s Step #1: 824850K .......... .......... .......... .......... .......... 36% 196M 8s Step #1: 824900K .......... .......... .......... .......... .......... 36% 196M 8s Step #1: 824950K .......... .......... .......... .......... .......... 36% 176M 8s Step #1: 825000K .......... .......... .......... .......... .......... 36% 191M 8s Step #1: 825050K .......... .......... .......... .......... .......... 36% 198M 8s Step #1: 825100K .......... .......... .......... .......... .......... 36% 203M 8s Step #1: 825150K .......... .......... .......... .......... .......... 36% 167M 8s Step #1: 825200K .......... .......... .......... .......... .......... 36% 194M 8s Step #1: 825250K .......... .......... .......... .......... .......... 36% 67.1M 8s Step #1: 825300K .......... .......... .......... .......... .......... 36% 205M 8s Step #1: 825350K .......... .......... .......... .......... .......... 36% 191M 8s Step #1: 825400K .......... .......... .......... .......... .......... 36% 217M 8s Step #1: 825450K .......... .......... .......... .......... .......... 36% 203M 8s Step #1: 825500K .......... .......... .......... .......... .......... 36% 180M 8s Step #1: 825550K .......... .......... .......... .......... .......... 36% 163M 8s Step #1: 825600K .......... .......... .......... .......... .......... 36% 222M 8s Step #1: 825650K .......... .......... .......... .......... .......... 36% 203M 8s Step #1: 825700K .......... .......... .......... .......... .......... 36% 190M 8s Step #1: 825750K .......... .......... .......... .......... .......... 36% 187M 8s Step #1: 825800K .......... .......... .......... .......... .......... 36% 180M 8s Step #1: 825850K .......... .......... .......... .......... .......... 36% 196M 8s Step #1: 825900K .......... .......... .......... .......... .......... 36% 201M 8s Step #1: 825950K .......... .......... .......... .......... .......... 36% 172M 8s Step #1: 826000K .......... .......... .......... .......... .......... 36% 167M 8s Step #1: 826050K .......... .......... .......... .......... .......... 36% 208M 8s Step #1: 826100K .......... .......... .......... .......... .......... 36% 194M 8s Step #1: 826150K .......... .......... .......... .......... .......... 36% 172M 8s Step #1: 826200K .......... .......... .......... .......... .......... 36% 197M 8s Step #1: 826250K .......... .......... .......... .......... .......... 36% 201M 8s Step #1: 826300K .......... .......... .......... .......... .......... 36% 189M 8s Step #1: 826350K .......... .......... .......... .......... .......... 36% 150M 8s Step #1: 826400K .......... .......... .......... .......... .......... 36% 201M 8s Step #1: 826450K .......... .......... .......... .......... .......... 36% 186M 8s Step #1: 826500K .......... .......... .......... .......... .......... 36% 200M 8s Step #1: 826550K .......... .......... .......... .......... .......... 36% 165M 8s Step #1: 826600K .......... .......... .......... .......... .......... 36% 185M 8s Step #1: 826650K .......... .......... .......... .......... .......... 36% 201M 8s Step #1: 826700K .......... .......... .......... .......... .......... 36% 216M 8s Step #1: 826750K .......... .......... .......... .......... .......... 36% 170M 8s Step #1: 826800K .......... .......... .......... .......... .......... 36% 183M 8s Step #1: 826850K .......... .......... .......... .......... .......... 36% 206M 8s Step #1: 826900K .......... .......... .......... .......... .......... 36% 209M 8s Step #1: 826950K .......... .......... .......... .......... .......... 36% 166M 8s Step #1: 827000K .......... .......... .......... .......... .......... 36% 195M 8s Step #1: 827050K .......... .......... .......... .......... .......... 36% 188M 8s Step #1: 827100K .......... .......... .......... .......... .......... 36% 199M 8s Step #1: 827150K .......... .......... .......... .......... .......... 36% 179M 8s Step #1: 827200K .......... .......... .......... .......... .......... 36% 188M 8s Step #1: 827250K .......... .......... .......... .......... .......... 36% 182M 8s Step #1: 827300K .......... .......... .......... .......... .......... 36% 69.5M 8s Step #1: 827350K .......... .......... .......... .......... .......... 36% 149M 8s Step #1: 827400K .......... .......... .......... .......... .......... 36% 196M 8s Step #1: 827450K .......... .......... .......... .......... .......... 36% 33.4M 8s Step #1: 827500K .......... .......... .......... .......... .......... 36% 197M 8s Step #1: 827550K .......... .......... .......... .......... .......... 36% 167M 8s Step #1: 827600K .......... .......... .......... .......... .......... 36% 188M 8s Step #1: 827650K .......... .......... .......... .......... .......... 36% 191M 8s Step #1: 827700K .......... .......... .......... .......... .......... 36% 195M 8s Step #1: 827750K .......... .......... .......... .......... .......... 36% 184M 8s Step #1: 827800K .......... .......... .......... .......... .......... 36% 178M 8s Step #1: 827850K .......... .......... .......... .......... .......... 36% 201M 8s Step #1: 827900K .......... .......... .......... .......... .......... 36% 202M 8s Step #1: 827950K .......... .......... .......... .......... .......... 36% 174M 8s Step #1: 828000K .......... .......... .......... .......... .......... 36% 179M 8s Step #1: 828050K .......... .......... .......... .......... .......... 36% 177M 8s Step #1: 828100K .......... .......... .......... .......... .......... 36% 206M 8s Step #1: 828150K .......... .......... .......... .......... .......... 36% 173M 8s Step #1: 828200K .......... .......... .......... .......... .......... 36% 180M 8s Step #1: 828250K .......... .......... .......... .......... .......... 36% 192M 8s Step #1: 828300K .......... .......... .......... .......... .......... 36% 203M 8s Step #1: 828350K .......... .......... .......... .......... .......... 36% 160M 8s Step #1: 828400K .......... .......... .......... .......... .......... 36% 204M 8s Step #1: 828450K .......... .......... .......... .......... .......... 36% 187M 8s Step #1: 828500K .......... .......... .......... .......... .......... 36% 197M 8s Step #1: 828550K .......... .......... .......... .......... .......... 36% 167M 8s Step #1: 828600K .......... .......... .......... .......... .......... 36% 181M 8s Step #1: 828650K .......... .......... .......... .......... .......... 36% 195M 8s Step #1: 828700K .......... .......... .......... .......... .......... 36% 206M 8s Step #1: 828750K .......... .......... .......... .......... .......... 36% 166M 8s Step #1: 828800K .......... .......... .......... .......... .......... 36% 189M 8s Step #1: 828850K .......... .......... .......... .......... .......... 36% 176M 8s Step #1: 828900K .......... .......... .......... .......... .......... 36% 187M 8s Step #1: 828950K .......... .......... .......... .......... .......... 36% 185M 8s Step #1: 829000K .......... .......... .......... .......... .......... 36% 204M 8s Step #1: 829050K .......... .......... .......... .......... .......... 36% 185M 8s Step #1: 829100K .......... .......... .......... .......... .......... 36% 172M 8s Step #1: 829150K .......... .......... .......... .......... .......... 36% 175M 8s Step #1: 829200K .......... .......... .......... .......... .......... 36% 203M 8s Step #1: 829250K .......... .......... .......... .......... .......... 36% 178M 8s Step #1: 829300K .......... .......... .......... .......... .......... 36% 200M 8s Step #1: 829350K .......... .......... .......... .......... .......... 36% 61.7M 8s Step #1: 829400K .......... .......... .......... .......... .......... 36% 186M 8s Step #1: 829450K .......... .......... .......... .......... .......... 36% 162M 8s Step #1: 829500K .......... .......... .......... .......... .......... 36% 181M 8s Step #1: 829550K .......... .......... .......... .......... .......... 36% 169M 8s Step #1: 829600K .......... .......... .......... .......... .......... 36% 201M 8s Step #1: 829650K .......... .......... .......... .......... .......... 36% 202M 8s Step #1: 829700K .......... .......... .......... .......... .......... 36% 207M 8s Step #1: 829750K .......... .......... .......... .......... .......... 36% 190M 8s Step #1: 829800K .......... .......... .......... .......... .......... 36% 206M 8s Step #1: 829850K .......... .......... .......... .......... .......... 36% 201M 8s Step #1: 829900K .......... .......... .......... .......... .......... 36% 185M 8s Step #1: 829950K .......... .......... .......... .......... .......... 36% 167M 8s Step #1: 830000K .......... .......... .......... .......... .......... 36% 195M 8s Step #1: 830050K .......... .......... .......... .......... .......... 36% 182M 8s Step #1: 830100K .......... .......... .......... .......... .......... 36% 186M 8s Step #1: 830150K .......... .......... .......... .......... .......... 36% 181M 8s Step #1: 830200K .......... .......... .......... .......... .......... 36% 201M 8s Step #1: 830250K .......... .......... .......... .......... .......... 36% 210M 8s Step #1: 830300K .......... .......... .......... .......... .......... 36% 203M 8s Step #1: 830350K .......... .......... .......... .......... .......... 36% 188M 8s Step #1: 830400K .......... .......... .......... .......... .......... 36% 195M 8s Step #1: 830450K .......... .......... .......... .......... .......... 36% 182M 8s Step #1: 830500K .......... .......... .......... .......... .......... 36% 194M 8s Step #1: 830550K .......... .......... .......... .......... .......... 36% 192M 8s Step #1: 830600K .......... .......... .......... .......... .......... 36% 199M 8s Step #1: 830650K .......... .......... .......... .......... .......... 36% 196M 8s Step #1: 830700K .......... .......... .......... .......... .......... 36% 194M 8s Step #1: 830750K .......... .......... .......... .......... .......... 36% 163M 8s Step #1: 830800K .......... .......... .......... .......... .......... 36% 208M 8s Step #1: 830850K .......... .......... .......... .......... .......... 36% 199M 8s Step #1: 830900K .......... .......... .......... .......... .......... 36% 200M 8s Step #1: 830950K .......... .......... .......... .......... .......... 36% 175M 8s Step #1: 831000K .......... .......... .......... .......... .......... 36% 198M 8s Step #1: 831050K .......... .......... .......... .......... .......... 36% 211M 8s Step #1: 831100K .......... .......... .......... .......... .......... 36% 206M 8s Step #1: 831150K .......... .......... .......... .......... .......... 36% 173M 8s Step #1: 831200K .......... .......... .......... .......... .......... 36% 210M 8s Step #1: 831250K .......... .......... .......... .......... .......... 36% 208M 8s Step #1: 831300K .......... .......... .......... .......... .......... 36% 214M 8s Step #1: 831350K .......... .......... .......... .......... .......... 36% 178M 8s Step #1: 831400K .......... .......... .......... .......... .......... 36% 66.8M 8s Step #1: 831450K .......... .......... .......... .......... .......... 36% 193M 8s Step #1: 831500K .......... .......... .......... .......... .......... 36% 212M 8s Step #1: 831550K .......... .......... .......... .......... .......... 36% 180M 8s Step #1: 831600K .......... .......... .......... .......... .......... 36% 207M 8s Step #1: 831650K .......... .......... .......... .......... .......... 36% 196M 8s Step #1: 831700K .......... .......... .......... .......... .......... 36% 202M 8s Step #1: 831750K .......... .......... .......... .......... .......... 36% 190M 8s Step #1: 831800K .......... .......... .......... .......... .......... 36% 213M 8s Step #1: 831850K .......... .......... .......... .......... .......... 36% 198M 8s Step #1: 831900K .......... .......... .......... .......... .......... 36% 194M 8s Step #1: 831950K .......... .......... .......... .......... .......... 36% 154M 8s Step #1: 832000K .......... .......... .......... .......... .......... 36% 194M 8s Step #1: 832050K .......... .......... .......... .......... .......... 36% 198M 8s Step #1: 832100K .......... .......... .......... .......... .......... 36% 216M 8s Step #1: 832150K .......... .......... .......... .......... .......... 36% 174M 8s Step #1: 832200K .......... .......... .......... .......... .......... 36% 173M 8s Step #1: 832250K .......... .......... .......... .......... .......... 36% 210M 8s Step #1: 832300K .......... .......... .......... .......... .......... 36% 222M 8s Step #1: 832350K .......... .......... .......... .......... .......... 36% 165M 8s Step #1: 832400K .......... .......... .......... .......... .......... 36% 173M 8s Step #1: 832450K .......... .......... .......... .......... .......... 36% 191M 8s Step #1: 832500K .......... .......... .......... .......... .......... 36% 205M 8s Step #1: 832550K .......... .......... .......... .......... .......... 36% 179M 8s Step #1: 832600K .......... .......... .......... .......... .......... 36% 199M 8s Step #1: 832650K .......... .......... .......... .......... .......... 36% 190M 8s Step #1: 832700K .......... .......... .......... .......... .......... 36% 187M 8s Step #1: 832750K .......... .......... .......... .......... .......... 36% 170M 8s Step #1: 832800K .......... .......... .......... .......... .......... 36% 207M 8s Step #1: 832850K .......... .......... .......... .......... .......... 36% 185M 8s Step #1: 832900K .......... .......... .......... .......... .......... 36% 186M 8s Step #1: 832950K .......... .......... .......... .......... .......... 36% 179M 8s Step #1: 833000K .......... .......... .......... .......... .......... 36% 186M 8s Step #1: 833050K .......... .......... .......... .......... .......... 36% 205M 8s Step #1: 833100K .......... .......... .......... .......... .......... 36% 184M 8s Step #1: 833150K .......... .......... .......... .......... .......... 36% 170M 8s Step #1: 833200K .......... .......... .......... .......... .......... 36% 184M 8s Step #1: 833250K .......... .......... .......... .......... .......... 36% 186M 8s Step #1: 833300K .......... .......... .......... .......... .......... 36% 198M 8s Step #1: 833350K .......... .......... .......... .......... .......... 36% 168M 8s Step #1: 833400K .......... .......... .......... .......... .......... 36% 193M 8s Step #1: 833450K .......... .......... .......... .......... .......... 36% 63.3M 8s Step #1: 833500K .......... .......... .......... .......... .......... 36% 206M 8s Step #1: 833550K .......... .......... .......... .......... .......... 37% 177M 8s Step #1: 833600K .......... .......... .......... .......... .......... 37% 192M 8s Step #1: 833650K .......... .......... .......... .......... .......... 37% 215M 8s Step #1: 833700K .......... .......... .......... .......... .......... 37% 193M 8s Step #1: 833750K .......... .......... .......... .......... .......... 37% 181M 8s Step #1: 833800K .......... .......... .......... .......... .......... 37% 200M 8s Step #1: 833850K .......... .......... .......... .......... .......... 37% 201M 8s Step #1: 833900K .......... .......... .......... .......... .......... 37% 197M 8s Step #1: 833950K .......... .......... .......... .......... .......... 37% 150M 8s Step #1: 834000K .......... .......... .......... .......... .......... 37% 196M 8s Step #1: 834050K .......... .......... .......... .......... .......... 37% 186M 8s Step #1: 834100K .......... .......... .......... .......... .......... 37% 200M 8s Step #1: 834150K .......... .......... .......... .......... .......... 37% 181M 8s Step #1: 834200K .......... .......... .......... .......... .......... 37% 211M 8s Step #1: 834250K .......... .......... .......... .......... .......... 37% 192M 8s Step #1: 834300K .......... .......... .......... .......... .......... 37% 190M 8s Step #1: 834350K .......... .......... .......... .......... .......... 37% 169M 8s Step #1: 834400K .......... .......... .......... .......... .......... 37% 193M 8s Step #1: 834450K .......... .......... .......... .......... .......... 37% 198M 8s Step #1: 834500K .......... .......... .......... .......... .......... 37% 200M 8s Step #1: 834550K .......... .......... .......... .......... .......... 37% 188M 8s Step #1: 834600K .......... .......... .......... .......... .......... 37% 200M 8s Step #1: 834650K .......... .......... .......... .......... .......... 37% 187M 8s Step #1: 834700K .......... .......... .......... .......... .......... 37% 203M 8s Step #1: 834750K .......... .......... .......... .......... .......... 37% 153M 8s Step #1: 834800K .......... .......... .......... .......... .......... 37% 200M 8s Step #1: 834850K .......... .......... .......... .......... .......... 37% 208M 8s Step #1: 834900K .......... .......... .......... .......... .......... 37% 208M 8s Step #1: 834950K .......... .......... .......... .......... .......... 37% 177M 8s Step #1: 835000K .......... .......... .......... .......... .......... 37% 173M 8s Step #1: 835050K .......... .......... .......... .......... .......... 37% 205M 8s Step #1: 835100K .......... .......... .......... .......... .......... 37% 208M 8s Step #1: 835150K .......... .......... .......... .......... .......... 37% 153M 8s Step #1: 835200K .......... .......... .......... .......... .......... 37% 195M 8s Step #1: 835250K .......... .......... .......... .......... .......... 37% 194M 8s Step #1: 835300K .......... .......... .......... .......... .......... 37% 186M 8s Step #1: 835350K .......... .......... .......... .......... .......... 37% 168M 8s Step #1: 835400K .......... .......... .......... .......... .......... 37% 193M 8s Step #1: 835450K .......... .......... .......... .......... .......... 37% 178M 8s Step #1: 835500K .......... .......... .......... .......... .......... 37% 65.0M 8s Step #1: 835550K .......... .......... .......... .......... .......... 37% 176M 8s Step #1: 835600K .......... .......... .......... .......... .......... 37% 206M 8s Step #1: 835650K .......... .......... .......... .......... .......... 37% 208M 8s Step #1: 835700K .......... .......... .......... .......... .......... 37% 208M 8s Step #1: 835750K .......... .......... .......... .......... .......... 37% 152M 8s Step #1: 835800K .......... .......... .......... .......... .......... 37% 192M 8s Step #1: 835850K .......... .......... .......... .......... .......... 37% 190M 8s Step #1: 835900K .......... .......... .......... .......... .......... 37% 181M 8s Step #1: 835950K .......... .......... .......... .......... .......... 37% 159M 8s Step #1: 836000K .......... .......... .......... .......... .......... 37% 170M 8s Step #1: 836050K .......... .......... .......... .......... .......... 37% 192M 8s Step #1: 836100K .......... .......... .......... .......... .......... 37% 196M 8s Step #1: 836150K .......... .......... .......... .......... .......... 37% 142M 8s Step #1: 836200K .......... .......... .......... .......... .......... 37% 189M 8s Step #1: 836250K .......... .......... .......... .......... .......... 37% 192M 8s Step #1: 836300K .......... .......... .......... .......... .......... 37% 200M 8s Step #1: 836350K .......... .......... .......... .......... .......... 37% 170M 8s Step #1: 836400K .......... .......... .......... .......... .......... 37% 196M 8s Step #1: 836450K .......... .......... .......... .......... .......... 37% 216M 8s Step #1: 836500K .......... .......... .......... .......... .......... 37% 194M 8s Step #1: 836550K .......... .......... .......... .......... .......... 37% 183M 8s Step #1: 836600K .......... .......... .......... .......... .......... 37% 175M 8s Step #1: 836650K .......... .......... .......... .......... .......... 37% 184M 8s Step #1: 836700K .......... .......... .......... .......... .......... 37% 201M 8s Step #1: 836750K .......... .......... .......... .......... .......... 37% 172M 8s Step #1: 836800K .......... .......... .......... .......... .......... 37% 185M 8s Step #1: 836850K .......... .......... .......... .......... .......... 37% 198M 8s Step #1: 836900K .......... .......... .......... .......... .......... 37% 210M 8s Step #1: 836950K .......... .......... .......... .......... .......... 37% 175M 8s Step #1: 837000K .......... .......... .......... .......... .......... 37% 205M 8s Step #1: 837050K .......... .......... .......... .......... .......... 37% 186M 8s Step #1: 837100K .......... .......... .......... .......... .......... 37% 202M 8s Step #1: 837150K .......... .......... .......... .......... .......... 37% 174M 8s Step #1: 837200K .......... .......... .......... .......... .......... 37% 189M 8s Step #1: 837250K .......... .......... .......... .......... .......... 37% 194M 8s Step #1: 837300K .......... .......... .......... .......... .......... 37% 194M 8s Step #1: 837350K .......... .......... .......... .......... .......... 37% 166M 8s Step #1: 837400K .......... .......... .......... .......... .......... 37% 195M 8s Step #1: 837450K .......... .......... .......... .......... .......... 37% 218M 8s Step #1: 837500K .......... .......... .......... .......... .......... 37% 214M 8s Step #1: 837550K .......... .......... .......... .......... .......... 37% 63.1M 8s Step #1: 837600K .......... .......... .......... .......... .......... 37% 69.9M 8s Step #1: 837650K .......... .......... .......... .......... .......... 37% 202M 8s Step #1: 837700K .......... .......... .......... .......... .......... 37% 205M 8s Step #1: 837750K .......... .......... .......... .......... .......... 37% 169M 8s Step #1: 837800K .......... .......... .......... .......... .......... 37% 197M 8s Step #1: 837850K .......... .......... .......... .......... .......... 37% 211M 8s Step #1: 837900K .......... .......... .......... .......... .......... 37% 211M 8s Step #1: 837950K .......... .......... .......... .......... .......... 37% 173M 8s Step #1: 838000K .......... .......... .......... .......... .......... 37% 190M 8s Step #1: 838050K .......... .......... .......... .......... .......... 37% 194M 8s Step #1: 838100K .......... .......... .......... .......... .......... 37% 203M 8s Step #1: 838150K .......... .......... .......... .......... .......... 37% 180M 8s Step #1: 838200K .......... .......... .......... .......... .......... 37% 209M 8s Step #1: 838250K .......... .......... .......... .......... .......... 37% 199M 8s Step #1: 838300K .......... .......... .......... .......... .......... 37% 188M 8s Step #1: 838350K .......... .......... .......... .......... .......... 37% 154M 8s Step #1: 838400K .......... .......... .......... .......... .......... 37% 186M 8s Step #1: 838450K .......... .......... .......... .......... .......... 37% 198M 8s Step #1: 838500K .......... .......... .......... .......... .......... 37% 204M 8s Step #1: 838550K .......... .......... .......... .......... .......... 37% 168M 8s Step #1: 838600K .......... .......... .......... .......... .......... 37% 170M 8s Step #1: 838650K .......... .......... .......... .......... .......... 37% 182M 8s Step #1: 838700K .......... .......... .......... .......... .......... 37% 205M 8s Step #1: 838750K .......... .......... .......... .......... .......... 37% 166M 8s Step #1: 838800K .......... .......... .......... .......... .......... 37% 181M 8s Step #1: 838850K .......... .......... .......... .......... .......... 37% 209M 8s Step #1: 838900K .......... .......... .......... .......... .......... 37% 203M 8s Step #1: 838950K .......... .......... .......... .......... .......... 37% 173M 8s Step #1: 839000K .......... .......... .......... .......... .......... 37% 183M 8s Step #1: 839050K .......... .......... .......... .......... .......... 37% 210M 8s Step #1: 839100K .......... .......... .......... .......... .......... 37% 177M 8s Step #1: 839150K .......... .......... .......... .......... .......... 37% 174M 8s Step #1: 839200K .......... .......... .......... .......... .......... 37% 205M 8s Step #1: 839250K .......... .......... .......... .......... .......... 37% 178M 8s Step #1: 839300K .......... .......... .......... .......... .......... 37% 205M 8s Step #1: 839350K .......... .......... .......... .......... .......... 37% 170M 8s Step #1: 839400K .......... .......... .......... .......... .......... 37% 201M 8s Step #1: 839450K .......... .......... .......... .......... .......... 37% 204M 8s Step #1: 839500K .......... .......... .......... .......... .......... 37% 187M 8s Step #1: 839550K .......... .......... .......... .......... .......... 37% 176M 8s Step #1: 839600K .......... .......... .......... .......... .......... 37% 65.2M 8s Step #1: 839650K .......... .......... .......... .......... .......... 37% 213M 8s Step #1: 839700K .......... .......... .......... .......... .......... 37% 200M 8s Step #1: 839750K .......... .......... .......... .......... .......... 37% 197M 8s Step #1: 839800K .......... .......... .......... .......... .......... 37% 204M 8s Step #1: 839850K .......... .......... .......... .......... .......... 37% 189M 8s Step #1: 839900K .......... .......... .......... .......... .......... 37% 182M 8s Step #1: 839950K .......... .......... .......... .......... .......... 37% 173M 8s Step #1: 840000K .......... .......... .......... .......... .......... 37% 213M 8s Step #1: 840050K .......... .......... .......... .......... .......... 37% 191M 8s Step #1: 840100K .......... .......... .......... .......... .......... 37% 195M 8s Step #1: 840150K .......... .......... .......... .......... .......... 37% 182M 8s Step #1: 840200K .......... .......... .......... .......... .......... 37% 206M 8s Step #1: 840250K .......... .......... .......... .......... .......... 37% 177M 8s Step #1: 840300K .......... .......... .......... .......... .......... 37% 199M 8s Step #1: 840350K .......... .......... .......... .......... .......... 37% 162M 8s Step #1: 840400K .......... .......... .......... .......... .......... 37% 203M 8s Step #1: 840450K .......... .......... .......... .......... .......... 37% 180M 8s Step #1: 840500K .......... .......... .......... .......... .......... 37% 185M 8s Step #1: 840550K .......... .......... .......... .......... .......... 37% 178M 8s Step #1: 840600K .......... .......... .......... .......... .......... 37% 190M 8s Step #1: 840650K .......... .......... .......... .......... .......... 37% 194M 8s Step #1: 840700K .......... .......... .......... .......... .......... 37% 204M 8s Step #1: 840750K .......... .......... .......... .......... .......... 37% 182M 8s Step #1: 840800K .......... .......... .......... .......... .......... 37% 204M 8s Step #1: 840850K .......... .......... .......... .......... .......... 37% 181M 8s Step #1: 840900K .......... .......... .......... .......... .......... 37% 195M 8s Step #1: 840950K .......... .......... .......... .......... .......... 37% 175M 8s Step #1: 841000K .......... .......... .......... .......... .......... 37% 206M 8s Step #1: 841050K .......... .......... .......... .......... .......... 37% 210M 8s Step #1: 841100K .......... .......... .......... .......... .......... 37% 195M 8s Step #1: 841150K .......... .......... .......... .......... .......... 37% 148M 8s Step #1: 841200K .......... .......... .......... .......... .......... 37% 203M 8s Step #1: 841250K .......... .......... .......... .......... .......... 37% 194M 8s Step #1: 841300K .......... .......... .......... .......... .......... 37% 200M 8s Step #1: 841350K .......... .......... .......... .......... .......... 37% 172M 8s Step #1: 841400K .......... .......... .......... .......... .......... 37% 188M 8s Step #1: 841450K .......... .......... .......... .......... .......... 37% 198M 8s Step #1: 841500K .......... .......... .......... .......... .......... 37% 200M 8s Step #1: 841550K .......... .......... .......... .......... .......... 37% 169M 8s Step #1: 841600K .......... .......... .......... .......... .......... 37% 186M 8s Step #1: 841650K .......... .......... .......... .......... .......... 37% 69.7M 8s Step #1: 841700K .......... .......... .......... .......... .......... 37% 202M 8s Step #1: 841750K .......... .......... .......... .......... .......... 37% 176M 8s Step #1: 841800K .......... .......... .......... .......... .......... 37% 200M 8s Step #1: 841850K .......... .......... .......... .......... .......... 37% 211M 8s Step #1: 841900K .......... .......... .......... .......... .......... 37% 206M 8s Step #1: 841950K .......... .......... .......... .......... .......... 37% 156M 8s Step #1: 842000K .......... .......... .......... .......... .......... 37% 195M 8s Step #1: 842050K .......... .......... .......... .......... .......... 37% 209M 8s Step #1: 842100K .......... .......... .......... .......... .......... 37% 191M 8s Step #1: 842150K .......... .......... .......... .......... .......... 37% 170M 8s Step #1: 842200K .......... .......... .......... .......... .......... 37% 215M 8s Step #1: 842250K .......... .......... .......... .......... .......... 37% 208M 8s Step #1: 842300K .......... .......... .......... .......... .......... 37% 215M 8s Step #1: 842350K .......... .......... .......... .......... .......... 37% 160M 8s Step #1: 842400K .......... .......... .......... .......... .......... 37% 178M 8s Step #1: 842450K .......... .......... .......... .......... .......... 37% 203M 8s Step #1: 842500K .......... .......... .......... .......... .......... 37% 206M 8s Step #1: 842550K .......... .......... .......... .......... .......... 37% 181M 8s Step #1: 842600K .......... .......... .......... .......... .......... 37% 192M 8s Step #1: 842650K .......... .......... .......... .......... .......... 37% 191M 8s Step #1: 842700K .......... .......... .......... .......... .......... 37% 189M 8s Step #1: 842750K .......... .......... .......... .......... .......... 37% 177M 8s Step #1: 842800K .......... .......... .......... .......... .......... 37% 190M 8s Step #1: 842850K .......... .......... .......... .......... .......... 37% 206M 8s Step #1: 842900K .......... .......... .......... .......... .......... 37% 196M 8s Step #1: 842950K .......... .......... .......... .......... .......... 37% 187M 8s Step #1: 843000K .......... .......... .......... .......... .......... 37% 168M 8s Step #1: 843050K .......... .......... .......... .......... .......... 37% 190M 8s Step #1: 843100K .......... .......... .......... .......... .......... 37% 204M 8s Step #1: 843150K .......... .......... .......... .......... .......... 37% 176M 8s Step #1: 843200K .......... .......... .......... .......... .......... 37% 174M 8s Step #1: 843250K .......... .......... .......... .......... .......... 37% 191M 8s Step #1: 843300K .......... .......... .......... .......... .......... 37% 201M 8s Step #1: 843350K .......... .......... .......... .......... .......... 37% 178M 8s Step #1: 843400K .......... .......... .......... .......... .......... 37% 195M 8s Step #1: 843450K .......... .......... .......... .......... .......... 37% 181M 8s Step #1: 843500K .......... .......... .......... .......... .......... 37% 170M 8s Step #1: 843550K .......... .......... .......... .......... .......... 37% 171M 8s Step #1: 843600K .......... .......... .......... .......... .......... 37% 197M 8s Step #1: 843650K .......... .......... .......... .......... .......... 37% 203M 8s Step #1: 843700K .......... .......... .......... .......... .......... 37% 65.8M 8s Step #1: 843750K .......... .......... .......... .......... .......... 37% 194M 8s Step #1: 843800K .......... .......... .......... .......... .......... 37% 192M 8s Step #1: 843850K .......... .......... .......... .......... .......... 37% 184M 8s Step #1: 843900K .......... .......... .......... .......... .......... 37% 185M 8s Step #1: 843950K .......... .......... .......... .......... .......... 37% 167M 8s Step #1: 844000K .......... .......... .......... .......... .......... 37% 200M 8s Step #1: 844050K .......... .......... .......... .......... .......... 37% 189M 8s Step #1: 844100K .......... .......... .......... .......... .......... 37% 207M 8s Step #1: 844150K .......... .......... .......... .......... .......... 37% 171M 8s Step #1: 844200K .......... .......... .......... .......... .......... 37% 189M 8s Step #1: 844250K .......... .......... .......... .......... .......... 37% 190M 8s Step #1: 844300K .......... .......... .......... .......... .......... 37% 193M 8s Step #1: 844350K .......... .......... .......... .......... .......... 37% 178M 8s Step #1: 844400K .......... .......... .......... .......... .......... 37% 201M 8s Step #1: 844450K .......... .......... .......... .......... .......... 37% 176M 8s Step #1: 844500K .......... .......... .......... .......... .......... 37% 204M 8s Step #1: 844550K .......... .......... .......... .......... .......... 37% 183M 8s Step #1: 844600K .......... .......... .......... .......... .......... 37% 192M 8s Step #1: 844650K .......... .......... .......... .......... .......... 37% 153M 8s Step #1: 844700K .......... .......... .......... .......... .......... 37% 187M 8s Step #1: 844750K .......... .......... .......... .......... .......... 37% 173M 8s Step #1: 844800K .......... .......... .......... .......... .......... 37% 184M 8s Step #1: 844850K .......... .......... .......... .......... .......... 37% 194M 8s Step #1: 844900K .......... .......... .......... .......... .......... 37% 177M 8s Step #1: 844950K .......... .......... .......... .......... .......... 37% 179M 8s Step #1: 845000K .......... .......... .......... .......... .......... 37% 193M 8s Step #1: 845050K .......... .......... .......... .......... .......... 37% 197M 8s Step #1: 845100K .......... .......... .......... .......... .......... 37% 216M 8s Step #1: 845150K .......... .......... .......... .......... .......... 37% 172M 8s Step #1: 845200K .......... .......... .......... .......... .......... 37% 192M 8s Step #1: 845250K .......... .......... .......... .......... .......... 37% 208M 8s Step #1: 845300K .......... .......... .......... .......... .......... 37% 204M 8s Step #1: 845350K .......... .......... .......... .......... .......... 37% 170M 8s Step #1: 845400K .......... .......... .......... .......... .......... 37% 190M 8s Step #1: 845450K .......... .......... .......... .......... .......... 37% 202M 8s Step #1: 845500K .......... .......... .......... .......... .......... 37% 177M 8s Step #1: 845550K .......... .......... .......... .......... .......... 37% 170M 8s Step #1: 845600K .......... .......... .......... .......... .......... 37% 206M 8s Step #1: 845650K .......... .......... .......... .......... .......... 37% 181M 8s Step #1: 845700K .......... .......... .......... .......... .......... 37% 202M 8s Step #1: 845750K .......... .......... .......... .......... .......... 37% 65.0M 8s Step #1: 845800K .......... .......... .......... .......... .......... 37% 225M 8s Step #1: 845850K .......... .......... .......... .......... .......... 37% 223M 8s Step #1: 845900K .......... .......... .......... .......... .......... 37% 205M 8s Step #1: 845950K .......... .......... .......... .......... .......... 37% 182M 8s Step #1: 846000K .......... .......... .......... .......... .......... 37% 202M 8s Step #1: 846050K .......... .......... .......... .......... .......... 37% 202M 8s Step #1: 846100K .......... .......... .......... .......... .......... 37% 186M 8s Step #1: 846150K .......... .......... .......... .......... .......... 37% 184M 8s Step #1: 846200K .......... .......... .......... .......... .......... 37% 207M 8s Step #1: 846250K .......... .......... .......... .......... .......... 37% 186M 8s Step #1: 846300K .......... .......... .......... .......... .......... 37% 190M 8s Step #1: 846350K .......... .......... .......... .......... .......... 37% 158M 8s Step #1: 846400K .......... .......... .......... .......... .......... 37% 220M 8s Step #1: 846450K .......... .......... .......... .......... .......... 37% 214M 8s Step #1: 846500K .......... .......... .......... .......... .......... 37% 186M 8s Step #1: 846550K .......... .......... .......... .......... .......... 37% 181M 8s Step #1: 846600K .......... .......... .......... .......... .......... 37% 204M 8s Step #1: 846650K .......... .......... .......... .......... .......... 37% 208M 8s Step #1: 846700K .......... .......... .......... .......... .......... 37% 227M 8s Step #1: 846750K .......... .......... .......... .......... .......... 37% 162M 8s Step #1: 846800K .......... .......... .......... .......... .......... 37% 214M 8s Step #1: 846850K .......... .......... .......... .......... .......... 37% 224M 8s Step #1: 846900K .......... .......... .......... .......... .......... 37% 243M 8s Step #1: 846950K .......... .......... .......... .......... .......... 37% 216M 8s Step #1: 847000K .......... .......... .......... .......... .......... 37% 204M 8s Step #1: 847050K .......... .......... .......... .......... .......... 37% 234M 8s Step #1: 847100K .......... .......... .......... .......... .......... 37% 241M 8s Step #1: 847150K .......... .......... .......... .......... .......... 37% 209M 8s Step #1: 847200K .......... .......... .......... .......... .......... 37% 246M 8s Step #1: 847250K .......... .......... .......... .......... .......... 37% 135M 8s Step #1: 847300K .......... .......... .......... .......... .......... 37% 218M 8s Step #1: 847350K .......... .......... .......... .......... .......... 37% 187M 8s Step #1: 847400K .......... .......... .......... .......... .......... 37% 192M 8s Step #1: 847450K .......... .......... .......... .......... .......... 37% 211M 8s Step #1: 847500K .......... .......... .......... .......... .......... 37% 201M 8s Step #1: 847550K .......... .......... .......... .......... .......... 37% 172M 8s Step #1: 847600K .......... .......... .......... .......... .......... 37% 201M 8s Step #1: 847650K .......... .......... .......... .......... .......... 37% 153M 8s Step #1: 847700K .......... .......... .......... .......... .......... 37% 211M 8s Step #1: 847750K .......... .......... .......... .......... .......... 37% 178M 8s Step #1: 847800K .......... .......... .......... .......... .......... 37% 66.0M 8s Step #1: 847850K .......... .......... .......... .......... .......... 37% 218M 8s Step #1: 847900K .......... .......... .......... .......... .......... 37% 218M 8s Step #1: 847950K .......... .......... .......... .......... .......... 37% 175M 8s Step #1: 848000K .......... .......... .......... .......... .......... 37% 207M 8s Step #1: 848050K .......... .......... .......... .......... .......... 37% 200M 8s Step #1: 848100K .......... .......... .......... .......... .......... 37% 192M 8s Step #1: 848150K .......... .......... .......... .......... .......... 37% 177M 8s Step #1: 848200K .......... .......... .......... .......... .......... 37% 195M 8s Step #1: 848250K .......... .......... .......... .......... .......... 37% 182M 8s Step #1: 848300K .......... .......... .......... .......... .......... 37% 196M 8s Step #1: 848350K .......... .......... .......... .......... .......... 37% 180M 8s Step #1: 848400K .......... .......... .......... .......... .......... 37% 204M 8s Step #1: 848450K .......... .......... .......... .......... .......... 37% 193M 8s Step #1: 848500K .......... .......... .......... .......... .......... 37% 201M 8s Step #1: 848550K .......... .......... .......... .......... .......... 37% 171M 8s Step #1: 848600K .......... .......... .......... .......... .......... 37% 210M 8s Step #1: 848650K .......... .......... .......... .......... .......... 37% 209M 8s Step #1: 848700K .......... .......... .......... .......... .......... 37% 195M 8s Step #1: 848750K .......... .......... .......... .......... .......... 37% 148M 8s Step #1: 848800K .......... .......... .......... .......... .......... 37% 182M 8s Step #1: 848850K .......... .......... .......... .......... .......... 37% 209M 8s Step #1: 848900K .......... .......... .......... .......... .......... 37% 197M 8s Step #1: 848950K .......... .......... .......... .......... .......... 37% 173M 8s Step #1: 849000K .......... .......... .......... .......... .......... 37% 197M 8s Step #1: 849050K .......... .......... .......... .......... .......... 37% 190M 8s Step #1: 849100K .......... .......... .......... .......... .......... 37% 213M 8s Step #1: 849150K .......... .......... .......... .......... .......... 37% 169M 8s Step #1: 849200K .......... .......... .......... .......... .......... 37% 189M 8s Step #1: 849250K .......... .......... .......... .......... .......... 37% 188M 8s Step #1: 849300K .......... .......... .......... .......... .......... 37% 182M 8s Step #1: 849350K .......... .......... .......... .......... .......... 37% 162M 8s Step #1: 849400K .......... .......... .......... .......... .......... 37% 211M 8s Step #1: 849450K .......... .......... .......... .......... .......... 37% 195M 8s Step #1: 849500K .......... .......... .......... .......... .......... 37% 195M 8s Step #1: 849550K .......... .......... .......... .......... .......... 37% 174M 8s Step #1: 849600K .......... .......... .......... .......... .......... 37% 186M 8s Step #1: 849650K .......... .......... .......... .......... .......... 37% 215M 8s Step #1: 849700K .......... .......... .......... .......... .......... 37% 211M 8s Step #1: 849750K .......... .......... .......... .......... .......... 37% 176M 8s Step #1: 849800K .......... .......... .......... .......... .......... 37% 189M 8s Step #1: 849850K .......... .......... .......... .......... .......... 37% 69.4M 8s Step #1: 849900K .......... .......... .......... .......... .......... 37% 216M 8s Step #1: 849950K .......... .......... .......... .......... .......... 37% 186M 8s Step #1: 850000K .......... .......... .......... .......... .......... 37% 197M 8s Step #1: 850050K .......... .......... .......... .......... .......... 37% 188M 8s Step #1: 850100K .......... .......... .......... .......... .......... 37% 198M 8s Step #1: 850150K .......... .......... .......... .......... .......... 37% 162M 8s Step #1: 850200K .......... .......... .......... .......... .......... 37% 179M 8s Step #1: 850250K .......... .......... .......... .......... .......... 37% 199M 8s Step #1: 850300K .......... .......... .......... .......... .......... 37% 201M 8s Step #1: 850350K .......... .......... .......... .......... .......... 37% 157M 8s Step #1: 850400K .......... .......... .......... .......... .......... 37% 191M 8s Step #1: 850450K .......... .......... .......... .......... .......... 37% 203M 8s Step #1: 850500K .......... .......... .......... .......... .......... 37% 203M 8s Step #1: 850550K .......... .......... .......... .......... .......... 37% 183M 8s Step #1: 850600K .......... .......... .......... .......... .......... 37% 173M 8s Step #1: 850650K .......... .......... .......... .......... .......... 37% 186M 8s Step #1: 850700K .......... .......... .......... .......... .......... 37% 203M 8s Step #1: 850750K .......... .......... .......... .......... .......... 37% 172M 8s Step #1: 850800K .......... .......... .......... .......... .......... 37% 189M 8s Step #1: 850850K .......... .......... .......... .......... .......... 37% 170M 8s Step #1: 850900K .......... .......... .......... .......... .......... 37% 185M 8s Step #1: 850950K .......... .......... .......... .......... .......... 37% 179M 8s Step #1: 851000K .......... .......... .......... .......... .......... 37% 182M 8s Step #1: 851050K .......... .......... .......... .......... .......... 37% 185M 8s Step #1: 851100K .......... .......... .......... .......... .......... 37% 176M 8s Step #1: 851150K .......... .......... .......... .......... .......... 37% 172M 8s Step #1: 851200K .......... .......... .......... .......... .......... 37% 201M 8s Step #1: 851250K .......... .......... .......... .......... .......... 37% 207M 8s Step #1: 851300K .......... .......... .......... .......... .......... 37% 210M 8s Step #1: 851350K .......... .......... .......... .......... .......... 37% 187M 8s Step #1: 851400K .......... .......... .......... .......... .......... 37% 183M 8s Step #1: 851450K .......... .......... .......... .......... .......... 37% 181M 8s Step #1: 851500K .......... .......... .......... .......... .......... 37% 197M 8s Step #1: 851550K .......... .......... .......... .......... .......... 37% 168M 8s Step #1: 851600K .......... .......... .......... .......... .......... 37% 183M 8s Step #1: 851650K .......... .......... .......... .......... .......... 37% 176M 8s Step #1: 851700K .......... .......... .......... .......... .......... 37% 205M 8s Step #1: 851750K .......... .......... .......... .......... .......... 37% 179M 8s Step #1: 851800K .......... .......... .......... .......... .......... 37% 193M 8s Step #1: 851850K .......... .......... .......... .......... .......... 37% 205M 8s Step #1: 851900K .......... .......... .......... .......... .......... 37% 65.4M 8s Step #1: 851950K .......... .......... .......... .......... .......... 37% 180M 8s Step #1: 852000K .......... .......... .......... .......... .......... 37% 202M 8s Step #1: 852050K .......... .......... .......... .......... .......... 37% 195M 8s Step #1: 852100K .......... .......... .......... .......... .......... 37% 215M 8s Step #1: 852150K .......... .......... .......... .......... .......... 37% 178M 8s Step #1: 852200K .......... .......... .......... .......... .......... 37% 208M 8s Step #1: 852250K .......... .......... .......... .......... .......... 37% 197M 8s Step #1: 852300K .......... .......... .......... .......... .......... 37% 207M 8s Step #1: 852350K .......... .......... .......... .......... .......... 37% 164M 8s Step #1: 852400K .......... .......... .......... .......... .......... 37% 201M 8s Step #1: 852450K .......... .......... .......... .......... .......... 37% 200M 8s Step #1: 852500K .......... .......... .......... .......... .......... 37% 203M 8s Step #1: 852550K .......... .......... .......... .......... .......... 37% 166M 8s Step #1: 852600K .......... .......... .......... .......... .......... 37% 200M 8s Step #1: 852650K .......... .......... .......... .......... .......... 37% 188M 8s Step #1: 852700K .......... .......... .......... .......... .......... 37% 189M 8s Step #1: 852750K .......... .......... .......... .......... .......... 37% 175M 8s Step #1: 852800K .......... .......... .......... .......... .......... 37% 201M 8s Step #1: 852850K .......... .......... .......... .......... .......... 37% 186M 8s Step #1: 852900K .......... .......... .......... .......... .......... 37% 198M 8s Step #1: 852950K .......... .......... .......... .......... .......... 37% 175M 8s Step #1: 853000K .......... .......... .......... .......... .......... 37% 207M 8s Step #1: 853050K .......... .......... .......... .......... .......... 37% 199M 8s Step #1: 853100K .......... .......... .......... .......... .......... 37% 179M 8s Step #1: 853150K .......... .......... .......... .......... .......... 37% 157M 8s Step #1: 853200K .......... .......... .......... .......... .......... 37% 197M 8s Step #1: 853250K .......... .......... .......... .......... .......... 37% 210M 8s Step #1: 853300K .......... .......... .......... .......... .......... 37% 186M 8s Step #1: 853350K .......... .......... .......... .......... .......... 37% 184M 8s Step #1: 853400K .......... .......... .......... .......... .......... 37% 171M 8s Step #1: 853450K .......... .......... .......... .......... .......... 37% 207M 8s Step #1: 853500K .......... .......... .......... .......... .......... 37% 205M 8s Step #1: 853550K .......... .......... .......... .......... .......... 37% 179M 8s Step #1: 853600K .......... .......... .......... .......... .......... 37% 177M 8s Step #1: 853650K .......... .......... .......... .......... .......... 37% 186M 8s Step #1: 853700K .......... .......... .......... .......... .......... 37% 199M 8s Step #1: 853750K .......... .......... .......... .......... .......... 37% 185M 8s Step #1: 853800K .......... .......... .......... .......... .......... 37% 190M 8s Step #1: 853850K .......... .......... .......... .......... .......... 37% 198M 8s Step #1: 853900K .......... .......... .......... .......... .......... 37% 192M 8s Step #1: 853950K .......... .......... .......... .......... .......... 37% 64.0M 8s Step #1: 854000K .......... .......... .......... .......... .......... 37% 208M 8s Step #1: 854050K .......... .......... .......... .......... .......... 37% 205M 8s Step #1: 854100K .......... .......... .......... .......... .......... 37% 204M 8s Step #1: 854150K .......... .......... .......... .......... .......... 37% 181M 8s Step #1: 854200K .......... .......... .......... .......... .......... 37% 195M 8s Step #1: 854250K .......... .......... .......... .......... .......... 37% 213M 8s Step #1: 854300K .......... .......... .......... .......... .......... 37% 202M 8s Step #1: 854350K .......... .......... .......... .......... .......... 37% 159M 8s Step #1: 854400K .......... .......... .......... .......... .......... 37% 189M 8s Step #1: 854450K .......... .......... .......... .......... .......... 37% 185M 8s Step #1: 854500K .......... .......... .......... .......... .......... 37% 200M 8s Step #1: 854550K .......... .......... .......... .......... .......... 37% 158M 8s Step #1: 854600K .......... .......... .......... .......... .......... 37% 182M 8s Step #1: 854650K .......... .......... .......... .......... .......... 37% 205M 8s Step #1: 854700K .......... .......... .......... .......... .......... 37% 178M 8s Step #1: 854750K .......... .......... .......... .......... .......... 37% 175M 8s Step #1: 854800K .......... .......... .......... .......... .......... 37% 194M 8s Step #1: 854850K .......... .......... .......... .......... .......... 37% 208M 8s Step #1: 854900K .......... .......... .......... .......... .......... 37% 208M 8s Step #1: 854950K .......... .......... .......... .......... .......... 37% 170M 8s Step #1: 855000K .......... .......... .......... .......... .......... 37% 199M 8s Step #1: 855050K .......... .......... .......... .......... .......... 37% 199M 8s Step #1: 855100K .......... .......... .......... .......... .......... 37% 205M 8s Step #1: 855150K .......... .......... .......... .......... .......... 37% 147M 8s Step #1: 855200K .......... .......... .......... .......... .......... 37% 187M 8s Step #1: 855250K .......... .......... .......... .......... .......... 37% 199M 8s Step #1: 855300K .......... .......... .......... .......... .......... 37% 201M 8s Step #1: 855350K .......... .......... .......... .......... .......... 37% 181M 8s Step #1: 855400K .......... .......... .......... .......... .......... 37% 216M 8s Step #1: 855450K .......... .......... .......... .......... .......... 37% 189M 8s Step #1: 855500K .......... .......... .......... .......... .......... 37% 182M 8s Step #1: 855550K .......... .......... .......... .......... .......... 37% 176M 8s Step #1: 855600K .......... .......... .......... .......... .......... 37% 205M 8s Step #1: 855650K .......... .......... .......... .......... .......... 37% 192M 8s Step #1: 855700K .......... .......... .......... .......... .......... 37% 180M 8s Step #1: 855750K .......... .......... .......... .......... .......... 37% 202M 8s Step #1: 855800K .......... .......... .......... .......... .......... 37% 211M 8s Step #1: 855850K .......... .......... .......... .......... .......... 37% 202M 8s Step #1: 855900K .......... .......... .......... .......... .......... 37% 211M 8s Step #1: 855950K .......... .......... .......... .......... .......... 37% 63.5M 8s Step #1: 856000K .......... .......... .......... .......... .......... 37% 194M 8s Step #1: 856050K .......... .......... .......... .......... .......... 37% 170M 8s Step #1: 856100K .......... .......... .......... .......... .......... 38% 215M 8s Step #1: 856150K .......... .......... .......... .......... .......... 38% 175M 8s Step #1: 856200K .......... .......... .......... .......... .......... 38% 219M 8s Step #1: 856250K .......... .......... .......... .......... .......... 38% 171M 8s Step #1: 856300K .......... .......... .......... .......... .......... 38% 203M 8s Step #1: 856350K .......... .......... .......... .......... .......... 38% 166M 8s Step #1: 856400K .......... .......... .......... .......... .......... 38% 206M 8s Step #1: 856450K .......... .......... .......... .......... .......... 38% 203M 8s Step #1: 856500K .......... .......... .......... .......... .......... 38% 171M 8s Step #1: 856550K .......... .......... .......... .......... .......... 38% 177M 8s Step #1: 856600K .......... .......... .......... .......... .......... 38% 196M 8s Step #1: 856650K .......... .......... .......... .......... .......... 38% 210M 8s Step #1: 856700K .......... .......... .......... .......... .......... 38% 194M 8s Step #1: 856750K .......... .......... .......... .......... .......... 38% 167M 8s Step #1: 856800K .......... .......... .......... .......... .......... 38% 186M 8s Step #1: 856850K .......... .......... .......... .......... .......... 38% 202M 8s Step #1: 856900K .......... .......... .......... .......... .......... 38% 186M 8s Step #1: 856950K .......... .......... .......... .......... .......... 38% 176M 8s Step #1: 857000K .......... .......... .......... .......... .......... 38% 196M 8s Step #1: 857050K .......... .......... .......... .......... .......... 38% 196M 8s Step #1: 857100K .......... .......... .......... .......... .......... 38% 203M 8s Step #1: 857150K .......... .......... .......... .......... .......... 38% 161M 8s Step #1: 857200K .......... .......... .......... .......... .......... 38% 205M 8s Step #1: 857250K .......... .......... .......... .......... .......... 38% 185M 8s Step #1: 857300K .......... .......... .......... .......... .......... 38% 206M 8s Step #1: 857350K .......... .......... .......... .......... .......... 38% 176M 8s Step #1: 857400K .......... .......... .......... .......... .......... 38% 183M 8s Step #1: 857450K .......... .......... .......... .......... .......... 38% 191M 8s Step #1: 857500K .......... .......... .......... .......... .......... 38% 184M 8s Step #1: 857550K .......... .......... .......... .......... .......... 38% 178M 8s Step #1: 857600K .......... .......... .......... .......... .......... 38% 186M 8s Step #1: 857650K .......... .......... .......... .......... .......... 38% 205M 8s Step #1: 857700K .......... .......... .......... .......... .......... 38% 183M 8s Step #1: 857750K .......... .......... .......... .......... .......... 38% 185M 8s Step #1: 857800K .......... .......... .......... .......... .......... 38% 174M 8s Step #1: 857850K .......... .......... .......... .......... .......... 38% 201M 8s Step #1: 857900K .......... .......... .......... .......... .......... 38% 207M 8s Step #1: 857950K .......... .......... .......... .......... .......... 38% 175M 8s Step #1: 858000K .......... .......... .......... .......... .......... 38% 65.6M 8s Step #1: 858050K .......... .......... .......... .......... .......... 38% 198M 8s Step #1: 858100K .......... .......... .......... .......... .......... 38% 204M 8s Step #1: 858150K .......... .......... .......... .......... .......... 38% 179M 8s Step #1: 858200K .......... .......... .......... .......... .......... 38% 206M 8s Step #1: 858250K .......... .......... .......... .......... .......... 38% 216M 8s Step #1: 858300K .......... .......... .......... .......... .......... 38% 208M 8s Step #1: 858350K .......... .......... .......... .......... .......... 38% 175M 8s Step #1: 858400K .......... .......... .......... .......... .......... 38% 207M 8s Step #1: 858450K .......... .......... .......... .......... .......... 38% 201M 8s Step #1: 858500K .......... .......... .......... .......... .......... 38% 183M 8s Step #1: 858550K .......... .......... .......... .......... .......... 38% 169M 8s Step #1: 858600K .......... .......... .......... .......... .......... 38% 203M 8s Step #1: 858650K .......... .......... .......... .......... .......... 38% 187M 8s Step #1: 858700K .......... .......... .......... .......... .......... 38% 202M 8s Step #1: 858750K .......... .......... .......... .......... .......... 38% 139M 8s Step #1: 858800K .......... .......... .......... .......... .......... 38% 154M 8s Step #1: 858850K .......... .......... .......... .......... .......... 38% 183M 8s Step #1: 858900K .......... .......... .......... .......... .......... 38% 181M 8s Step #1: 858950K .......... .......... .......... .......... .......... 38% 173M 8s Step #1: 859000K .......... .......... .......... .......... .......... 38% 198M 8s Step #1: 859050K .......... .......... .......... .......... .......... 38% 186M 8s Step #1: 859100K .......... .......... .......... .......... .......... 38% 200M 8s Step #1: 859150K .......... .......... .......... .......... .......... 38% 168M 8s Step #1: 859200K .......... .......... .......... .......... .......... 38% 205M 8s Step #1: 859250K .......... .......... .......... .......... .......... 38% 170M 8s Step #1: 859300K .......... .......... .......... .......... .......... 38% 171M 8s Step #1: 859350K .......... .......... .......... .......... .......... 38% 147M 8s Step #1: 859400K .......... .......... .......... .......... .......... 38% 171M 8s Step #1: 859450K .......... .......... .......... .......... .......... 38% 145M 8s Step #1: 859500K .......... .......... .......... .......... .......... 38% 170M 8s Step #1: 859550K .......... .......... .......... .......... .......... 38% 138M 8s Step #1: 859600K .......... .......... .......... .......... .......... 38% 160M 8s Step #1: 859650K .......... .......... .......... .......... .......... 38% 203M 8s Step #1: 859700K .......... .......... .......... .......... .......... 38% 208M 8s Step #1: 859750K .......... .......... .......... .......... .......... 38% 173M 8s Step #1: 859800K .......... .......... .......... .......... .......... 38% 176M 8s Step #1: 859850K .......... .......... .......... .......... .......... 38% 186M 8s Step #1: 859900K .......... .......... .......... .......... .......... 38% 196M 8s Step #1: 859950K .......... .......... .......... .......... .......... 38% 169M 8s Step #1: 860000K .......... .......... .......... .......... .......... 38% 187M 8s Step #1: 860050K .......... .......... .......... .......... .......... 38% 63.4M 8s Step #1: 860100K .......... .......... .......... .......... .......... 38% 202M 8s Step #1: 860150K .......... .......... .......... .......... .......... 38% 197M 8s Step #1: 860200K .......... .......... .......... .......... .......... 38% 193M 8s Step #1: 860250K .......... .......... .......... .......... .......... 38% 209M 8s Step #1: 860300K .......... .......... .......... .......... .......... 38% 195M 8s Step #1: 860350K .......... .......... .......... .......... .......... 38% 166M 8s Step #1: 860400K .......... .......... .......... .......... .......... 38% 190M 8s Step #1: 860450K .......... .......... .......... .......... .......... 38% 213M 8s Step #1: 860500K .......... .......... .......... .......... .......... 38% 207M 8s Step #1: 860550K .......... .......... .......... .......... .......... 38% 174M 8s Step #1: 860600K .......... .......... .......... .......... .......... 38% 191M 8s Step #1: 860650K .......... .......... .......... .......... .......... 38% 205M 8s Step #1: 860700K .......... .......... .......... .......... .......... 38% 197M 8s Step #1: 860750K .......... .......... .......... .......... .......... 38% 167M 8s Step #1: 860800K .......... .......... .......... .......... .......... 38% 205M 8s Step #1: 860850K .......... .......... .......... .......... .......... 38% 187M 8s Step #1: 860900K .......... .......... .......... .......... .......... 38% 223M 8s Step #1: 860950K .......... .......... .......... .......... .......... 38% 184M 8s Step #1: 861000K .......... .......... .......... .......... .......... 38% 200M 8s Step #1: 861050K .......... .......... .......... .......... .......... 38% 192M 8s Step #1: 861100K .......... .......... .......... .......... .......... 38% 169M 8s Step #1: 861150K .......... .......... .......... .......... .......... 38% 168M 8s Step #1: 861200K .......... .......... .......... .......... .......... 38% 199M 8s Step #1: 861250K .......... .......... .......... .......... .......... 38% 183M 8s Step #1: 861300K .......... .......... .......... .......... .......... 38% 211M 8s Step #1: 861350K .......... .......... .......... .......... .......... 38% 176M 8s Step #1: 861400K .......... .......... .......... .......... .......... 38% 200M 8s Step #1: 861450K .......... .......... .......... .......... .......... 38% 187M 8s Step #1: 861500K .......... .......... .......... .......... .......... 38% 201M 8s Step #1: 861550K .......... .......... .......... .......... .......... 38% 175M 8s Step #1: 861600K .......... .......... .......... .......... .......... 38% 198M 8s Step #1: 861650K .......... .......... .......... .......... .......... 38% 185M 8s Step #1: 861700K .......... .......... .......... .......... .......... 38% 191M 8s Step #1: 861750K .......... .......... .......... .......... .......... 38% 182M 8s Step #1: 861800K .......... .......... .......... .......... .......... 38% 195M 8s Step #1: 861850K .......... .......... .......... .......... .......... 38% 187M 8s Step #1: 861900K .......... .......... .......... .......... .......... 38% 207M 8s Step #1: 861950K .......... .......... .......... .......... .......... 38% 166M 8s Step #1: 862000K .......... .......... .......... .......... .......... 38% 194M 8s Step #1: 862050K .......... .......... .......... .......... .......... 38% 194M 8s Step #1: 862100K .......... .......... .......... .......... .......... 38% 68.0M 8s Step #1: 862150K .......... .......... .......... .......... .......... 38% 192M 8s Step #1: 862200K .......... .......... .......... .......... .......... 38% 223M 8s Step #1: 862250K .......... .......... .......... .......... .......... 38% 210M 8s Step #1: 862300K .......... .......... .......... .......... .......... 38% 194M 8s Step #1: 862350K .......... .......... .......... .......... .......... 38% 173M 8s Step #1: 862400K .......... .......... .......... .......... .......... 38% 170M 8s Step #1: 862450K .......... .......... .......... .......... .......... 38% 200M 8s Step #1: 862500K .......... .......... .......... .......... .......... 38% 190M 8s Step #1: 862550K .......... .......... .......... .......... .......... 38% 178M 8s Step #1: 862600K .......... .......... .......... .......... .......... 38% 205M 8s Step #1: 862650K .......... .......... .......... .......... .......... 38% 184M 8s Step #1: 862700K .......... .......... .......... .......... .......... 38% 197M 8s Step #1: 862750K .......... .......... .......... .......... .......... 38% 166M 8s Step #1: 862800K .......... .......... .......... .......... .......... 38% 213M 8s Step #1: 862850K .......... .......... .......... .......... .......... 38% 191M 8s Step #1: 862900K .......... .......... .......... .......... .......... 38% 197M 8s Step #1: 862950K .......... .......... .......... .......... .......... 38% 175M 8s Step #1: 863000K .......... .......... .......... .......... .......... 38% 200M 8s Step #1: 863050K .......... .......... .......... .......... .......... 38% 210M 8s Step #1: 863100K .......... .......... .......... .......... .......... 38% 190M 8s Step #1: 863150K .......... .......... .......... .......... .......... 38% 154M 8s Step #1: 863200K .......... .......... .......... .......... .......... 38% 207M 8s Step #1: 863250K .......... .......... .......... .......... .......... 38% 206M 8s Step #1: 863300K .......... .......... .......... .......... .......... 38% 185M 8s Step #1: 863350K .......... .......... .......... .......... .......... 38% 163M 8s Step #1: 863400K .......... .......... .......... .......... .......... 38% 173M 8s Step #1: 863450K .......... .......... .......... .......... .......... 38% 204M 8s Step #1: 863500K .......... .......... .......... .......... .......... 38% 209M 8s Step #1: 863550K .......... .......... .......... .......... .......... 38% 150M 8s Step #1: 863600K .......... .......... .......... .......... .......... 38% 190M 8s Step #1: 863650K .......... .......... .......... .......... .......... 38% 191M 8s Step #1: 863700K .......... .......... .......... .......... .......... 38% 193M 8s Step #1: 863750K .......... .......... .......... .......... .......... 38% 178M 8s Step #1: 863800K .......... .......... .......... .......... .......... 38% 210M 8s Step #1: 863850K .......... .......... .......... .......... .......... 38% 180M 8s Step #1: 863900K .......... .......... .......... .......... .......... 38% 172M 8s Step #1: 863950K .......... .......... .......... .......... .......... 38% 177M 8s Step #1: 864000K .......... .......... .......... .......... .......... 38% 209M 8s Step #1: 864050K .......... .......... .......... .......... .......... 38% 187M 8s Step #1: 864100K .......... .......... .......... .......... .......... 38% 197M 8s Step #1: 864150K .......... .......... .......... .......... .......... 38% 61.1M 8s Step #1: 864200K .......... .......... .......... .......... .......... 38% 181M 8s Step #1: 864250K .......... .......... .......... .......... .......... 38% 225M 8s Step #1: 864300K .......... .......... .......... .......... .......... 38% 221M 8s Step #1: 864350K .......... .......... .......... .......... .......... 38% 125M 8s Step #1: 864400K .......... .......... .......... .......... .......... 38% 170M 8s Step #1: 864450K .......... .......... .......... .......... .......... 38% 211M 8s Step #1: 864500K .......... .......... .......... .......... .......... 38% 198M 8s Step #1: 864550K .......... .......... .......... .......... .......... 38% 165M 8s Step #1: 864600K .......... .......... .......... .......... .......... 38% 199M 8s Step #1: 864650K .......... .......... .......... .......... .......... 38% 193M 8s Step #1: 864700K .......... .......... .......... .......... .......... 38% 192M 8s Step #1: 864750K .......... .......... .......... .......... .......... 38% 148M 8s Step #1: 864800K .......... .......... .......... .......... .......... 38% 193M 8s Step #1: 864850K .......... .......... .......... .......... .......... 38% 179M 8s Step #1: 864900K .......... .......... .......... .......... .......... 38% 194M 8s Step #1: 864950K .......... .......... .......... .......... .......... 38% 179M 8s Step #1: 865000K .......... .......... .......... .......... .......... 38% 204M 8s Step #1: 865050K .......... .......... .......... .......... .......... 38% 210M 8s Step #1: 865100K .......... .......... .......... .......... .......... 38% 206M 8s Step #1: 865150K .......... .......... .......... .......... .......... 38% 162M 8s Step #1: 865200K .......... .......... .......... .......... .......... 38% 187M 8s Step #1: 865250K .......... .......... .......... .......... .......... 38% 202M 8s Step #1: 865300K .......... .......... .......... .......... .......... 38% 204M 8s Step #1: 865350K .......... .......... .......... .......... .......... 38% 186M 8s Step #1: 865400K .......... .......... .......... .......... .......... 38% 183M 8s Step #1: 865450K .......... .......... .......... .......... .......... 38% 185M 8s Step #1: 865500K .......... .......... .......... .......... .......... 38% 206M 8s Step #1: 865550K .......... .......... .......... .......... .......... 38% 176M 8s Step #1: 865600K .......... .......... .......... .......... .......... 38% 189M 8s Step #1: 865650K .......... .......... .......... .......... .......... 38% 195M 8s Step #1: 865700K .......... .......... .......... .......... .......... 38% 175M 8s Step #1: 865750K .......... .......... .......... .......... .......... 38% 171M 8s Step #1: 865800K .......... .......... .......... .......... .......... 38% 211M 8s Step #1: 865850K .......... .......... .......... .......... .......... 38% 213M 8s Step #1: 865900K .......... .......... .......... .......... .......... 38% 127M 8s Step #1: 865950K .......... .......... .......... .......... .......... 38% 175M 8s Step #1: 866000K .......... .......... .......... .......... .......... 38% 205M 8s Step #1: 866050K .......... .......... .......... .......... .......... 38% 192M 8s Step #1: 866100K .......... .......... .......... .......... .......... 38% 176M 8s Step #1: 866150K .......... .......... .......... .......... .......... 38% 170M 8s Step #1: 866200K .......... .......... .......... .......... .......... 38% 179M 8s Step #1: 866250K .......... .......... .......... .......... .......... 38% 205M 8s Step #1: 866300K .......... .......... .......... .......... .......... 38% 183M 8s Step #1: 866350K .......... .......... .......... .......... .......... 38% 161M 8s Step #1: 866400K .......... .......... .......... .......... .......... 38% 187M 8s Step #1: 866450K .......... .......... .......... .......... .......... 38% 203M 8s Step #1: 866500K .......... .......... .......... .......... .......... 38% 79.3M 8s Step #1: 866550K .......... .......... .......... .......... .......... 38% 161M 8s Step #1: 866600K .......... .......... .......... .......... .......... 38% 137M 8s Step #1: 866650K .......... .......... .......... .......... .......... 38% 170M 8s Step #1: 866700K .......... .......... .......... .......... .......... 38% 185M 8s Step #1: 866750K .......... .......... .......... .......... .......... 38% 146M 8s Step #1: 866800K .......... .......... .......... .......... .......... 38% 199M 8s Step #1: 866850K .......... .......... .......... .......... .......... 38% 188M 8s Step #1: 866900K .......... .......... .......... .......... .......... 38% 199M 8s Step #1: 866950K .......... .......... .......... .......... .......... 38% 100M 8s Step #1: 867000K .......... .......... .......... .......... .......... 38% 176M 8s Step #1: 867050K .......... .......... .......... .......... .......... 38% 208M 8s Step #1: 867100K .......... .......... .......... .......... .......... 38% 175M 8s Step #1: 867150K .......... .......... .......... .......... .......... 38% 157M 8s Step #1: 867200K .......... .......... .......... .......... .......... 38% 177M 8s Step #1: 867250K .......... .......... .......... .......... .......... 38% 212M 8s Step #1: 867300K .......... .......... .......... .......... .......... 38% 200M 8s Step #1: 867350K .......... .......... .......... .......... .......... 38% 190M 8s Step #1: 867400K .......... .......... .......... .......... .......... 38% 196M 8s Step #1: 867450K .......... .......... .......... .......... .......... 38% 203M 8s Step #1: 867500K .......... .......... .......... .......... .......... 38% 187M 8s Step #1: 867550K .......... .......... .......... .......... .......... 38% 167M 8s Step #1: 867600K .......... .......... .......... .......... .......... 38% 206M 8s Step #1: 867650K .......... .......... .......... .......... .......... 38% 200M 8s Step #1: 867700K .......... .......... .......... .......... .......... 38% 188M 8s Step #1: 867750K .......... .......... .......... .......... .......... 38% 156M 8s Step #1: 867800K .......... .......... .......... .......... .......... 38% 124M 8s Step #1: 867850K .......... .......... .......... .......... .......... 38% 155M 8s Step #1: 867900K .......... .......... .......... .......... .......... 38% 198M 8s Step #1: 867950K .......... .......... .......... .......... .......... 38% 186M 8s Step #1: 868000K .......... .......... .......... .......... .......... 38% 183M 8s Step #1: 868050K .......... .......... .......... .......... .......... 38% 189M 8s Step #1: 868100K .......... .......... .......... .......... .......... 38% 195M 8s Step #1: 868150K .......... .......... .......... .......... .......... 38% 170M 8s Step #1: 868200K .......... .......... .......... .......... .......... 38% 200M 8s Step #1: 868250K .......... .......... .......... .......... .......... 38% 182M 8s Step #1: 868300K .......... .......... .......... .......... .......... 38% 214M 8s Step #1: 868350K .......... .......... .......... .......... .......... 38% 168M 8s Step #1: 868400K .......... .......... .......... .......... .......... 38% 131M 8s Step #1: 868450K .......... .......... .......... .......... .......... 38% 191M 8s Step #1: 868500K .......... .......... .......... .......... .......... 38% 182M 8s Step #1: 868550K .......... .......... .......... .......... .......... 38% 190M 8s Step #1: 868600K .......... .......... .......... .......... .......... 38% 181M 8s Step #1: 868650K .......... .......... .......... .......... .......... 38% 202M 8s Step #1: 868700K .......... .......... .......... .......... .......... 38% 191M 8s Step #1: 868750K .......... .......... .......... .......... .......... 38% 179M 8s Step #1: 868800K .......... .......... .......... .......... .......... 38% 189M 8s Step #1: 868850K .......... .......... .......... .......... .......... 38% 193M 8s Step #1: 868900K .......... .......... .......... .......... .......... 38% 186M 8s Step #1: 868950K .......... .......... .......... .......... .......... 38% 182M 8s Step #1: 869000K .......... .......... .......... .......... .......... 38% 194M 8s Step #1: 869050K .......... .......... .......... .......... .......... 38% 198M 8s Step #1: 869100K .......... .......... .......... .......... .......... 38% 182M 8s Step #1: 869150K .......... .......... .......... .......... .......... 38% 62.1M 8s Step #1: 869200K .......... .......... .......... .......... .......... 38% 205M 8s Step #1: 869250K .......... .......... .......... .......... .......... 38% 183M 8s Step #1: 869300K .......... .......... .......... .......... .......... 38% 170M 8s Step #1: 869350K .......... .......... .......... .......... .......... 38% 170M 8s Step #1: 869400K .......... .......... .......... .......... .......... 38% 204M 8s Step #1: 869450K .......... .......... .......... .......... .......... 38% 200M 8s Step #1: 869500K .......... .......... .......... .......... .......... 38% 207M 8s Step #1: 869550K .......... .......... .......... .......... .......... 38% 163M 8s Step #1: 869600K .......... .......... .......... .......... .......... 38% 208M 8s Step #1: 869650K .......... .......... .......... .......... .......... 38% 186M 8s Step #1: 869700K .......... .......... .......... .......... .......... 38% 184M 8s Step #1: 869750K .......... .......... .......... .......... .......... 38% 180M 8s Step #1: 869800K .......... .......... .......... .......... .......... 38% 194M 8s Step #1: 869850K .......... .......... .......... .......... .......... 38% 173M 8s Step #1: 869900K .......... .......... .......... .......... .......... 38% 193M 8s Step #1: 869950K .......... .......... .......... .......... .......... 38% 64.3M 8s Step #1: 870000K .......... .......... .......... .......... .......... 38% 226M 8s Step #1: 870050K .......... .......... .......... .......... .......... 38% 189M 8s Step #1: 870100K .......... .......... .......... .......... .......... 38% 196M 8s Step #1: 870150K .......... .......... .......... .......... .......... 38% 168M 8s Step #1: 870200K .......... .......... .......... .......... .......... 38% 215M 8s Step #1: 870250K .......... .......... .......... .......... .......... 38% 214M 8s Step #1: 870300K .......... .......... .......... .......... .......... 38% 199M 8s Step #1: 870350K .......... .......... .......... .......... .......... 38% 179M 8s Step #1: 870400K .......... .......... .......... .......... .......... 38% 196M 8s Step #1: 870450K .......... .......... .......... .......... .......... 38% 198M 8s Step #1: 870500K .......... .......... .......... .......... .......... 38% 210M 8s Step #1: 870550K .......... .......... .......... .......... .......... 38% 176M 8s Step #1: 870600K .......... .......... .......... .......... .......... 38% 185M 8s Step #1: 870650K .......... .......... .......... .......... .......... 38% 209M 8s Step #1: 870700K .......... .......... .......... .......... .......... 38% 192M 8s Step #1: 870750K .......... .......... .......... .......... .......... 38% 66.5M 8s Step #1: 870800K .......... .......... .......... .......... .......... 38% 195M 8s Step #1: 870850K .......... .......... .......... .......... .......... 38% 216M 8s Step #1: 870900K .......... .......... .......... .......... .......... 38% 228M 8s Step #1: 870950K .......... .......... .......... .......... .......... 38% 200M 8s Step #1: 871000K .......... .......... .......... .......... .......... 38% 225M 8s Step #1: 871050K .......... .......... .......... .......... .......... 38% 205M 8s Step #1: 871100K .......... .......... .......... .......... .......... 38% 204M 8s Step #1: 871150K .......... .......... .......... .......... .......... 38% 166M 8s Step #1: 871200K .......... .......... .......... .......... .......... 38% 199M 8s Step #1: 871250K .......... .......... .......... .......... .......... 38% 208M 8s Step #1: 871300K .......... .......... .......... .......... .......... 38% 198M 8s Step #1: 871350K .......... .......... .......... .......... .......... 38% 168M 8s Step #1: 871400K .......... .......... .......... .......... .......... 38% 190M 8s Step #1: 871450K .......... .......... .......... .......... .......... 38% 205M 8s Step #1: 871500K .......... .......... .......... .......... .......... 38% 70.6M 8s Step #1: 871550K .......... .......... .......... .......... .......... 38% 184M 8s Step #1: 871600K .......... .......... .......... .......... .......... 38% 212M 8s Step #1: 871650K .......... .......... .......... .......... .......... 38% 232M 8s Step #1: 871700K .......... .......... .......... .......... .......... 38% 221M 8s Step #1: 871750K .......... .......... .......... .......... .......... 38% 189M 8s Step #1: 871800K .......... .......... .......... .......... .......... 38% 209M 8s Step #1: 871850K .......... .......... .......... .......... .......... 38% 200M 8s Step #1: 871900K .......... .......... .......... .......... .......... 38% 236M 8s Step #1: 871950K .......... .......... .......... .......... .......... 38% 210M 8s Step #1: 872000K .......... .......... .......... .......... .......... 38% 204M 8s Step #1: 872050K .......... .......... .......... .......... .......... 38% 221M 8s Step #1: 872100K .......... .......... .......... .......... .......... 38% 188M 8s Step #1: 872150K .......... .......... .......... .......... .......... 38% 179M 8s Step #1: 872200K .......... .......... .......... .......... .......... 38% 193M 8s Step #1: 872250K .......... .......... .......... .......... .......... 38% 209M 8s Step #1: 872300K .......... .......... .......... .......... .......... 38% 190M 8s Step #1: 872350K .......... .......... .......... .......... .......... 38% 163M 8s Step #1: 872400K .......... .......... .......... .......... .......... 38% 200M 8s Step #1: 872450K .......... .......... .......... .......... .......... 38% 199M 8s Step #1: 872500K .......... .......... .......... .......... .......... 38% 213M 8s Step #1: 872550K .......... .......... .......... .......... .......... 38% 194M 8s Step #1: 872600K .......... .......... .......... .......... .......... 38% 165M 8s Step #1: 872650K .......... .......... .......... .......... .......... 38% 218M 8s Step #1: 872700K .......... .......... .......... .......... .......... 38% 203M 8s Step #1: 872750K .......... .......... .......... .......... .......... 38% 172M 8s Step #1: 872800K .......... .......... .......... .......... .......... 38% 169M 8s Step #1: 872850K .......... .......... .......... .......... .......... 38% 183M 8s Step #1: 872900K .......... .......... .......... .......... .......... 38% 207M 8s Step #1: 872950K .......... .......... .......... .......... .......... 38% 173M 8s Step #1: 873000K .......... .......... .......... .......... .......... 38% 181M 8s Step #1: 873050K .......... .......... .......... .......... .......... 38% 206M 8s Step #1: 873100K .......... .......... .......... .......... .......... 38% 196M 8s Step #1: 873150K .......... .......... .......... .......... .......... 38% 154M 8s Step #1: 873200K .......... .......... .......... .......... .......... 38% 211M 8s Step #1: 873250K .......... .......... .......... .......... .......... 38% 209M 8s Step #1: 873300K .......... .......... .......... .......... .......... 38% 226M 8s Step #1: 873350K .......... .......... .......... .......... .......... 38% 155M 8s Step #1: 873400K .......... .......... .......... .......... .......... 38% 189M 8s Step #1: 873450K .......... .......... .......... .......... .......... 38% 203M 8s Step #1: 873500K .......... .......... .......... .......... .......... 38% 205M 8s Step #1: 873550K .......... .......... .......... .......... .......... 38% 63.4M 8s Step #1: 873600K .......... .......... .......... .......... .......... 38% 204M 8s Step #1: 873650K .......... .......... .......... .......... .......... 38% 209M 8s Step #1: 873700K .......... .......... .......... .......... .......... 38% 217M 8s Step #1: 873750K .......... .......... .......... .......... .......... 38% 184M 8s Step #1: 873800K .......... .......... .......... .......... .......... 38% 214M 8s Step #1: 873850K .......... .......... .......... .......... .......... 38% 212M 8s Step #1: 873900K .......... .......... .......... .......... .......... 38% 202M 8s Step #1: 873950K .......... .......... .......... .......... .......... 38% 172M 8s Step #1: 874000K .......... .......... .......... .......... .......... 38% 209M 8s Step #1: 874050K .......... .......... .......... .......... .......... 38% 213M 8s Step #1: 874100K .......... .......... .......... .......... .......... 38% 211M 8s Step #1: 874150K .......... .......... .......... .......... .......... 38% 175M 8s Step #1: 874200K .......... .......... .......... .......... .......... 38% 201M 8s Step #1: 874250K .......... .......... .......... .......... .......... 38% 197M 8s Step #1: 874300K .......... .......... .......... .......... .......... 38% 184M 8s Step #1: 874350K .......... .......... .......... .......... .......... 38% 168M 8s Step #1: 874400K .......... .......... .......... .......... .......... 38% 193M 8s Step #1: 874450K .......... .......... .......... .......... .......... 38% 198M 8s Step #1: 874500K .......... .......... .......... .......... .......... 38% 199M 8s Step #1: 874550K .......... .......... .......... .......... .......... 38% 171M 8s Step #1: 874600K .......... .......... .......... .......... .......... 38% 206M 8s Step #1: 874650K .......... .......... .......... .......... .......... 38% 166M 8s Step #1: 874700K .......... .......... .......... .......... .......... 38% 191M 8s Step #1: 874750K .......... .......... .......... .......... .......... 38% 164M 8s Step #1: 874800K .......... .......... .......... .......... .......... 38% 187M 8s Step #1: 874850K .......... .......... .......... .......... .......... 38% 195M 8s Step #1: 874900K .......... .......... .......... .......... .......... 38% 164M 8s Step #1: 874950K .......... .......... .......... .......... .......... 38% 183M 8s Step #1: 875000K .......... .......... .......... .......... .......... 38% 192M 8s Step #1: 875050K .......... .......... .......... .......... .......... 38% 197M 8s Step #1: 875100K .......... .......... .......... .......... .......... 38% 199M 8s Step #1: 875150K .......... .......... .......... .......... .......... 38% 183M 8s Step #1: 875200K .......... .......... .......... .......... .......... 38% 172M 8s Step #1: 875250K .......... .......... .......... .......... .......... 38% 207M 8s Step #1: 875300K .......... .......... .......... .......... .......... 38% 209M 8s Step #1: 875350K .......... .......... .......... .......... .......... 38% 185M 8s Step #1: 875400K .......... .......... .......... .......... .......... 38% 209M 8s Step #1: 875450K .......... .......... .......... .......... .......... 38% 148M 8s Step #1: 875500K .......... .......... .......... .......... .......... 38% 211M 8s Step #1: 875550K .......... .......... .......... .......... .......... 38% 175M 8s Step #1: 875600K .......... .......... .......... .......... .......... 38% 202M 8s Step #1: 875650K .......... .......... .......... .......... .......... 38% 212M 8s Step #1: 875700K .......... .......... .......... .......... .......... 38% 193M 8s Step #1: 875750K .......... .......... .......... .......... .......... 38% 170M 8s Step #1: 875800K .......... .......... .......... .......... .......... 38% 189M 8s Step #1: 875850K .......... .......... .......... .......... .......... 38% 210M 8s Step #1: 875900K .......... .......... .......... .......... .......... 38% 190M 8s Step #1: 875950K .......... .......... .......... .......... .......... 38% 158M 8s Step #1: 876000K .......... .......... .......... .......... .......... 38% 202M 8s Step #1: 876050K .......... .......... .......... .......... .......... 38% 207M 8s Step #1: 876100K .......... .......... .......... .......... .......... 38% 211M 8s Step #1: 876150K .......... .......... .......... .......... .......... 38% 192M 8s Step #1: 876200K .......... .......... .......... .......... .......... 38% 181M 8s Step #1: 876250K .......... .......... .......... .......... .......... 38% 224M 8s Step #1: 876300K .......... .......... .......... .......... .......... 38% 234M 8s Step #1: 876350K .......... .......... .......... .......... .......... 38% 66.5M 8s Step #1: 876400K .......... .......... .......... .......... .......... 38% 218M 8s Step #1: 876450K .......... .......... .......... .......... .......... 38% 168M 8s Step #1: 876500K .......... .......... .......... .......... .......... 38% 205M 8s Step #1: 876550K .......... .......... .......... .......... .......... 38% 180M 8s Step #1: 876600K .......... .......... .......... .......... .......... 38% 175M 8s Step #1: 876650K .......... .......... .......... .......... .......... 38% 207M 8s Step #1: 876700K .......... .......... .......... .......... .......... 38% 193M 8s Step #1: 876750K .......... .......... .......... .......... .......... 38% 163M 8s Step #1: 876800K .......... .......... .......... .......... .......... 38% 185M 8s Step #1: 876850K .......... .......... .......... .......... .......... 38% 190M 8s Step #1: 876900K .......... .......... .......... .......... .......... 38% 197M 8s Step #1: 876950K .......... .......... .......... .......... .......... 38% 191M 8s Step #1: 877000K .......... .......... .......... .......... .......... 38% 180M 8s Step #1: 877050K .......... .......... .......... .......... .......... 38% 184M 8s Step #1: 877100K .......... .......... .......... .......... .......... 38% 203M 8s Step #1: 877150K .......... .......... .......... .......... .......... 38% 155M 8s Step #1: 877200K .......... .......... .......... .......... .......... 38% 181M 8s Step #1: 877250K .......... .......... .......... .......... .......... 38% 207M 8s Step #1: 877300K .......... .......... .......... .......... .......... 38% 188M 8s Step #1: 877350K .......... .......... .......... .......... .......... 38% 181M 8s Step #1: 877400K .......... .......... .......... .......... .......... 38% 197M 8s Step #1: 877450K .......... .......... .......... .......... .......... 38% 190M 8s Step #1: 877500K .......... .......... .......... .......... .......... 38% 189M 8s Step #1: 877550K .......... .......... .......... .......... .......... 38% 172M 8s Step #1: 877600K .......... .......... .......... .......... .......... 38% 195M 8s Step #1: 877650K .......... .......... .......... .......... .......... 38% 190M 8s Step #1: 877700K .......... .......... .......... .......... .......... 38% 200M 8s Step #1: 877750K .......... .......... .......... .......... .......... 38% 172M 8s Step #1: 877800K .......... .......... .......... .......... .......... 38% 194M 8s Step #1: 877850K .......... .......... .......... .......... .......... 38% 201M 8s Step #1: 877900K .......... .......... .......... .......... .......... 38% 203M 8s Step #1: 877950K .......... .......... .......... .......... .......... 38% 170M 8s Step #1: 878000K .......... .......... .......... .......... .......... 38% 179M 8s Step #1: 878050K .......... .......... .......... .......... .......... 38% 191M 8s Step #1: 878100K .......... .......... .......... .......... .......... 38% 187M 8s Step #1: 878150K .......... .......... .......... .......... .......... 38% 173M 8s Step #1: 878200K .......... .......... .......... .......... .......... 38% 217M 8s Step #1: 878250K .......... .......... .......... .......... .......... 38% 187M 8s Step #1: 878300K .......... .......... .......... .......... .......... 38% 137M 8s Step #1: 878350K .......... .......... .......... .......... .......... 38% 145M 8s Step #1: 878400K .......... .......... .......... .......... .......... 38% 151M 8s Step #1: 878450K .......... .......... .......... .......... .......... 38% 206M 8s Step #1: 878500K .......... .......... .......... .......... .......... 38% 170M 8s Step #1: 878550K .......... .......... .......... .......... .......... 38% 160M 8s Step #1: 878600K .......... .......... .......... .......... .......... 39% 187M 8s Step #1: 878650K .......... .......... .......... .......... .......... 39% 194M 8s Step #1: 878700K .......... .......... .......... .......... .......... 39% 205M 8s Step #1: 878750K .......... .......... .......... .......... .......... 39% 148M 8s Step #1: 878800K .......... .......... .......... .......... .......... 39% 214M 8s Step #1: 878850K .......... .......... .......... .......... .......... 39% 198M 8s Step #1: 878900K .......... .......... .......... .......... .......... 39% 208M 8s Step #1: 878950K .......... .......... .......... .......... .......... 39% 169M 8s Step #1: 879000K .......... .......... .......... .......... .......... 39% 201M 8s Step #1: 879050K .......... .......... .......... .......... .......... 39% 210M 8s Step #1: 879100K .......... .......... .......... .......... .......... 39% 176M 8s Step #1: 879150K .......... .......... .......... .......... .......... 39% 145M 8s Step #1: 879200K .......... .......... .......... .......... .......... 39% 198M 8s Step #1: 879250K .......... .......... .......... .......... .......... 39% 175M 8s Step #1: 879300K .......... .......... .......... .......... .......... 39% 206M 8s Step #1: 879350K .......... .......... .......... .......... .......... 39% 155M 8s Step #1: 879400K .......... .......... .......... .......... .......... 39% 205M 8s Step #1: 879450K .......... .......... .......... .......... .......... 39% 201M 8s Step #1: 879500K .......... .......... .......... .......... .......... 39% 179M 8s Step #1: 879550K .......... .......... .......... .......... .......... 39% 149M 8s Step #1: 879600K .......... .......... .......... .......... .......... 39% 220M 8s Step #1: 879650K .......... .......... .......... .......... .......... 39% 239M 8s Step #1: 879700K .......... .......... .......... .......... .......... 39% 226M 8s Step #1: 879750K .......... .......... .......... .......... .......... 39% 189M 8s Step #1: 879800K .......... .......... .......... .......... .......... 39% 183M 8s Step #1: 879850K .......... .......... .......... .......... .......... 39% 212M 8s Step #1: 879900K .......... .......... .......... .......... .......... 39% 186M 8s Step #1: 879950K .......... .......... .......... .......... .......... 39% 177M 8s Step #1: 880000K .......... .......... .......... .......... .......... 39% 209M 8s Step #1: 880050K .......... .......... .......... .......... .......... 39% 172M 8s Step #1: 880100K .......... .......... .......... .......... .......... 39% 181M 8s Step #1: 880150K .......... .......... .......... .......... .......... 39% 179M 8s Step #1: 880200K .......... .......... .......... .......... .......... 39% 209M 8s Step #1: 880250K .......... .......... .......... .......... .......... 39% 193M 8s Step #1: 880300K .......... .......... .......... .......... .......... 39% 177M 8s Step #1: 880350K .......... .......... .......... .......... .......... 39% 154M 8s Step #1: 880400K .......... .......... .......... .......... .......... 39% 191M 8s Step #1: 880450K .......... .......... .......... .......... .......... 39% 198M 8s Step #1: 880500K .......... .......... .......... .......... .......... 39% 186M 8s Step #1: 880550K .......... .......... .......... .......... .......... 39% 160M 8s Step #1: 880600K .......... .......... .......... .......... .......... 39% 213M 8s Step #1: 880650K .......... .......... .......... .......... .......... 39% 200M 8s Step #1: 880700K .......... .......... .......... .......... .......... 39% 208M 8s Step #1: 880750K .......... .......... .......... .......... .......... 39% 185M 8s Step #1: 880800K .......... .......... .......... .......... .......... 39% 193M 8s Step #1: 880850K .......... .......... .......... .......... .......... 39% 200M 8s Step #1: 880900K .......... .......... .......... .......... .......... 39% 197M 8s Step #1: 880950K .......... .......... .......... .......... .......... 39% 193M 8s Step #1: 881000K .......... .......... .......... .......... .......... 39% 204M 8s Step #1: 881050K .......... .......... .......... .......... .......... 39% 188M 8s Step #1: 881100K .......... .......... .......... .......... .......... 39% 180M 8s Step #1: 881150K .......... .......... .......... .......... .......... 39% 160M 8s Step #1: 881200K .......... .......... .......... .......... .......... 39% 217M 8s Step #1: 881250K .......... .......... .......... .......... .......... 39% 205M 8s Step #1: 881300K .......... .......... .......... .......... .......... 39% 184M 8s Step #1: 881350K .......... .......... .......... .......... .......... 39% 175M 8s Step #1: 881400K .......... .......... .......... .......... .......... 39% 214M 8s Step #1: 881450K .......... .......... .......... .......... .......... 39% 186M 8s Step #1: 881500K .......... .......... .......... .......... .......... 39% 204M 8s Step #1: 881550K .......... .......... .......... .......... .......... 39% 184M 8s Step #1: 881600K .......... .......... .......... .......... .......... 39% 190M 8s Step #1: 881650K .......... .......... .......... .......... .......... 39% 201M 8s Step #1: 881700K .......... .......... .......... .......... .......... 39% 211M 8s Step #1: 881750K .......... .......... .......... .......... .......... 39% 161M 8s Step #1: 881800K .......... .......... .......... .......... .......... 39% 210M 8s Step #1: 881850K .......... .......... .......... .......... .......... 39% 175M 8s Step #1: 881900K .......... .......... .......... .......... .......... 39% 186M 8s Step #1: 881950K .......... .......... .......... .......... .......... 39% 165M 8s Step #1: 882000K .......... .......... .......... .......... .......... 39% 191M 8s Step #1: 882050K .......... .......... .......... .......... .......... 39% 193M 8s Step #1: 882100K .......... .......... .......... .......... .......... 39% 214M 8s Step #1: 882150K .......... .......... .......... .......... .......... 39% 197M 8s Step #1: 882200K .......... .......... .......... .......... .......... 39% 228M 8s Step #1: 882250K .......... .......... .......... .......... .......... 39% 201M 8s Step #1: 882300K .......... .......... .......... .......... .......... 39% 184M 8s Step #1: 882350K .......... .......... .......... .......... .......... 39% 142M 8s Step #1: 882400K .......... .......... .......... .......... .......... 39% 193M 8s Step #1: 882450K .......... .......... .......... .......... .......... 39% 192M 8s Step #1: 882500K .......... .......... .......... .......... .......... 39% 204M 8s Step #1: 882550K .......... .......... .......... .......... .......... 39% 181M 8s Step #1: 882600K .......... .......... .......... .......... .......... 39% 197M 8s Step #1: 882650K .......... .......... .......... .......... .......... 39% 188M 8s Step #1: 882700K .......... .......... .......... .......... .......... 39% 212M 8s Step #1: 882750K .......... .......... .......... .......... .......... 39% 158M 8s Step #1: 882800K .......... .......... .......... .......... .......... 39% 207M 8s Step #1: 882850K .......... .......... .......... .......... .......... 39% 201M 8s Step #1: 882900K .......... .......... .......... .......... .......... 39% 217M 8s Step #1: 882950K .......... .......... .......... .......... .......... 39% 187M 8s Step #1: 883000K .......... .......... .......... .......... .......... 39% 214M 8s Step #1: 883050K .......... .......... .......... .......... .......... 39% 185M 8s Step #1: 883100K .......... .......... .......... .......... .......... 39% 201M 8s Step #1: 883150K .......... .......... .......... .......... .......... 39% 161M 8s Step #1: 883200K .......... .......... .......... .......... .......... 39% 199M 8s Step #1: 883250K .......... .......... .......... .......... .......... 39% 233M 8s Step #1: 883300K .......... .......... .......... .......... .......... 39% 223M 8s Step #1: 883350K .......... .......... .......... .......... .......... 39% 191M 8s Step #1: 883400K .......... .......... .......... .......... .......... 39% 179M 8s Step #1: 883450K .......... .......... .......... .......... .......... 39% 181M 8s Step #1: 883500K .......... .......... .......... .......... .......... 39% 183M 8s Step #1: 883550K .......... .......... .......... .......... .......... 39% 168M 8s Step #1: 883600K .......... .......... .......... .......... .......... 39% 194M 8s Step #1: 883650K .......... .......... .......... .......... .......... 39% 233M 8s Step #1: 883700K .......... .......... .......... .......... .......... 39% 209M 8s Step #1: 883750K .......... .......... .......... .......... .......... 39% 168M 8s Step #1: 883800K .......... .......... .......... .......... .......... 39% 194M 8s Step #1: 883850K .......... .......... .......... .......... .......... 39% 234M 8s Step #1: 883900K .......... .......... .......... .......... .......... 39% 209M 8s Step #1: 883950K .......... .......... .......... .......... .......... 39% 179M 8s Step #1: 884000K .......... .......... .......... .......... .......... 39% 195M 8s Step #1: 884050K .......... .......... .......... .......... .......... 39% 187M 8s Step #1: 884100K .......... .......... .......... .......... .......... 39% 187M 8s Step #1: 884150K .......... .......... .......... .......... .......... 39% 169M 8s Step #1: 884200K .......... .......... .......... .......... .......... 39% 193M 8s Step #1: 884250K .......... .......... .......... .......... .......... 39% 210M 8s Step #1: 884300K .......... .......... .......... .......... .......... 39% 179M 8s Step #1: 884350K .......... .......... .......... .......... .......... 39% 161M 8s Step #1: 884400K .......... .......... .......... .......... .......... 39% 204M 8s Step #1: 884450K .......... .......... .......... .......... .......... 39% 205M 8s Step #1: 884500K .......... .......... .......... .......... .......... 39% 193M 8s Step #1: 884550K .......... .......... .......... .......... .......... 39% 184M 8s Step #1: 884600K .......... .......... .......... .......... .......... 39% 218M 8s Step #1: 884650K .......... .......... .......... .......... .......... 39% 198M 8s Step #1: 884700K .......... .......... .......... .......... .......... 39% 215M 8s Step #1: 884750K .......... .......... .......... .......... .......... 39% 178M 8s Step #1: 884800K .......... .......... .......... .......... .......... 39% 217M 8s Step #1: 884850K .......... .......... .......... .......... .......... 39% 238M 8s Step #1: 884900K .......... .......... .......... .......... .......... 39% 235M 8s Step #1: 884950K .......... .......... .......... .......... .......... 39% 212M 8s Step #1: 885000K .......... .......... .......... .......... .......... 39% 231M 8s Step #1: 885050K .......... .......... .......... .......... .......... 39% 156M 8s Step #1: 885100K .......... .......... .......... .......... .......... 39% 215M 8s Step #1: 885150K .......... .......... .......... .......... .......... 39% 193M 8s Step #1: 885200K .......... .......... .......... .......... .......... 39% 234M 8s Step #1: 885250K .......... .......... .......... .......... .......... 39% 201M 8s Step #1: 885300K .......... .......... .......... .......... .......... 39% 231M 8s Step #1: 885350K .......... .......... .......... .......... .......... 39% 218M 8s Step #1: 885400K .......... .......... .......... .......... .......... 39% 227M 8s Step #1: 885450K .......... .......... .......... .......... .......... 39% 240M 8s Step #1: 885500K .......... .......... .......... .......... .......... 39% 246M 8s Step #1: 885550K .......... .......... .......... .......... .......... 39% 184M 8s Step #1: 885600K .......... .......... .......... .......... .......... 39% 227M 8s Step #1: 885650K .......... .......... .......... .......... .......... 39% 225M 8s Step #1: 885700K .......... .......... .......... .......... .......... 39% 244M 8s Step #1: 885750K .......... .......... .......... .......... .......... 39% 218M 8s Step #1: 885800K .......... .......... .......... .......... .......... 39% 240M 8s Step #1: 885850K .......... .......... .......... .......... .......... 39% 247M 8s Step #1: 885900K .......... .......... .......... .......... .......... 39% 221M 8s Step #1: 885950K .......... .......... .......... .......... .......... 39% 156M 8s Step #1: 886000K .......... .......... .......... .......... .......... 39% 209M 8s Step #1: 886050K .......... .......... .......... .......... .......... 39% 189M 8s Step #1: 886100K .......... .......... .......... .......... .......... 39% 204M 8s Step #1: 886150K .......... .......... .......... .......... .......... 39% 187M 8s Step #1: 886200K .......... .......... .......... .......... .......... 39% 208M 8s Step #1: 886250K .......... .......... .......... .......... .......... 39% 209M 8s Step #1: 886300K .......... .......... .......... .......... .......... 39% 212M 8s Step #1: 886350K .......... .......... .......... .......... .......... 39% 170M 8s Step #1: 886400K .......... .......... .......... .......... .......... 39% 182M 8s Step #1: 886450K .......... .......... .......... .......... .......... 39% 172M 8s Step #1: 886500K .......... .......... .......... .......... .......... 39% 200M 8s Step #1: 886550K .......... .......... .......... .......... .......... 39% 195M 8s Step #1: 886600K .......... .......... .......... .......... .......... 39% 215M 8s Step #1: 886650K .......... .......... .......... .......... .......... 39% 179M 8s Step #1: 886700K .......... .......... .......... .......... .......... 39% 212M 8s Step #1: 886750K .......... .......... .......... .......... .......... 39% 174M 8s Step #1: 886800K .......... .......... .......... .......... .......... 39% 203M 8s Step #1: 886850K .......... .......... .......... .......... .......... 39% 204M 8s Step #1: 886900K .......... .......... .......... .......... .......... 39% 205M 8s Step #1: 886950K .......... .......... .......... .......... .......... 39% 152M 8s Step #1: 887000K .......... .......... .......... .......... .......... 39% 197M 8s Step #1: 887050K .......... .......... .......... .......... .......... 39% 221M 8s Step #1: 887100K .......... .......... .......... .......... .......... 39% 196M 8s Step #1: 887150K .......... .......... .......... .......... .......... 39% 161M 8s Step #1: 887200K .......... .......... .......... .......... .......... 39% 184M 8s Step #1: 887250K .......... .......... .......... .......... .......... 39% 204M 8s Step #1: 887300K .......... .......... .......... .......... .......... 39% 181M 8s Step #1: 887350K .......... .......... .......... .......... .......... 39% 172M 8s Step #1: 887400K .......... .......... .......... .......... .......... 39% 192M 8s Step #1: 887450K .......... .......... .......... .......... .......... 39% 188M 8s Step #1: 887500K .......... .......... .......... .......... .......... 39% 190M 8s Step #1: 887550K .......... .......... .......... .......... .......... 39% 151M 8s Step #1: 887600K .......... .......... .......... .......... .......... 39% 180M 8s Step #1: 887650K .......... .......... .......... .......... .......... 39% 207M 8s Step #1: 887700K .......... .......... .......... .......... .......... 39% 200M 8s Step #1: 887750K .......... .......... .......... .......... .......... 39% 184M 8s Step #1: 887800K .......... .......... .......... .......... .......... 39% 203M 8s Step #1: 887850K .......... .......... .......... .......... .......... 39% 203M 8s Step #1: 887900K .......... .......... .......... .......... .......... 39% 184M 8s Step #1: 887950K .......... .......... .......... .......... .......... 39% 147M 8s Step #1: 888000K .......... .......... .......... .......... .......... 39% 186M 8s Step #1: 888050K .......... .......... .......... .......... .......... 39% 188M 8s Step #1: 888100K .......... .......... .......... .......... .......... 39% 206M 8s Step #1: 888150K .......... .......... .......... .......... .......... 39% 183M 8s Step #1: 888200K .......... .......... .......... .......... .......... 39% 190M 8s Step #1: 888250K .......... .......... .......... .......... .......... 39% 175M 8s Step #1: 888300K .......... .......... .......... .......... .......... 39% 200M 8s Step #1: 888350K .......... .......... .......... .......... .......... 39% 175M 8s Step #1: 888400K .......... .......... .......... .......... .......... 39% 185M 8s Step #1: 888450K .......... .......... .......... .......... .......... 39% 184M 8s Step #1: 888500K .......... .......... .......... .......... .......... 39% 198M 8s Step #1: 888550K .......... .......... .......... .......... .......... 39% 179M 8s Step #1: 888600K .......... .......... .......... .......... .......... 39% 186M 8s Step #1: 888650K .......... .......... .......... .......... .......... 39% 194M 8s Step #1: 888700K .......... .......... .......... .......... .......... 39% 208M 8s Step #1: 888750K .......... .......... .......... .......... .......... 39% 164M 8s Step #1: 888800K .......... .......... .......... .......... .......... 39% 189M 8s Step #1: 888850K .......... .......... .......... .......... .......... 39% 192M 8s Step #1: 888900K .......... .......... .......... .......... .......... 39% 186M 8s Step #1: 888950K .......... .......... .......... .......... .......... 39% 174M 8s Step #1: 889000K .......... .......... .......... .......... .......... 39% 176M 8s Step #1: 889050K .......... .......... .......... .......... .......... 39% 201M 8s Step #1: 889100K .......... .......... .......... .......... .......... 39% 194M 8s Step #1: 889150K .......... .......... .......... .......... .......... 39% 163M 8s Step #1: 889200K .......... .......... .......... .......... .......... 39% 175M 8s Step #1: 889250K .......... .......... .......... .......... .......... 39% 192M 8s Step #1: 889300K .......... .......... .......... .......... .......... 39% 205M 8s Step #1: 889350K .......... .......... .......... .......... .......... 39% 175M 8s Step #1: 889400K .......... .......... .......... .......... .......... 39% 211M 8s Step #1: 889450K .......... .......... .......... .......... .......... 39% 204M 8s Step #1: 889500K .......... .......... .......... .......... .......... 39% 190M 8s Step #1: 889550K .......... .......... .......... .......... .......... 39% 159M 8s Step #1: 889600K .......... .......... .......... .......... .......... 39% 222M 8s Step #1: 889650K .......... .......... .......... .......... .......... 39% 214M 8s Step #1: 889700K .......... .......... .......... .......... .......... 39% 212M 8s Step #1: 889750K .......... .......... .......... .......... .......... 39% 188M 8s Step #1: 889800K .......... .......... .......... .......... .......... 39% 173M 8s Step #1: 889850K .......... .......... .......... .......... .......... 39% 196M 8s Step #1: 889900K .......... .......... .......... .......... .......... 39% 181M 8s Step #1: 889950K .......... .......... .......... .......... .......... 39% 159M 8s Step #1: 890000K .......... .......... .......... .......... .......... 39% 171M 8s Step #1: 890050K .......... .......... .......... .......... .......... 39% 219M 8s Step #1: 890100K .......... .......... .......... .......... .......... 39% 190M 8s Step #1: 890150K .......... .......... .......... .......... .......... 39% 157M 8s Step #1: 890200K .......... .......... .......... .......... .......... 39% 198M 8s Step #1: 890250K .......... .......... .......... .......... .......... 39% 202M 8s Step #1: 890300K .......... .......... .......... .......... .......... 39% 230M 8s Step #1: 890350K .......... .......... .......... .......... .......... 39% 199M 8s Step #1: 890400K .......... .......... .......... .......... .......... 39% 206M 8s Step #1: 890450K .......... .......... .......... .......... .......... 39% 223M 8s Step #1: 890500K .......... .......... .......... .......... .......... 39% 218M 8s Step #1: 890550K .......... .......... .......... .......... .......... 39% 185M 8s Step #1: 890600K .......... .......... .......... .......... .......... 39% 195M 8s Step #1: 890650K .......... .......... .......... .......... .......... 39% 215M 8s Step #1: 890700K .......... .......... .......... .......... .......... 39% 192M 8s Step #1: 890750K .......... .......... .......... .......... .......... 39% 167M 8s Step #1: 890800K .......... .......... .......... .......... .......... 39% 191M 8s Step #1: 890850K .......... .......... .......... .......... .......... 39% 204M 8s Step #1: 890900K .......... .......... .......... .......... .......... 39% 217M 8s Step #1: 890950K .......... .......... .......... .......... .......... 39% 205M 8s Step #1: 891000K .......... .......... .......... .......... .......... 39% 233M 8s Step #1: 891050K .......... .......... .......... .......... .......... 39% 229M 8s Step #1: 891100K .......... .......... .......... .......... .......... 39% 240M 8s Step #1: 891150K .......... .......... .......... .......... .......... 39% 205M 8s Step #1: 891200K .......... .......... .......... .......... .......... 39% 206M 8s Step #1: 891250K .......... .......... .......... .......... .......... 39% 235M 8s Step #1: 891300K .......... .......... .......... .......... .......... 39% 235M 8s Step #1: 891350K .......... .......... .......... .......... .......... 39% 203M 8s Step #1: 891400K .......... .......... .......... .......... .......... 39% 209M 8s Step #1: 891450K .......... .......... .......... .......... .......... 39% 183M 8s Step #1: 891500K .......... .......... .......... .......... .......... 39% 207M 8s Step #1: 891550K .......... .......... .......... .......... .......... 39% 164M 8s Step #1: 891600K .......... .......... .......... .......... .......... 39% 189M 8s Step #1: 891650K .......... .......... .......... .......... .......... 39% 202M 8s Step #1: 891700K .......... .......... .......... .......... .......... 39% 199M 8s Step #1: 891750K .......... .......... .......... .......... .......... 39% 179M 8s Step #1: 891800K .......... .......... .......... .......... .......... 39% 120M 8s Step #1: 891850K .......... .......... .......... .......... .......... 39% 180M 8s Step #1: 891900K .......... .......... .......... .......... .......... 39% 193M 8s Step #1: 891950K .......... .......... .......... .......... .......... 39% 131M 8s Step #1: 892000K .......... .......... .......... .......... .......... 39% 182M 8s Step #1: 892050K .......... .......... .......... .......... .......... 39% 166M 8s Step #1: 892100K .......... .......... .......... .......... .......... 39% 190M 8s Step #1: 892150K .......... .......... .......... .......... .......... 39% 164M 8s Step #1: 892200K .......... .......... .......... .......... .......... 39% 193M 8s Step #1: 892250K .......... .......... .......... .......... .......... 39% 203M 8s Step #1: 892300K .......... .......... .......... .......... .......... 39% 208M 8s Step #1: 892350K .......... .......... .......... .......... .......... 39% 153M 8s Step #1: 892400K .......... .......... .......... .......... .......... 39% 175M 8s Step #1: 892450K .......... .......... .......... .......... .......... 39% 176M 8s Step #1: 892500K .......... .......... .......... .......... .......... 39% 194M 8s Step #1: 892550K .......... .......... .......... .......... .......... 39% 172M 8s Step #1: 892600K .......... .......... .......... .......... .......... 39% 180M 8s Step #1: 892650K .......... .......... .......... .......... .......... 39% 170M 8s Step #1: 892700K .......... .......... .......... .......... .......... 39% 206M 8s Step #1: 892750K .......... .......... .......... .......... .......... 39% 171M 8s Step #1: 892800K .......... .......... .......... .......... .......... 39% 206M 8s Step #1: 892850K .......... .......... .......... .......... .......... 39% 170M 8s Step #1: 892900K .......... .......... .......... .......... .......... 39% 182M 8s Step #1: 892950K .......... .......... .......... .......... .......... 39% 167M 8s Step #1: 893000K .......... .......... .......... .......... .......... 39% 200M 8s Step #1: 893050K .......... .......... .......... .......... .......... 39% 202M 8s Step #1: 893100K .......... .......... .......... .......... .......... 39% 191M 8s Step #1: 893150K .......... .......... .......... .......... .......... 39% 156M 8s Step #1: 893200K .......... .......... .......... .......... .......... 39% 202M 8s Step #1: 893250K .......... .......... .......... .......... .......... 39% 195M 8s Step #1: 893300K .......... .......... .......... .......... .......... 39% 201M 8s Step #1: 893350K .......... .......... .......... .......... .......... 39% 160M 8s Step #1: 893400K .......... .......... .......... .......... .......... 39% 207M 8s Step #1: 893450K .......... .......... .......... .......... .......... 39% 195M 8s Step #1: 893500K .......... .......... .......... .......... .......... 39% 196M 8s Step #1: 893550K .......... .......... .......... .......... .......... 39% 174M 8s Step #1: 893600K .......... .......... .......... .......... .......... 39% 193M 8s Step #1: 893650K .......... .......... .......... .......... .......... 39% 198M 8s Step #1: 893700K .......... .......... .......... .......... .......... 39% 211M 8s Step #1: 893750K .......... .......... .......... .......... .......... 39% 166M 8s Step #1: 893800K .......... .......... .......... .......... .......... 39% 199M 8s Step #1: 893850K .......... .......... .......... .......... .......... 39% 192M 8s Step #1: 893900K .......... .......... .......... .......... .......... 39% 182M 8s Step #1: 893950K .......... .......... .......... .......... .......... 39% 162M 8s Step #1: 894000K .......... .......... .......... .......... .......... 39% 202M 8s Step #1: 894050K .......... .......... .......... .......... .......... 39% 210M 8s Step #1: 894100K .......... .......... .......... .......... .......... 39% 188M 8s Step #1: 894150K .......... .......... .......... .......... .......... 39% 185M 8s Step #1: 894200K .......... .......... .......... .......... .......... 39% 197M 8s Step #1: 894250K .......... .......... .......... .......... .......... 39% 206M 8s Step #1: 894300K .......... .......... .......... .......... .......... 39% 198M 8s Step #1: 894350K .......... .......... .......... .......... .......... 39% 178M 8s Step #1: 894400K .......... .......... .......... .......... .......... 39% 177M 8s Step #1: 894450K .......... .......... .......... .......... .......... 39% 184M 8s Step #1: 894500K .......... .......... .......... .......... .......... 39% 187M 8s Step #1: 894550K .......... .......... .......... .......... .......... 39% 161M 8s Step #1: 894600K .......... .......... .......... .......... .......... 39% 190M 8s Step #1: 894650K .......... .......... .......... .......... .......... 39% 195M 8s Step #1: 894700K .......... .......... .......... .......... .......... 39% 207M 8s Step #1: 894750K .......... .......... .......... .......... .......... 39% 173M 8s Step #1: 894800K .......... .......... .......... .......... .......... 39% 189M 8s Step #1: 894850K .......... .......... .......... .......... .......... 39% 204M 8s Step #1: 894900K .......... .......... .......... .......... .......... 39% 190M 8s Step #1: 894950K .......... .......... .......... .......... .......... 39% 177M 8s Step #1: 895000K .......... .......... .......... .......... .......... 39% 210M 8s Step #1: 895050K .......... .......... .......... .......... .......... 39% 202M 8s Step #1: 895100K .......... .......... .......... .......... .......... 39% 212M 8s Step #1: 895150K .......... .......... .......... .......... .......... 39% 138M 8s Step #1: 895200K .......... .......... .......... .......... .......... 39% 201M 8s Step #1: 895250K .......... .......... .......... .......... .......... 39% 186M 8s Step #1: 895300K .......... .......... .......... .......... .......... 39% 201M 8s Step #1: 895350K .......... .......... .......... .......... .......... 39% 177M 8s Step #1: 895400K .......... .......... .......... .......... .......... 39% 201M 8s Step #1: 895450K .......... .......... .......... .......... .......... 39% 203M 8s Step #1: 895500K .......... .......... .......... .......... .......... 39% 206M 8s Step #1: 895550K .......... .......... .......... .......... .......... 39% 162M 8s Step #1: 895600K .......... .......... .......... .......... .......... 39% 218M 8s Step #1: 895650K .......... .......... .......... .......... .......... 39% 189M 8s Step #1: 895700K .......... .......... .......... .......... .......... 39% 201M 8s Step #1: 895750K .......... .......... .......... .......... .......... 39% 130M 8s Step #1: 895800K .......... .......... .......... .......... .......... 39% 165M 8s Step #1: 895850K .......... .......... .......... .......... .......... 39% 185M 8s Step #1: 895900K .......... .......... .......... .......... .......... 39% 172M 8s Step #1: 895950K .......... .......... .......... .......... .......... 39% 140M 8s Step #1: 896000K .......... .......... .......... .......... .......... 39% 199M 8s Step #1: 896050K .......... .......... .......... .......... .......... 39% 206M 8s Step #1: 896100K .......... .......... .......... .......... .......... 39% 206M 8s Step #1: 896150K .......... .......... .......... .......... .......... 39% 200M 8s Step #1: 896200K .......... .......... .......... .......... .......... 39% 184M 8s Step #1: 896250K .......... .......... .......... .......... .......... 39% 204M 8s Step #1: 896300K .......... .......... .......... .......... .......... 39% 201M 8s Step #1: 896350K .......... .......... .......... .......... .......... 39% 161M 8s Step #1: 896400K .......... .......... .......... .......... .......... 39% 167M 8s Step #1: 896450K .......... .......... .......... .......... .......... 39% 172M 8s Step #1: 896500K .......... .......... .......... .......... .......... 39% 195M 8s Step #1: 896550K .......... .......... .......... .......... .......... 39% 175M 8s Step #1: 896600K .......... .......... .......... .......... .......... 39% 187M 8s Step #1: 896650K .......... .......... .......... .......... .......... 39% 193M 8s Step #1: 896700K .......... .......... .......... .......... .......... 39% 184M 8s Step #1: 896750K .......... .......... .......... .......... .......... 39% 167M 8s Step #1: 896800K .......... .......... .......... .......... .......... 39% 201M 8s Step #1: 896850K .......... .......... .......... .......... .......... 39% 193M 8s Step #1: 896900K .......... .......... .......... .......... .......... 39% 208M 8s Step #1: 896950K .......... .......... .......... .......... .......... 39% 172M 8s Step #1: 897000K .......... .......... .......... .......... .......... 39% 205M 8s Step #1: 897050K .......... .......... .......... .......... .......... 39% 196M 8s Step #1: 897100K .......... .......... .......... .......... .......... 39% 186M 8s Step #1: 897150K .......... .......... .......... .......... .......... 39% 166M 8s Step #1: 897200K .......... .......... .......... .......... .......... 39% 184M 8s Step #1: 897250K .......... .......... .......... .......... .......... 39% 184M 8s Step #1: 897300K .......... .......... .......... .......... .......... 39% 201M 8s Step #1: 897350K .......... .......... .......... .......... .......... 39% 175M 8s Step #1: 897400K .......... .......... .......... .......... .......... 39% 198M 8s Step #1: 897450K .......... .......... .......... .......... .......... 39% 175M 8s Step #1: 897500K .......... .......... .......... .......... .......... 39% 202M 8s Step #1: 897550K .......... .......... .......... .......... .......... 39% 176M 8s Step #1: 897600K .......... .......... .......... .......... .......... 39% 201M 8s Step #1: 897650K .......... .......... .......... .......... .......... 39% 200M 8s Step #1: 897700K .......... .......... .......... .......... .......... 39% 200M 8s Step #1: 897750K .......... .......... .......... .......... .......... 39% 176M 8s Step #1: 897800K .......... .......... .......... .......... .......... 39% 187M 8s Step #1: 897850K .......... .......... .......... .......... .......... 39% 201M 8s Step #1: 897900K .......... .......... .......... .......... .......... 39% 193M 8s Step #1: 897950K .......... .......... .......... .......... .......... 39% 166M 8s Step #1: 898000K .......... .......... .......... .......... .......... 39% 212M 8s Step #1: 898050K .......... .......... .......... .......... .......... 39% 188M 8s Step #1: 898100K .......... .......... .......... .......... .......... 39% 206M 8s Step #1: 898150K .......... .......... .......... .......... .......... 39% 182M 8s Step #1: 898200K .......... .......... .......... .......... .......... 39% 188M 8s Step #1: 898250K .......... .......... .......... .......... .......... 39% 196M 8s Step #1: 898300K .......... .......... .......... .......... .......... 39% 192M 8s Step #1: 898350K .......... .......... .......... .......... .......... 39% 151M 8s Step #1: 898400K .......... .......... .......... .......... .......... 39% 180M 8s Step #1: 898450K .......... .......... .......... .......... .......... 39% 191M 8s Step #1: 898500K .......... .......... .......... .......... .......... 39% 198M 8s Step #1: 898550K .......... .......... .......... .......... .......... 39% 173M 8s Step #1: 898600K .......... .......... .......... .......... .......... 39% 201M 8s Step #1: 898650K .......... .......... .......... .......... .......... 39% 194M 8s Step #1: 898700K .......... .......... .......... .......... .......... 39% 203M 8s Step #1: 898750K .......... .......... .......... .......... .......... 39% 164M 8s Step #1: 898800K .......... .......... .......... .......... .......... 39% 212M 8s Step #1: 898850K .......... .......... .......... .......... .......... 39% 217M 8s Step #1: 898900K .......... .......... .......... .......... .......... 39% 205M 8s Step #1: 898950K .......... .......... .......... .......... .......... 39% 183M 8s Step #1: 899000K .......... .......... .......... .......... .......... 39% 176M 8s Step #1: 899050K .......... .......... .......... .......... .......... 39% 197M 8s Step #1: 899100K .......... .......... .......... .......... .......... 39% 188M 8s Step #1: 899150K .......... .......... .......... .......... .......... 39% 62.7M 8s Step #1: 899200K .......... .......... .......... .......... .......... 39% 209M 8s Step #1: 899250K .......... .......... .......... .......... .......... 39% 202M 8s Step #1: 899300K .......... .......... .......... .......... .......... 39% 226M 8s Step #1: 899350K .......... .......... .......... .......... .......... 39% 210M 8s Step #1: 899400K .......... .......... .......... .......... .......... 39% 253M 8s Step #1: 899450K .......... .......... .......... .......... .......... 39% 255M 8s Step #1: 899500K .......... .......... .......... .......... .......... 39% 235M 8s Step #1: 899550K .......... .......... .......... .......... .......... 39% 211M 8s Step #1: 899600K .......... .......... .......... .......... .......... 39% 237M 8s Step #1: 899650K .......... .......... .......... .......... .......... 39% 244M 8s Step #1: 899700K .......... .......... .......... .......... .......... 39% 236M 8s Step #1: 899750K .......... .......... .......... .......... .......... 39% 157M 8s Step #1: 899800K .......... .......... .......... .......... .......... 39% 180M 8s Step #1: 899850K .......... .......... .......... .......... .......... 39% 217M 8s Step #1: 899900K .......... .......... .......... .......... .......... 39% 195M 8s Step #1: 899950K .......... .......... .......... .......... .......... 39% 174M 8s Step #1: 900000K .......... .......... .......... .......... .......... 39% 162M 8s Step #1: 900050K .......... .......... .......... .......... .......... 39% 197M 8s Step #1: 900100K .......... .......... .......... .......... .......... 39% 202M 8s Step #1: 900150K .......... .......... .......... .......... .......... 39% 185M 8s Step #1: 900200K .......... .......... .......... .......... .......... 39% 206M 8s Step #1: 900250K .......... .......... .......... .......... .......... 39% 184M 8s Step #1: 900300K .......... .......... .......... .......... .......... 39% 177M 8s Step #1: 900350K .......... .......... .......... .......... .......... 39% 174M 8s Step #1: 900400K .......... .......... .......... .......... .......... 39% 219M 8s Step #1: 900450K .......... .......... .......... .......... .......... 39% 204M 8s Step #1: 900500K .......... .......... .......... .......... .......... 39% 182M 8s Step #1: 900550K .......... .......... .......... .......... .......... 39% 177M 8s Step #1: 900600K .......... .......... .......... .......... .......... 39% 197M 8s Step #1: 900650K .......... .......... .......... .......... .......... 39% 186M 8s Step #1: 900700K .......... .......... .......... .......... .......... 39% 198M 8s Step #1: 900750K .......... .......... .......... .......... .......... 39% 180M 8s Step #1: 900800K .......... .......... .......... .......... .......... 39% 185M 8s Step #1: 900850K .......... .......... .......... .......... .......... 39% 201M 8s Step #1: 900900K .......... .......... .......... .......... .......... 39% 200M 8s Step #1: 900950K .......... .......... .......... .......... .......... 39% 188M 8s Step #1: 901000K .......... .......... .......... .......... .......... 39% 184M 8s Step #1: 901050K .......... .......... .......... .......... .......... 39% 171M 8s Step #1: 901100K .......... .......... .......... .......... .......... 39% 195M 8s Step #1: 901150K .......... .......... .......... .......... .......... 40% 163M 8s Step #1: 901200K .......... .......... .......... .......... .......... 40% 67.8M 8s Step #1: 901250K .......... .......... .......... .......... .......... 40% 198M 8s Step #1: 901300K .......... .......... .......... .......... .......... 40% 186M 8s Step #1: 901350K .......... .......... .......... .......... .......... 40% 180M 8s Step #1: 901400K .......... .......... .......... .......... .......... 40% 202M 8s Step #1: 901450K .......... .......... .......... .......... .......... 40% 217M 8s Step #1: 901500K .......... .......... .......... .......... .......... 40% 192M 8s Step #1: 901550K .......... .......... .......... .......... .......... 40% 167M 8s Step #1: 901600K .......... .......... .......... .......... .......... 40% 204M 8s Step #1: 901650K .......... .......... .......... .......... .......... 40% 185M 8s Step #1: 901700K .......... .......... .......... .......... .......... 40% 204M 8s Step #1: 901750K .......... .......... .......... .......... .......... 40% 188M 8s Step #1: 901800K .......... .......... .......... .......... .......... 40% 197M 8s Step #1: 901850K .......... .......... .......... .......... .......... 40% 199M 8s Step #1: 901900K .......... .......... .......... .......... .......... 40% 201M 8s Step #1: 901950K .......... .......... .......... .......... .......... 40% 154M 8s Step #1: 902000K .......... .......... .......... .......... .......... 40% 193M 8s Step #1: 902050K .......... .......... .......... .......... .......... 40% 195M 8s Step #1: 902100K .......... .......... .......... .......... .......... 40% 215M 8s Step #1: 902150K .......... .......... .......... .......... .......... 40% 153M 8s Step #1: 902200K .......... .......... .......... .......... .......... 40% 191M 8s Step #1: 902250K .......... .......... .......... .......... .......... 40% 195M 8s Step #1: 902300K .......... .......... .......... .......... .......... 40% 206M 8s Step #1: 902350K .......... .......... .......... .......... .......... 40% 181M 8s Step #1: 902400K .......... .......... .......... .......... .......... 40% 202M 8s Step #1: 902450K .......... .......... .......... .......... .......... 40% 205M 8s Step #1: 902500K .......... .......... .......... .......... .......... 40% 214M 8s Step #1: 902550K .......... .......... .......... .......... .......... 40% 194M 8s Step #1: 902600K .......... .......... .......... .......... .......... 40% 180M 8s Step #1: 902650K .......... .......... .......... .......... .......... 40% 203M 8s Step #1: 902700K .......... .......... .......... .......... .......... 40% 206M 8s Step #1: 902750K .......... .......... .......... .......... .......... 40% 170M 8s Step #1: 902800K .......... .......... .......... .......... .......... 40% 177M 8s Step #1: 902850K .......... .......... .......... .......... .......... 40% 216M 8s Step #1: 902900K .......... .......... .......... .......... .......... 40% 195M 8s Step #1: 902950K .......... .......... .......... .......... .......... 40% 160M 8s Step #1: 903000K .......... .......... .......... .......... .......... 40% 206M 8s Step #1: 903050K .......... .......... .......... .......... .......... 40% 202M 8s Step #1: 903100K .......... .......... .......... .......... .......... 40% 195M 8s Step #1: 903150K .......... .......... .......... .......... .......... 40% 169M 8s Step #1: 903200K .......... .......... .......... .......... .......... 40% 127M 8s Step #1: 903250K .......... .......... .......... .......... .......... 40% 211M 8s Step #1: 903300K .......... .......... .......... .......... .......... 40% 162M 8s Step #1: 903350K .......... .......... .......... .......... .......... 40% 173M 8s Step #1: 903400K .......... .......... .......... .......... .......... 40% 190M 8s Step #1: 903450K .......... .......... .......... .......... .......... 40% 189M 8s Step #1: 903500K .......... .......... .......... .......... .......... 40% 200M 8s Step #1: 903550K .......... .......... .......... .......... .......... 40% 160M 8s Step #1: 903600K .......... .......... .......... .......... .......... 40% 186M 8s Step #1: 903650K .......... .......... .......... .......... .......... 40% 201M 8s Step #1: 903700K .......... .......... .......... .......... .......... 40% 204M 8s Step #1: 903750K .......... .......... .......... .......... .......... 40% 186M 8s Step #1: 903800K .......... .......... .......... .......... .......... 40% 69.1M 8s Step #1: 903850K .......... .......... .......... .......... .......... 40% 174M 8s Step #1: 903900K .......... .......... .......... .......... .......... 40% 200M 8s Step #1: 903950K .......... .......... .......... .......... .......... 40% 156M 8s Step #1: 904000K .......... .......... .......... .......... .......... 40% 168M 8s Step #1: 904050K .......... .......... .......... .......... .......... 40% 192M 8s Step #1: 904100K .......... .......... .......... .......... .......... 40% 195M 8s Step #1: 904150K .......... .......... .......... .......... .......... 40% 171M 8s Step #1: 904200K .......... .......... .......... .......... .......... 40% 187M 8s Step #1: 904250K .......... .......... .......... .......... .......... 40% 195M 8s Step #1: 904300K .......... .......... .......... .......... .......... 40% 205M 8s Step #1: 904350K .......... .......... .......... .......... .......... 40% 185M 8s Step #1: 904400K .......... .......... .......... .......... .......... 40% 202M 8s Step #1: 904450K .......... .......... .......... .......... .......... 40% 200M 8s Step #1: 904500K .......... .......... .......... .......... .......... 40% 185M 8s Step #1: 904550K .......... .......... .......... .......... .......... 40% 133M 8s Step #1: 904600K .......... .......... .......... .......... .......... 40% 182M 8s Step #1: 904650K .......... .......... .......... .......... .......... 40% 198M 8s Step #1: 904700K .......... .......... .......... .......... .......... 40% 126M 8s Step #1: 904750K .......... .......... .......... .......... .......... 40% 140M 8s Step #1: 904800K .......... .......... .......... .......... .......... 40% 195M 8s Step #1: 904850K .......... .......... .......... .......... .......... 40% 188M 8s Step #1: 904900K .......... .......... .......... .......... .......... 40% 193M 8s Step #1: 904950K .......... .......... .......... .......... .......... 40% 175M 8s Step #1: 905000K .......... .......... .......... .......... .......... 40% 203M 8s Step #1: 905050K .......... .......... .......... .......... .......... 40% 181M 8s Step #1: 905100K .......... .......... .......... .......... .......... 40% 199M 8s Step #1: 905150K .......... .......... .......... .......... .......... 40% 160M 8s Step #1: 905200K .......... .......... .......... .......... .......... 40% 200M 8s Step #1: 905250K .......... .......... .......... .......... .......... 40% 191M 8s Step #1: 905300K .......... .......... .......... .......... .......... 40% 201M 8s Step #1: 905350K .......... .......... .......... .......... .......... 40% 188M 8s Step #1: 905400K .......... .......... .......... .......... .......... 40% 191M 8s Step #1: 905450K .......... .......... .......... .......... .......... 40% 203M 8s Step #1: 905500K .......... .......... .......... .......... .......... 40% 193M 8s Step #1: 905550K .......... .......... .......... .......... .......... 40% 176M 8s Step #1: 905600K .......... .......... .......... .......... .......... 40% 209M 8s Step #1: 905650K .......... .......... .......... .......... .......... 40% 187M 8s Step #1: 905700K .......... .......... .......... .......... .......... 40% 172M 8s Step #1: 905750K .......... .......... .......... .......... .......... 40% 171M 8s Step #1: 905800K .......... .......... .......... .......... .......... 40% 214M 8s Step #1: 905850K .......... .......... .......... .......... .......... 40% 201M 8s Step #1: 905900K .......... .......... .......... .......... .......... 40% 176M 8s Step #1: 905950K .......... .......... .......... .......... .......... 40% 169M 8s Step #1: 906000K .......... .......... .......... .......... .......... 40% 198M 8s Step #1: 906050K .......... .......... .......... .......... .......... 40% 213M 8s Step #1: 906100K .......... .......... .......... .......... .......... 40% 216M 8s Step #1: 906150K .......... .......... .......... .......... .......... 40% 155M 8s Step #1: 906200K .......... .......... .......... .......... .......... 40% 201M 8s Step #1: 906250K .......... .......... .......... .......... .......... 40% 195M 8s Step #1: 906300K .......... .......... .......... .......... .......... 40% 199M 8s Step #1: 906350K .......... .......... .......... .......... .......... 40% 173M 8s Step #1: 906400K .......... .......... .......... .......... .......... 40% 180M 8s Step #1: 906450K .......... .......... .......... .......... .......... 40% 171M 8s Step #1: 906500K .......... .......... .......... .......... .......... 40% 211M 8s Step #1: 906550K .......... .......... .......... .......... .......... 40% 183M 8s Step #1: 906600K .......... .......... .......... .......... .......... 40% 199M 8s Step #1: 906650K .......... .......... .......... .......... .......... 40% 171M 8s Step #1: 906700K .......... .......... .......... .......... .......... 40% 200M 8s Step #1: 906750K .......... .......... .......... .......... .......... 40% 159M 8s Step #1: 906800K .......... .......... .......... .......... .......... 40% 203M 8s Step #1: 906850K .......... .......... .......... .......... .......... 40% 203M 8s Step #1: 906900K .......... .......... .......... .......... .......... 40% 191M 8s Step #1: 906950K .......... .......... .......... .......... .......... 40% 172M 8s Step #1: 907000K .......... .......... .......... .......... .......... 40% 197M 8s Step #1: 907050K .......... .......... .......... .......... .......... 40% 195M 8s Step #1: 907100K .......... .......... .......... .......... .......... 40% 68.2M 8s Step #1: 907150K .......... .......... .......... .......... .......... 40% 164M 8s Step #1: 907200K .......... .......... .......... .......... .......... 40% 201M 8s Step #1: 907250K .......... .......... .......... .......... .......... 40% 199M 8s Step #1: 907300K .......... .......... .......... .......... .......... 40% 226M 8s Step #1: 907350K .......... .......... .......... .......... .......... 40% 181M 8s Step #1: 907400K .......... .......... .......... .......... .......... 40% 215M 8s Step #1: 907450K .......... .......... .......... .......... .......... 40% 197M 8s Step #1: 907500K .......... .......... .......... .......... .......... 40% 200M 8s Step #1: 907550K .......... .......... .......... .......... .......... 40% 166M 8s Step #1: 907600K .......... .......... .......... .......... .......... 40% 197M 8s Step #1: 907650K .......... .......... .......... .......... .......... 40% 200M 8s Step #1: 907700K .......... .......... .......... .......... .......... 40% 182M 8s Step #1: 907750K .......... .......... .......... .......... .......... 40% 181M 8s Step #1: 907800K .......... .......... .......... .......... .......... 40% 209M 8s Step #1: 907850K .......... .......... .......... .......... .......... 40% 195M 8s Step #1: 907900K .......... .......... .......... .......... .......... 40% 157M 8s Step #1: 907950K .......... .......... .......... .......... .......... 40% 169M 8s Step #1: 908000K .......... .......... .......... .......... .......... 40% 210M 8s Step #1: 908050K .......... .......... .......... .......... .......... 40% 213M 8s Step #1: 908100K .......... .......... .......... .......... .......... 40% 194M 8s Step #1: 908150K .......... .......... .......... .......... .......... 40% 188M 8s Step #1: 908200K .......... .......... .......... .......... .......... 40% 202M 8s Step #1: 908250K .......... .......... .......... .......... .......... 40% 192M 8s Step #1: 908300K .......... .......... .......... .......... .......... 40% 199M 8s Step #1: 908350K .......... .......... .......... .......... .......... 40% 155M 8s Step #1: 908400K .......... .......... .......... .......... .......... 40% 204M 8s Step #1: 908450K .......... .......... .......... .......... .......... 40% 198M 8s Step #1: 908500K .......... .......... .......... .......... .......... 40% 211M 8s Step #1: 908550K .......... .......... .......... .......... .......... 40% 181M 8s Step #1: 908600K .......... .......... .......... .......... .......... 40% 199M 8s Step #1: 908650K .......... .......... .......... .......... .......... 40% 190M 8s Step #1: 908700K .......... .......... .......... .......... .......... 40% 186M 8s Step #1: 908750K .......... .......... .......... .......... .......... 40% 172M 8s Step #1: 908800K .......... .......... .......... .......... .......... 40% 209M 8s Step #1: 908850K .......... .......... .......... .......... .......... 40% 183M 8s Step #1: 908900K .......... .......... .......... .......... .......... 40% 186M 8s Step #1: 908950K .......... .......... .......... .......... .......... 40% 195M 8s Step #1: 909000K .......... .......... .......... .......... .......... 40% 186M 8s Step #1: 909050K .......... .......... .......... .......... .......... 40% 219M 8s Step #1: 909100K .......... .......... .......... .......... .......... 40% 216M 8s Step #1: 909150K .......... .......... .......... .......... .......... 40% 65.8M 8s Step #1: 909200K .......... .......... .......... .......... .......... 40% 196M 8s Step #1: 909250K .......... .......... .......... .......... .......... 40% 192M 8s Step #1: 909300K .......... .......... .......... .......... .......... 40% 184M 8s Step #1: 909350K .......... .......... .......... .......... .......... 40% 196M 8s Step #1: 909400K .......... .......... .......... .......... .......... 40% 215M 8s Step #1: 909450K .......... .......... .......... .......... .......... 40% 203M 8s Step #1: 909500K .......... .......... .......... .......... .......... 40% 188M 8s Step #1: 909550K .......... .......... .......... .......... .......... 40% 182M 8s Step #1: 909600K .......... .......... .......... .......... .......... 40% 197M 8s Step #1: 909650K .......... .......... .......... .......... .......... 40% 211M 8s Step #1: 909700K .......... .......... .......... .......... .......... 40% 208M 8s Step #1: 909750K .......... .......... .......... .......... .......... 40% 171M 8s Step #1: 909800K .......... .......... .......... .......... .......... 40% 189M 8s Step #1: 909850K .......... .......... .......... .......... .......... 40% 196M 8s Step #1: 909900K .......... .......... .......... .......... .......... 40% 202M 8s Step #1: 909950K .......... .......... .......... .......... .......... 40% 173M 8s Step #1: 910000K .......... .......... .......... .......... .......... 40% 161M 8s Step #1: 910050K .......... .......... .......... .......... .......... 40% 189M 8s Step #1: 910100K .......... .......... .......... .......... .......... 40% 219M 8s Step #1: 910150K .......... .......... .......... .......... .......... 40% 179M 8s Step #1: 910200K .......... .......... .......... .......... .......... 40% 175M 8s Step #1: 910250K .......... .......... .......... .......... .......... 40% 184M 8s Step #1: 910300K .......... .......... .......... .......... .......... 40% 200M 8s Step #1: 910350K .......... .......... .......... .......... .......... 40% 170M 8s Step #1: 910400K .......... .......... .......... .......... .......... 40% 199M 8s Step #1: 910450K .......... .......... .......... .......... .......... 40% 200M 8s Step #1: 910500K .......... .......... .......... .......... .......... 40% 199M 8s Step #1: 910550K .......... .......... .......... .......... .......... 40% 178M 8s Step #1: 910600K .......... .......... .......... .......... .......... 40% 212M 8s Step #1: 910650K .......... .......... .......... .......... .......... 40% 208M 8s Step #1: 910700K .......... .......... .......... .......... .......... 40% 208M 8s Step #1: 910750K .......... .......... .......... .......... .......... 40% 163M 8s Step #1: 910800K .......... .......... .......... .......... .......... 40% 187M 8s Step #1: 910850K .......... .......... .......... .......... .......... 40% 190M 8s Step #1: 910900K .......... .......... .......... .......... .......... 40% 204M 8s Step #1: 910950K .......... .......... .......... .......... .......... 40% 167M 8s Step #1: 911000K .......... .......... .......... .......... .......... 40% 166M 8s Step #1: 911050K .......... .......... .......... .......... .......... 40% 209M 8s Step #1: 911100K .......... .......... .......... .......... .......... 40% 199M 8s Step #1: 911150K .......... .......... .......... .......... .......... 40% 168M 8s Step #1: 911200K .......... .......... .......... .......... .......... 40% 210M 8s Step #1: 911250K .......... .......... .......... .......... .......... 40% 180M 8s Step #1: 911300K .......... .......... .......... .......... .......... 40% 196M 8s Step #1: 911350K .......... .......... .......... .......... .......... 40% 178M 8s Step #1: 911400K .......... .......... .......... .......... .......... 40% 210M 8s Step #1: 911450K .......... .......... .......... .......... .......... 40% 193M 8s Step #1: 911500K .......... .......... .......... .......... .......... 40% 189M 8s Step #1: 911550K .......... .......... .......... .......... .......... 40% 159M 8s Step #1: 911600K .......... .......... .......... .......... .......... 40% 210M 8s Step #1: 911650K .......... .......... .......... .......... .......... 40% 205M 8s Step #1: 911700K .......... .......... .......... .......... .......... 40% 235M 8s Step #1: 911750K .......... .......... .......... .......... .......... 40% 172M 8s Step #1: 911800K .......... .......... .......... .......... .......... 40% 174M 8s Step #1: 911850K .......... .......... .......... .......... .......... 40% 207M 8s Step #1: 911900K .......... .......... .......... .......... .......... 40% 203M 8s Step #1: 911950K .......... .......... .......... .......... .......... 40% 179M 8s Step #1: 912000K .......... .......... .......... .......... .......... 40% 192M 8s Step #1: 912050K .......... .......... .......... .......... .......... 40% 188M 8s Step #1: 912100K .......... .......... .......... .......... .......... 40% 208M 8s Step #1: 912150K .......... .......... .......... .......... .......... 40% 184M 8s Step #1: 912200K .......... .......... .......... .......... .......... 40% 210M 8s Step #1: 912250K .......... .......... .......... .......... .......... 40% 195M 8s Step #1: 912300K .......... .......... .......... .......... .......... 40% 175M 8s Step #1: 912350K .......... .......... .......... .......... .......... 40% 174M 8s Step #1: 912400K .......... .......... .......... .......... .......... 40% 194M 8s Step #1: 912450K .......... .......... .......... .......... .......... 40% 189M 8s Step #1: 912500K .......... .......... .......... .......... .......... 40% 194M 8s Step #1: 912550K .......... .......... .......... .......... .......... 40% 165M 8s Step #1: 912600K .......... .......... .......... .......... .......... 40% 204M 8s Step #1: 912650K .......... .......... .......... .......... .......... 40% 208M 8s Step #1: 912700K .......... .......... .......... .......... .......... 40% 209M 8s Step #1: 912750K .......... .......... .......... .......... .......... 40% 186M 8s Step #1: 912800K .......... .......... .......... .......... .......... 40% 206M 8s Step #1: 912850K .......... .......... .......... .......... .......... 40% 179M 8s Step #1: 912900K .......... .......... .......... .......... .......... 40% 197M 8s Step #1: 912950K .......... .......... .......... .......... .......... 40% 185M 8s Step #1: 913000K .......... .......... .......... .......... .......... 40% 186M 8s Step #1: 913050K .......... .......... .......... .......... .......... 40% 195M 8s Step #1: 913100K .......... .......... .......... .......... .......... 40% 192M 8s Step #1: 913150K .......... .......... .......... .......... .......... 40% 170M 8s Step #1: 913200K .......... .......... .......... .......... .......... 40% 197M 8s Step #1: 913250K .......... .......... .......... .......... .......... 40% 190M 8s Step #1: 913300K .......... .......... .......... .......... .......... 40% 97.4M 8s Step #1: 913350K .......... .......... .......... .......... .......... 40% 189M 8s Step #1: 913400K .......... .......... .......... .......... .......... 40% 210M 8s Step #1: 913450K .......... .......... .......... .......... .......... 40% 198M 8s Step #1: 913500K .......... .......... .......... .......... .......... 40% 180M 8s Step #1: 913550K .......... .......... .......... .......... .......... 40% 179M 8s Step #1: 913600K .......... .......... .......... .......... .......... 40% 121M 8s Step #1: 913650K .......... .......... .......... .......... .......... 40% 171M 8s Step #1: 913700K .......... .......... .......... .......... .......... 40% 202M 8s Step #1: 913750K .......... .......... .......... .......... .......... 40% 54.3M 8s Step #1: 913800K .......... .......... .......... .......... .......... 40% 172M 8s Step #1: 913850K .......... .......... .......... .......... .......... 40% 147M 8s Step #1: 913900K .......... .......... .......... .......... .......... 40% 200M 8s Step #1: 913950K .......... .......... .......... .......... .......... 40% 174M 8s Step #1: 914000K .......... .......... .......... .......... .......... 40% 194M 8s Step #1: 914050K .......... .......... .......... .......... .......... 40% 197M 8s Step #1: 914100K .......... .......... .......... .......... .......... 40% 195M 8s Step #1: 914150K .......... .......... .......... .......... .......... 40% 184M 8s Step #1: 914200K .......... .......... .......... .......... .......... 40% 215M 8s Step #1: 914250K .......... .......... .......... .......... .......... 40% 200M 8s Step #1: 914300K .......... .......... .......... .......... .......... 40% 214M 8s Step #1: 914350K .......... .......... .......... .......... .......... 40% 175M 8s Step #1: 914400K .......... .......... .......... .......... .......... 40% 185M 8s Step #1: 914450K .......... .......... .......... .......... .......... 40% 197M 8s Step #1: 914500K .......... .......... .......... .......... .......... 40% 204M 8s Step #1: 914550K .......... .......... .......... .......... .......... 40% 167M 8s Step #1: 914600K .......... .......... .......... .......... .......... 40% 174M 8s Step #1: 914650K .......... .......... .......... .......... .......... 40% 191M 8s Step #1: 914700K .......... .......... .......... .......... .......... 40% 190M 8s Step #1: 914750K .......... .......... .......... .......... .......... 40% 150M 8s Step #1: 914800K .......... .......... .......... .......... .......... 40% 198M 8s Step #1: 914850K .......... .......... .......... .......... .......... 40% 212M 8s Step #1: 914900K .......... .......... .......... .......... .......... 40% 208M 8s Step #1: 914950K .......... .......... .......... .......... .......... 40% 62.6M 8s Step #1: 915000K .......... .......... .......... .......... .......... 40% 215M 8s Step #1: 915050K .......... .......... .......... .......... .......... 40% 194M 8s Step #1: 915100K .......... .......... .......... .......... .......... 40% 184M 8s Step #1: 915150K .......... .......... .......... .......... .......... 40% 164M 8s Step #1: 915200K .......... .......... .......... .......... .......... 40% 194M 8s Step #1: 915250K .......... .......... .......... .......... .......... 40% 200M 8s Step #1: 915300K .......... .......... .......... .......... .......... 40% 188M 8s Step #1: 915350K .......... .......... .......... .......... .......... 40% 195M 8s Step #1: 915400K .......... .......... .......... .......... .......... 40% 192M 8s Step #1: 915450K .......... .......... .......... .......... .......... 40% 65.3M 8s Step #1: 915500K .......... .......... .......... .......... .......... 40% 206M 8s Step #1: 915550K .......... .......... .......... .......... .......... 40% 167M 8s Step #1: 915600K .......... .......... .......... .......... .......... 40% 177M 8s Step #1: 915650K .......... .......... .......... .......... .......... 40% 221M 8s Step #1: 915700K .......... .......... .......... .......... .......... 40% 214M 8s Step #1: 915750K .......... .......... .......... .......... .......... 40% 186M 8s Step #1: 915800K .......... .......... .......... .......... .......... 40% 204M 8s Step #1: 915850K .......... .......... .......... .......... .......... 40% 186M 8s Step #1: 915900K .......... .......... .......... .......... .......... 40% 192M 8s Step #1: 915950K .......... .......... .......... .......... .......... 40% 174M 8s Step #1: 916000K .......... .......... .......... .......... .......... 40% 185M 8s Step #1: 916050K .......... .......... .......... .......... .......... 40% 205M 8s Step #1: 916100K .......... .......... .......... .......... .......... 40% 213M 8s Step #1: 916150K .......... .......... .......... .......... .......... 40% 180M 8s Step #1: 916200K .......... .......... .......... .......... .......... 40% 214M 8s Step #1: 916250K .......... .......... .......... .......... .......... 40% 184M 8s Step #1: 916300K .......... .......... .......... .......... .......... 40% 200M 8s Step #1: 916350K .......... .......... .......... .......... .......... 40% 155M 8s Step #1: 916400K .......... .......... .......... .......... .......... 40% 185M 8s Step #1: 916450K .......... .......... .......... .......... .......... 40% 189M 8s Step #1: 916500K .......... .......... .......... .......... .......... 40% 188M 8s Step #1: 916550K .......... .......... .......... .......... .......... 40% 163M 8s Step #1: 916600K .......... .......... .......... .......... .......... 40% 196M 8s Step #1: 916650K .......... .......... .......... .......... .......... 40% 191M 8s Step #1: 916700K .......... .......... .......... .......... .......... 40% 207M 8s Step #1: 916750K .......... .......... .......... .......... .......... 40% 165M 8s Step #1: 916800K .......... .......... .......... .......... .......... 40% 203M 8s Step #1: 916850K .......... .......... .......... .......... .......... 40% 188M 8s Step #1: 916900K .......... .......... .......... .......... .......... 40% 177M 8s Step #1: 916950K .......... .......... .......... .......... .......... 40% 67.5M 8s Step #1: 917000K .......... .......... .......... .......... .......... 40% 200M 8s Step #1: 917050K .......... .......... .......... .......... .......... 40% 185M 8s Step #1: 917100K .......... .......... .......... .......... .......... 40% 216M 8s Step #1: 917150K .......... .......... .......... .......... .......... 40% 170M 8s Step #1: 917200K .......... .......... .......... .......... .......... 40% 206M 8s Step #1: 917250K .......... .......... .......... .......... .......... 40% 204M 8s Step #1: 917300K .......... .......... .......... .......... .......... 40% 220M 8s Step #1: 917350K .......... .......... .......... .......... .......... 40% 184M 8s Step #1: 917400K .......... .......... .......... .......... .......... 40% 189M 8s Step #1: 917450K .......... .......... .......... .......... .......... 40% 192M 8s Step #1: 917500K .......... .......... .......... .......... .......... 40% 215M 8s Step #1: 917550K .......... .......... .......... .......... .......... 40% 170M 8s Step #1: 917600K .......... .......... .......... .......... .......... 40% 203M 8s Step #1: 917650K .......... .......... .......... .......... .......... 40% 194M 8s Step #1: 917700K .......... .......... .......... .......... .......... 40% 212M 8s Step #1: 917750K .......... .......... .......... .......... .......... 40% 164M 8s Step #1: 917800K .......... .......... .......... .......... .......... 40% 196M 8s Step #1: 917850K .......... .......... .......... .......... .......... 40% 192M 8s Step #1: 917900K .......... .......... .......... .......... .......... 40% 197M 8s Step #1: 917950K .......... .......... .......... .......... .......... 40% 161M 8s Step #1: 918000K .......... .......... .......... .......... .......... 40% 202M 8s Step #1: 918050K .......... .......... .......... .......... .......... 40% 186M 8s Step #1: 918100K .......... .......... .......... .......... .......... 40% 178M 8s Step #1: 918150K .......... .......... .......... .......... .......... 40% 179M 8s Step #1: 918200K .......... .......... .......... .......... .......... 40% 199M 8s Step #1: 918250K .......... .......... .......... .......... .......... 40% 191M 8s Step #1: 918300K .......... .......... .......... .......... .......... 40% 208M 8s Step #1: 918350K .......... .......... .......... .......... .......... 40% 163M 8s Step #1: 918400K .......... .......... .......... .......... .......... 40% 190M 8s Step #1: 918450K .......... .......... .......... .......... .......... 40% 193M 8s Step #1: 918500K .......... .......... .......... .......... .......... 40% 203M 8s Step #1: 918550K .......... .......... .......... .......... .......... 40% 182M 8s Step #1: 918600K .......... .......... .......... .......... .......... 40% 209M 8s Step #1: 918650K .......... .......... .......... .......... .......... 40% 214M 8s Step #1: 918700K .......... .......... .......... .......... .......... 40% 190M 8s Step #1: 918750K .......... .......... .......... .......... .......... 40% 155M 8s Step #1: 918800K .......... .......... .......... .......... .......... 40% 187M 8s Step #1: 918850K .......... .......... .......... .......... .......... 40% 207M 8s Step #1: 918900K .......... .......... .......... .......... .......... 40% 203M 8s Step #1: 918950K .......... .......... .......... .......... .......... 40% 173M 8s Step #1: 919000K .......... .......... .......... .......... .......... 40% 68.0M 8s Step #1: 919050K .......... .......... .......... .......... .......... 40% 201M 8s Step #1: 919100K .......... .......... .......... .......... .......... 40% 217M 8s Step #1: 919150K .......... .......... .......... .......... .......... 40% 169M 8s Step #1: 919200K .......... .......... .......... .......... .......... 40% 207M 8s Step #1: 919250K .......... .......... .......... .......... .......... 40% 207M 8s Step #1: 919300K .......... .......... .......... .......... .......... 40% 207M 8s Step #1: 919350K .......... .......... .......... .......... .......... 40% 184M 8s Step #1: 919400K .......... .......... .......... .......... .......... 40% 205M 8s Step #1: 919450K .......... .......... .......... .......... .......... 40% 198M 8s Step #1: 919500K .......... .......... .......... .......... .......... 40% 214M 8s Step #1: 919550K .......... .......... .......... .......... .......... 40% 183M 8s Step #1: 919600K .......... .......... .......... .......... .......... 40% 225M 8s Step #1: 919650K .......... .......... .......... .......... .......... 40% 224M 8s Step #1: 919700K .......... .......... .......... .......... .......... 40% 190M 8s Step #1: 919750K .......... .......... .......... .......... .......... 40% 179M 8s Step #1: 919800K .......... .......... .......... .......... .......... 40% 197M 8s Step #1: 919850K .......... .......... .......... .......... .......... 40% 204M 8s Step #1: 919900K .......... .......... .......... .......... .......... 40% 200M 8s Step #1: 919950K .......... .......... .......... .......... .......... 40% 179M 8s Step #1: 920000K .......... .......... .......... .......... .......... 40% 189M 8s Step #1: 920050K .......... .......... .......... .......... .......... 40% 178M 8s Step #1: 920100K .......... .......... .......... .......... .......... 40% 195M 8s Step #1: 920150K .......... .......... .......... .......... .......... 40% 179M 8s Step #1: 920200K .......... .......... .......... .......... .......... 40% 203M 8s Step #1: 920250K .......... .......... .......... .......... .......... 40% 186M 8s Step #1: 920300K .......... .......... .......... .......... .......... 40% 196M 8s Step #1: 920350K .......... .......... .......... .......... .......... 40% 162M 8s Step #1: 920400K .......... .......... .......... .......... .......... 40% 207M 8s Step #1: 920450K .......... .......... .......... .......... .......... 40% 211M 8s Step #1: 920500K .......... .......... .......... .......... .......... 40% 185M 8s Step #1: 920550K .......... .......... .......... .......... .......... 40% 170M 8s Step #1: 920600K .......... .......... .......... .......... .......... 40% 202M 8s Step #1: 920650K .......... .......... .......... .......... .......... 40% 188M 8s Step #1: 920700K .......... .......... .......... .......... .......... 40% 209M 8s Step #1: 920750K .......... .......... .......... .......... .......... 40% 160M 8s Step #1: 920800K .......... .......... .......... .......... .......... 40% 187M 8s Step #1: 920850K .......... .......... .......... .......... .......... 40% 198M 8s Step #1: 920900K .......... .......... .......... .......... .......... 40% 215M 8s Step #1: 920950K .......... .......... .......... .......... .......... 40% 185M 8s Step #1: 921000K .......... .......... .......... .......... .......... 40% 195M 8s Step #1: 921050K .......... .......... .......... .......... .......... 40% 69.9M 8s Step #1: 921100K .......... .......... .......... .......... .......... 40% 185M 8s Step #1: 921150K .......... .......... .......... .......... .......... 40% 170M 8s Step #1: 921200K .......... .......... .......... .......... .......... 40% 202M 8s Step #1: 921250K .......... .......... .......... .......... .......... 40% 196M 8s Step #1: 921300K .......... .......... .......... .......... .......... 40% 210M 8s Step #1: 921350K .......... .......... .......... .......... .......... 40% 169M 8s Step #1: 921400K .......... .......... .......... .......... .......... 40% 192M 8s Step #1: 921450K .......... .......... .......... .......... .......... 40% 217M 8s Step #1: 921500K .......... .......... .......... .......... .......... 40% 191M 8s Step #1: 921550K .......... .......... .......... .......... .......... 40% 162M 8s Step #1: 921600K .......... .......... .......... .......... .......... 40% 192M 8s Step #1: 921650K .......... .......... .......... .......... .......... 40% 197M 8s Step #1: 921700K .......... .......... .......... .......... .......... 40% 185M 8s Step #1: 921750K .......... .......... .......... .......... .......... 40% 178M 8s Step #1: 921800K .......... .......... .......... .......... .......... 40% 184M 8s Step #1: 921850K .......... .......... .......... .......... .......... 40% 207M 8s Step #1: 921900K .......... .......... .......... .......... .......... 40% 198M 8s Step #1: 921950K .......... .......... .......... .......... .......... 40% 95.2M 8s Step #1: 922000K .......... .......... .......... .......... .......... 40% 188M 8s Step #1: 922050K .......... .......... .......... .......... .......... 40% 207M 8s Step #1: 922100K .......... .......... .......... .......... .......... 40% 196M 8s Step #1: 922150K .......... .......... .......... .......... .......... 40% 166M 8s Step #1: 922200K .......... .......... .......... .......... .......... 40% 174M 8s Step #1: 922250K .......... .......... .......... .......... .......... 40% 199M 8s Step #1: 922300K .......... .......... .......... .......... .......... 40% 184M 8s Step #1: 922350K .......... .......... .......... .......... .......... 40% 168M 8s Step #1: 922400K .......... .......... .......... .......... .......... 40% 193M 8s Step #1: 922450K .......... .......... .......... .......... .......... 40% 184M 8s Step #1: 922500K .......... .......... .......... .......... .......... 40% 117M 8s Step #1: 922550K .......... .......... .......... .......... .......... 40% 161M 8s Step #1: 922600K .......... .......... .......... .......... .......... 40% 179M 8s Step #1: 922650K .......... .......... .......... .......... .......... 40% 179M 8s Step #1: 922700K .......... .......... .......... .......... .......... 40% 209M 8s Step #1: 922750K .......... .......... .......... .......... .......... 40% 168M 8s Step #1: 922800K .......... .......... .......... .......... .......... 40% 178M 8s Step #1: 922850K .......... .......... .......... .......... .......... 40% 192M 8s Step #1: 922900K .......... .......... .......... .......... .......... 40% 203M 8s Step #1: 922950K .......... .......... .......... .......... .......... 40% 167M 8s Step #1: 923000K .......... .......... .......... .......... .......... 40% 180M 8s Step #1: 923050K .......... .......... .......... .......... .......... 40% 187M 8s Step #1: 923100K .......... .......... .......... .......... .......... 40% 66.5M 8s Step #1: 923150K .......... .......... .......... .......... .......... 40% 156M 8s Step #1: 923200K .......... .......... .......... .......... .......... 40% 195M 8s Step #1: 923250K .......... .......... .......... .......... .......... 40% 202M 8s Step #1: 923300K .......... .......... .......... .......... .......... 40% 177M 8s Step #1: 923350K .......... .......... .......... .......... .......... 40% 167M 8s Step #1: 923400K .......... .......... .......... .......... .......... 40% 202M 8s Step #1: 923450K .......... .......... .......... .......... .......... 40% 194M 8s Step #1: 923500K .......... .......... .......... .......... .......... 40% 189M 8s Step #1: 923550K .......... .......... .......... .......... .......... 40% 153M 8s Step #1: 923600K .......... .......... .......... .......... .......... 40% 201M 8s Step #1: 923650K .......... .......... .......... .......... .......... 41% 199M 8s Step #1: 923700K .......... .......... .......... .......... .......... 41% 182M 8s Step #1: 923750K .......... .......... .......... .......... .......... 41% 169M 8s Step #1: 923800K .......... .......... .......... .......... .......... 41% 178M 8s Step #1: 923850K .......... .......... .......... .......... .......... 41% 203M 8s Step #1: 923900K .......... .......... .......... .......... .......... 41% 207M 8s Step #1: 923950K .......... .......... .......... .......... .......... 41% 151M 8s Step #1: 924000K .......... .......... .......... .......... .......... 41% 200M 8s Step #1: 924050K .......... .......... .......... .......... .......... 41% 182M 8s Step #1: 924100K .......... .......... .......... .......... .......... 41% 200M 8s Step #1: 924150K .......... .......... .......... .......... .......... 41% 166M 8s Step #1: 924200K .......... .......... .......... .......... .......... 41% 201M 8s Step #1: 924250K .......... .......... .......... .......... .......... 41% 201M 8s Step #1: 924300K .......... .......... .......... .......... .......... 41% 206M 8s Step #1: 924350K .......... .......... .......... .......... .......... 41% 180M 8s Step #1: 924400K .......... .......... .......... .......... .......... 41% 212M 8s Step #1: 924450K .......... .......... .......... .......... .......... 41% 186M 8s Step #1: 924500K .......... .......... .......... .......... .......... 41% 177M 8s Step #1: 924550K .......... .......... .......... .......... .......... 41% 180M 8s Step #1: 924600K .......... .......... .......... .......... .......... 41% 192M 8s Step #1: 924650K .......... .......... .......... .......... .......... 41% 191M 8s Step #1: 924700K .......... .......... .......... .......... .......... 41% 188M 8s Step #1: 924750K .......... .......... .......... .......... .......... 41% 156M 8s Step #1: 924800K .......... .......... .......... .......... .......... 41% 197M 8s Step #1: 924850K .......... .......... .......... .......... .......... 41% 171M 8s Step #1: 924900K .......... .......... .......... .......... .......... 41% 204M 8s Step #1: 924950K .......... .......... .......... .......... .......... 41% 182M 8s Step #1: 925000K .......... .......... .......... .......... .......... 41% 197M 8s Step #1: 925050K .......... .......... .......... .......... .......... 41% 200M 8s Step #1: 925100K .......... .......... .......... .......... .......... 41% 175M 8s Step #1: 925150K .......... .......... .......... .......... .......... 41% 62.2M 8s Step #1: 925200K .......... .......... .......... .......... .......... 41% 191M 8s Step #1: 925250K .......... .......... .......... .......... .......... 41% 211M 8s Step #1: 925300K .......... .......... .......... .......... .......... 41% 199M 8s Step #1: 925350K .......... .......... .......... .......... .......... 41% 172M 8s Step #1: 925400K .......... .......... .......... .......... .......... 41% 214M 8s Step #1: 925450K .......... .......... .......... .......... .......... 41% 229M 8s Step #1: 925500K .......... .......... .......... .......... .......... 41% 206M 8s Step #1: 925550K .......... .......... .......... .......... .......... 41% 180M 8s Step #1: 925600K .......... .......... .......... .......... .......... 41% 175M 8s Step #1: 925650K .......... .......... .......... .......... .......... 41% 203M 8s Step #1: 925700K .......... .......... .......... .......... .......... 41% 203M 8s Step #1: 925750K .......... .......... .......... .......... .......... 41% 185M 8s Step #1: 925800K .......... .......... .......... .......... .......... 41% 204M 8s Step #1: 925850K .......... .......... .......... .......... .......... 41% 172M 8s Step #1: 925900K .......... .......... .......... .......... .......... 41% 196M 8s Step #1: 925950K .......... .......... .......... .......... .......... 41% 172M 8s Step #1: 926000K .......... .......... .......... .......... .......... 41% 191M 8s Step #1: 926050K .......... .......... .......... .......... .......... 41% 188M 8s Step #1: 926100K .......... .......... .......... .......... .......... 41% 184M 8s Step #1: 926150K .......... .......... .......... .......... .......... 41% 191M 8s Step #1: 926200K .......... .......... .......... .......... .......... 41% 216M 8s Step #1: 926250K .......... .......... .......... .......... .......... 41% 206M 8s Step #1: 926300K .......... .......... .......... .......... .......... 41% 190M 8s Step #1: 926350K .......... .......... .......... .......... .......... 41% 183M 8s Step #1: 926400K .......... .......... .......... .......... .......... 41% 172M 8s Step #1: 926450K .......... .......... .......... .......... .......... 41% 206M 8s Step #1: 926500K .......... .......... .......... .......... .......... 41% 201M 8s Step #1: 926550K .......... .......... .......... .......... .......... 41% 173M 8s Step #1: 926600K .......... .......... .......... .......... .......... 41% 194M 8s Step #1: 926650K .......... .......... .......... .......... .......... 41% 187M 8s Step #1: 926700K .......... .......... .......... .......... .......... 41% 190M 8s Step #1: 926750K .......... .......... .......... .......... .......... 41% 179M 8s Step #1: 926800K .......... .......... .......... .......... .......... 41% 210M 8s Step #1: 926850K .......... .......... .......... .......... .......... 41% 206M 8s Step #1: 926900K .......... .......... .......... .......... .......... 41% 189M 8s Step #1: 926950K .......... .......... .......... .......... .......... 41% 170M 8s Step #1: 927000K .......... .......... .......... .......... .......... 41% 204M 8s Step #1: 927050K .......... .......... .......... .......... .......... 41% 181M 8s Step #1: 927100K .......... .......... .......... .......... .......... 41% 185M 8s Step #1: 927150K .......... .......... .......... .......... .......... 41% 166M 8s Step #1: 927200K .......... .......... .......... .......... .......... 41% 68.0M 8s Step #1: 927250K .......... .......... .......... .......... .......... 41% 219M 8s Step #1: 927300K .......... .......... .......... .......... .......... 41% 201M 8s Step #1: 927350K .......... .......... .......... .......... .......... 41% 187M 8s Step #1: 927400K .......... .......... .......... .......... .......... 41% 208M 8s Step #1: 927450K .......... .......... .......... .......... .......... 41% 192M 8s Step #1: 927500K .......... .......... .......... .......... .......... 41% 212M 8s Step #1: 927550K .......... .......... .......... .......... .......... 41% 160M 8s Step #1: 927600K .......... .......... .......... .......... .......... 41% 221M 8s Step #1: 927650K .......... .......... .......... .......... .......... 41% 210M 8s Step #1: 927700K .......... .......... .......... .......... .......... 41% 207M 8s Step #1: 927750K .......... .......... .......... .......... .......... 41% 169M 8s Step #1: 927800K .......... .......... .......... .......... .......... 41% 194M 8s Step #1: 927850K .......... .......... .......... .......... .......... 41% 198M 8s Step #1: 927900K .......... .......... .......... .......... .......... 41% 183M 8s Step #1: 927950K .......... .......... .......... .......... .......... 41% 168M 8s Step #1: 928000K .......... .......... .......... .......... .......... 41% 207M 8s Step #1: 928050K .......... .......... .......... .......... .......... 41% 211M 8s Step #1: 928100K .......... .......... .......... .......... .......... 41% 206M 8s Step #1: 928150K .......... .......... .......... .......... .......... 41% 182M 8s Step #1: 928200K .......... .......... .......... .......... .......... 41% 182M 8s Step #1: 928250K .......... .......... .......... .......... .......... 41% 217M 8s Step #1: 928300K .......... .......... .......... .......... .......... 41% 212M 8s Step #1: 928350K .......... .......... .......... .......... .......... 41% 153M 8s Step #1: 928400K .......... .......... .......... .......... .......... 41% 181M 8s Step #1: 928450K .......... .......... .......... .......... .......... 41% 214M 8s Step #1: 928500K .......... .......... .......... .......... .......... 41% 205M 8s Step #1: 928550K .......... .......... .......... .......... .......... 41% 165M 8s Step #1: 928600K .......... .......... .......... .......... .......... 41% 192M 8s Step #1: 928650K .......... .......... .......... .......... .......... 41% 194M 8s Step #1: 928700K .......... .......... .......... .......... .......... 41% 196M 8s Step #1: 928750K .......... .......... .......... .......... .......... 41% 177M 8s Step #1: 928800K .......... .......... .......... .......... .......... 41% 207M 8s Step #1: 928850K .......... .......... .......... .......... .......... 41% 209M 8s Step #1: 928900K .......... .......... .......... .......... .......... 41% 207M 8s Step #1: 928950K .......... .......... .......... .......... .......... 41% 167M 8s Step #1: 929000K .......... .......... .......... .......... .......... 41% 191M 8s Step #1: 929050K .......... .......... .......... .......... .......... 41% 205M 8s Step #1: 929100K .......... .......... .......... .......... .......... 41% 208M 8s Step #1: 929150K .......... .......... .......... .......... .......... 41% 161M 8s Step #1: 929200K .......... .......... .......... .......... .......... 41% 200M 8s Step #1: 929250K .......... .......... .......... .......... .......... 41% 66.9M 8s Step #1: 929300K .......... .......... .......... .......... .......... 41% 220M 8s Step #1: 929350K .......... .......... .......... .......... .......... 41% 183M 8s Step #1: 929400K .......... .......... .......... .......... .......... 41% 195M 8s Step #1: 929450K .......... .......... .......... .......... .......... 41% 201M 8s Step #1: 929500K .......... .......... .......... .......... .......... 41% 189M 8s Step #1: 929550K .......... .......... .......... .......... .......... 41% 174M 8s Step #1: 929600K .......... .......... .......... .......... .......... 41% 207M 8s Step #1: 929650K .......... .......... .......... .......... .......... 41% 189M 8s Step #1: 929700K .......... .......... .......... .......... .......... 41% 180M 8s Step #1: 929750K .......... .......... .......... .......... .......... 41% 183M 8s Step #1: 929800K .......... .......... .......... .......... .......... 41% 186M 8s Step #1: 929850K .......... .......... .......... .......... .......... 41% 189M 8s Step #1: 929900K .......... .......... .......... .......... .......... 41% 202M 8s Step #1: 929950K .......... .......... .......... .......... .......... 41% 169M 8s Step #1: 930000K .......... .......... .......... .......... .......... 41% 191M 8s Step #1: 930050K .......... .......... .......... .......... .......... 41% 207M 8s Step #1: 930100K .......... .......... .......... .......... .......... 41% 196M 8s Step #1: 930150K .......... .......... .......... .......... .......... 41% 180M 8s Step #1: 930200K .......... .......... .......... .......... .......... 41% 189M 8s Step #1: 930250K .......... .......... .......... .......... .......... 41% 212M 8s Step #1: 930300K .......... .......... .......... .......... .......... 41% 187M 8s Step #1: 930350K .......... .......... .......... .......... .......... 41% 163M 8s Step #1: 930400K .......... .......... .......... .......... .......... 41% 164M 8s Step #1: 930450K .......... .......... .......... .......... .......... 41% 187M 8s Step #1: 930500K .......... .......... .......... .......... .......... 41% 205M 8s Step #1: 930550K .......... .......... .......... .......... .......... 41% 168M 8s Step #1: 930600K .......... .......... .......... .......... .......... 41% 200M 8s Step #1: 930650K .......... .......... .......... .......... .......... 41% 201M 8s Step #1: 930700K .......... .......... .......... .......... .......... 41% 208M 8s Step #1: 930750K .......... .......... .......... .......... .......... 41% 166M 8s Step #1: 930800K .......... .......... .......... .......... .......... 41% 191M 8s Step #1: 930850K .......... .......... .......... .......... .......... 41% 168M 8s Step #1: 930900K .......... .......... .......... .......... .......... 41% 183M 8s Step #1: 930950K .......... .......... .......... .......... .......... 41% 176M 8s Step #1: 931000K .......... .......... .......... .......... .......... 41% 194M 8s Step #1: 931050K .......... .......... .......... .......... .......... 41% 212M 8s Step #1: 931100K .......... .......... .......... .......... .......... 41% 198M 8s Step #1: 931150K .......... .......... .......... .......... .......... 41% 178M 8s Step #1: 931200K .......... .......... .......... .......... .......... 41% 215M 8s Step #1: 931250K .......... .......... .......... .......... .......... 41% 200M 8s Step #1: 931300K .......... .......... .......... .......... .......... 41% 70.3M 8s Step #1: 931350K .......... .......... .......... .......... .......... 41% 169M 8s Step #1: 931400K .......... .......... .......... .......... .......... 41% 214M 8s Step #1: 931450K .......... .......... .......... .......... .......... 41% 212M 8s Step #1: 931500K .......... .......... .......... .......... .......... 41% 198M 8s Step #1: 931550K .......... .......... .......... .......... .......... 41% 161M 8s Step #1: 931600K .......... .......... .......... .......... .......... 41% 211M 8s Step #1: 931650K .......... .......... .......... .......... .......... 41% 211M 8s Step #1: 931700K .......... .......... .......... .......... .......... 41% 211M 8s Step #1: 931750K .......... .......... .......... .......... .......... 41% 165M 8s Step #1: 931800K .......... .......... .......... .......... .......... 41% 210M 8s Step #1: 931850K .......... .......... .......... .......... .......... 41% 206M 8s Step #1: 931900K .......... .......... .......... .......... .......... 41% 199M 8s Step #1: 931950K .......... .......... .......... .......... .......... 41% 181M 8s Step #1: 932000K .......... .......... .......... .......... .......... 41% 184M 8s Step #1: 932050K .......... .......... .......... .......... .......... 41% 203M 8s Step #1: 932100K .......... .......... .......... .......... .......... 41% 208M 8s Step #1: 932150K .......... .......... .......... .......... .......... 41% 174M 8s Step #1: 932200K .......... .......... .......... .......... .......... 41% 214M 8s Step #1: 932250K .......... .......... .......... .......... .......... 41% 183M 8s Step #1: 932300K .......... .......... .......... .......... .......... 41% 209M 8s Step #1: 932350K .......... .......... .......... .......... .......... 41% 170M 8s Step #1: 932400K .......... .......... .......... .......... .......... 41% 211M 8s Step #1: 932450K .......... .......... .......... .......... .......... 41% 209M 8s Step #1: 932500K .......... .......... .......... .......... .......... 41% 189M 8s Step #1: 932550K .......... .......... .......... .......... .......... 41% 200M 8s Step #1: 932600K .......... .......... .......... .......... .......... 41% 208M 8s Step #1: 932650K .......... .......... .......... .......... .......... 41% 193M 8s Step #1: 932700K .......... .......... .......... .......... .......... 41% 199M 8s Step #1: 932750K .......... .......... .......... .......... .......... 41% 179M 8s Step #1: 932800K .......... .......... .......... .......... .......... 41% 179M 8s Step #1: 932850K .......... .......... .......... .......... .......... 41% 207M 8s Step #1: 932900K .......... .......... .......... .......... .......... 41% 207M 8s Step #1: 932950K .......... .......... .......... .......... .......... 41% 165M 8s Step #1: 933000K .......... .......... .......... .......... .......... 41% 206M 8s Step #1: 933050K .......... .......... .......... .......... .......... 41% 187M 8s Step #1: 933100K .......... .......... .......... .......... .......... 41% 207M 8s Step #1: 933150K .......... .......... .......... .......... .......... 41% 172M 8s Step #1: 933200K .......... .......... .......... .......... .......... 41% 221M 8s Step #1: 933250K .......... .......... .......... .......... .......... 41% 209M 8s Step #1: 933300K .......... .......... .......... .......... .......... 41% 190M 8s Step #1: 933350K .......... .......... .......... .......... .......... 41% 66.0M 8s Step #1: 933400K .......... .......... .......... .......... .......... 41% 212M 8s Step #1: 933450K .......... .......... .......... .......... .......... 41% 212M 8s Step #1: 933500K .......... .......... .......... .......... .......... 41% 216M 8s Step #1: 933550K .......... .......... .......... .......... .......... 41% 147M 8s Step #1: 933600K .......... .......... .......... .......... .......... 41% 222M 8s Step #1: 933650K .......... .......... .......... .......... .......... 41% 180M 8s Step #1: 933700K .......... .......... .......... .......... .......... 41% 197M 8s Step #1: 933750K .......... .......... .......... .......... .......... 41% 176M 8s Step #1: 933800K .......... .......... .......... .......... .......... 41% 198M 8s Step #1: 933850K .......... .......... .......... .......... .......... 41% 210M 8s Step #1: 933900K .......... .......... .......... .......... .......... 41% 198M 8s Step #1: 933950K .......... .......... .......... .......... .......... 41% 166M 8s Step #1: 934000K .......... .......... .......... .......... .......... 41% 210M 8s Step #1: 934050K .......... .......... .......... .......... .......... 41% 195M 8s Step #1: 934100K .......... .......... .......... .......... .......... 41% 198M 8s Step #1: 934150K .......... .......... .......... .......... .......... 41% 171M 8s Step #1: 934200K .......... .......... .......... .......... .......... 41% 184M 8s Step #1: 934250K .......... .......... .......... .......... .......... 41% 195M 8s Step #1: 934300K .......... .......... .......... .......... .......... 41% 195M 8s Step #1: 934350K .......... .......... .......... .......... .......... 41% 163M 8s Step #1: 934400K .......... .......... .......... .......... .......... 41% 187M 8s Step #1: 934450K .......... .......... .......... .......... .......... 41% 205M 8s Step #1: 934500K .......... .......... .......... .......... .......... 41% 203M 8s Step #1: 934550K .......... .......... .......... .......... .......... 41% 175M 8s Step #1: 934600K .......... .......... .......... .......... .......... 41% 186M 8s Step #1: 934650K .......... .......... .......... .......... .......... 41% 202M 8s Step #1: 934700K .......... .......... .......... .......... .......... 41% 199M 8s Step #1: 934750K .......... .......... .......... .......... .......... 41% 149M 8s Step #1: 934800K .......... .......... .......... .......... .......... 41% 193M 8s Step #1: 934850K .......... .......... .......... .......... .......... 41% 225M 8s Step #1: 934900K .......... .......... .......... .......... .......... 41% 213M 8s Step #1: 934950K .......... .......... .......... .......... .......... 41% 163M 8s Step #1: 935000K .......... .......... .......... .......... .......... 41% 202M 8s Step #1: 935050K .......... .......... .......... .......... .......... 41% 203M 8s Step #1: 935100K .......... .......... .......... .......... .......... 41% 207M 8s Step #1: 935150K .......... .......... .......... .......... .......... 41% 164M 8s Step #1: 935200K .......... .......... .......... .......... .......... 41% 207M 8s Step #1: 935250K .......... .......... .......... .......... .......... 41% 205M 8s Step #1: 935300K .......... .......... .......... .......... .......... 41% 206M 8s Step #1: 935350K .......... .......... .......... .......... .......... 41% 170M 8s Step #1: 935400K .......... .......... .......... .......... .......... 41% 69.6M 8s Step #1: 935450K .......... .......... .......... .......... .......... 41% 205M 8s Step #1: 935500K .......... .......... .......... .......... .......... 41% 218M 8s Step #1: 935550K .......... .......... .......... .......... .......... 41% 175M 8s Step #1: 935600K .......... .......... .......... .......... .......... 41% 178M 8s Step #1: 935650K .......... .......... .......... .......... .......... 41% 208M 8s Step #1: 935700K .......... .......... .......... .......... .......... 41% 206M 8s Step #1: 935750K .......... .......... .......... .......... .......... 41% 184M 8s Step #1: 935800K .......... .......... .......... .......... .......... 41% 199M 8s Step #1: 935850K .......... .......... .......... .......... .......... 41% 181M 8s Step #1: 935900K .......... .......... .......... .......... .......... 41% 194M 8s Step #1: 935950K .......... .......... .......... .......... .......... 41% 177M 8s Step #1: 936000K .......... .......... .......... .......... .......... 41% 190M 8s Step #1: 936050K .......... .......... .......... .......... .......... 41% 176M 8s Step #1: 936100K .......... .......... .......... .......... .......... 41% 183M 8s Step #1: 936150K .......... .......... .......... .......... .......... 41% 181M 8s Step #1: 936200K .......... .......... .......... .......... .......... 41% 184M 8s Step #1: 936250K .......... .......... .......... .......... .......... 41% 205M 8s Step #1: 936300K .......... .......... .......... .......... .......... 41% 198M 8s Step #1: 936350K .......... .......... .......... .......... .......... 41% 166M 8s Step #1: 936400K .......... .......... .......... .......... .......... 41% 200M 8s Step #1: 936450K .......... .......... .......... .......... .......... 41% 199M 8s Step #1: 936500K .......... .......... .......... .......... .......... 41% 208M 8s Step #1: 936550K .......... .......... .......... .......... .......... 41% 176M 8s Step #1: 936600K .......... .......... .......... .......... .......... 41% 187M 8s Step #1: 936650K .......... .......... .......... .......... .......... 41% 187M 8s Step #1: 936700K .......... .......... .......... .......... .......... 41% 201M 8s Step #1: 936750K .......... .......... .......... .......... .......... 41% 173M 8s Step #1: 936800K .......... .......... .......... .......... .......... 41% 172M 8s Step #1: 936850K .......... .......... .......... .......... .......... 41% 182M 8s Step #1: 936900K .......... .......... .......... .......... .......... 41% 214M 8s Step #1: 936950K .......... .......... .......... .......... .......... 41% 172M 8s Step #1: 937000K .......... .......... .......... .......... .......... 41% 190M 8s Step #1: 937050K .......... .......... .......... .......... .......... 41% 192M 8s Step #1: 937100K .......... .......... .......... .......... .......... 41% 196M 8s Step #1: 937150K .......... .......... .......... .......... .......... 41% 170M 8s Step #1: 937200K .......... .......... .......... .......... .......... 41% 206M 8s Step #1: 937250K .......... .......... .......... .......... .......... 41% 190M 8s Step #1: 937300K .......... .......... .......... .......... .......... 41% 205M 8s Step #1: 937350K .......... .......... .......... .......... .......... 41% 165M 8s Step #1: 937400K .......... .......... .......... .......... .......... 41% 189M 8s Step #1: 937450K .......... .......... .......... .......... .......... 41% 67.5M 8s Step #1: 937500K .......... .......... .......... .......... .......... 41% 204M 8s Step #1: 937550K .......... .......... .......... .......... .......... 41% 184M 8s Step #1: 937600K .......... .......... .......... .......... .......... 41% 209M 8s Step #1: 937650K .......... .......... .......... .......... .......... 41% 183M 8s Step #1: 937700K .......... .......... .......... .......... .......... 41% 191M 8s Step #1: 937750K .......... .......... .......... .......... .......... 41% 167M 8s Step #1: 937800K .......... .......... .......... .......... .......... 41% 218M 8s Step #1: 937850K .......... .......... .......... .......... .......... 41% 203M 8s Step #1: 937900K .......... .......... .......... .......... .......... 41% 201M 8s Step #1: 937950K .......... .......... .......... .......... .......... 41% 155M 8s Step #1: 938000K .......... .......... .......... .......... .......... 41% 199M 8s Step #1: 938050K .......... .......... .......... .......... .......... 41% 196M 8s Step #1: 938100K .......... .......... .......... .......... .......... 41% 204M 8s Step #1: 938150K .......... .......... .......... .......... .......... 41% 176M 8s Step #1: 938200K .......... .......... .......... .......... .......... 41% 187M 8s Step #1: 938250K .......... .......... .......... .......... .......... 41% 191M 8s Step #1: 938300K .......... .......... .......... .......... .......... 41% 204M 8s Step #1: 938350K .......... .......... .......... .......... .......... 41% 175M 8s Step #1: 938400K .......... .......... .......... .......... .......... 41% 191M 8s Step #1: 938450K .......... .......... .......... .......... .......... 41% 199M 8s Step #1: 938500K .......... .......... .......... .......... .......... 41% 197M 8s Step #1: 938550K .......... .......... .......... .......... .......... 41% 166M 8s Step #1: 938600K .......... .......... .......... .......... .......... 41% 200M 8s Step #1: 938650K .......... .......... .......... .......... .......... 41% 191M 8s Step #1: 938700K .......... .......... .......... .......... .......... 41% 192M 8s Step #1: 938750K .......... .......... .......... .......... .......... 41% 158M 8s Step #1: 938800K .......... .......... .......... .......... .......... 41% 201M 8s Step #1: 938850K .......... .......... .......... .......... .......... 41% 201M 8s Step #1: 938900K .......... .......... .......... .......... .......... 41% 182M 8s Step #1: 938950K .......... .......... .......... .......... .......... 41% 173M 8s Step #1: 939000K .......... .......... .......... .......... .......... 41% 190M 8s Step #1: 939050K .......... .......... .......... .......... .......... 41% 209M 8s Step #1: 939100K .......... .......... .......... .......... .......... 41% 189M 8s Step #1: 939150K .......... .......... .......... .......... .......... 41% 164M 8s Step #1: 939200K .......... .......... .......... .......... .......... 41% 178M 8s Step #1: 939250K .......... .......... .......... .......... .......... 41% 189M 8s Step #1: 939300K .......... .......... .......... .......... .......... 41% 206M 8s Step #1: 939350K .......... .......... .......... .......... .......... 41% 179M 8s Step #1: 939400K .......... .......... .......... .......... .......... 41% 202M 8s Step #1: 939450K .......... .......... .......... .......... .......... 41% 197M 8s Step #1: 939500K .......... .......... .......... .......... .......... 41% 68.5M 8s Step #1: 939550K .......... .......... .......... .......... .......... 41% 159M 8s Step #1: 939600K .......... .......... .......... .......... .......... 41% 202M 8s Step #1: 939650K .......... .......... .......... .......... .......... 41% 204M 8s Step #1: 939700K .......... .......... .......... .......... .......... 41% 187M 8s Step #1: 939750K .......... .......... .......... .......... .......... 41% 192M 8s Step #1: 939800K .......... .......... .......... .......... .......... 41% 194M 8s Step #1: 939850K .......... .......... .......... .......... .......... 41% 191M 8s Step #1: 939900K .......... .......... .......... .......... .......... 41% 209M 8s Step #1: 939950K .......... .......... .......... .......... .......... 41% 166M 8s Step #1: 940000K .......... .......... .......... .......... .......... 41% 191M 8s Step #1: 940050K .......... .......... .......... .......... .......... 41% 207M 8s Step #1: 940100K .......... .......... .......... .......... .......... 41% 199M 8s Step #1: 940150K .......... .......... .......... .......... .......... 41% 196M 8s Step #1: 940200K .......... .......... .......... .......... .......... 41% 223M 8s Step #1: 940250K .......... .......... .......... .......... .......... 41% 224M 8s Step #1: 940300K .......... .......... .......... .......... .......... 41% 202M 8s Step #1: 940350K .......... .......... .......... .......... .......... 41% 160M 8s Step #1: 940400K .......... .......... .......... .......... .......... 41% 209M 8s Step #1: 940450K .......... .......... .......... .......... .......... 41% 194M 8s Step #1: 940500K .......... .......... .......... .......... .......... 41% 191M 8s Step #1: 940550K .......... .......... .......... .......... .......... 41% 184M 8s Step #1: 940600K .......... .......... .......... .......... .......... 41% 177M 8s Step #1: 940650K .......... .......... .......... .......... .......... 41% 202M 8s Step #1: 940700K .......... .......... .......... .......... .......... 41% 171M 8s Step #1: 940750K .......... .......... .......... .......... .......... 41% 168M 8s Step #1: 940800K .......... .......... .......... .......... .......... 41% 195M 8s Step #1: 940850K .......... .......... .......... .......... .......... 41% 190M 8s Step #1: 940900K .......... .......... .......... .......... .......... 41% 208M 8s Step #1: 940950K .......... .......... .......... .......... .......... 41% 187M 8s Step #1: 941000K .......... .......... .......... .......... .......... 41% 175M 8s Step #1: 941050K .......... .......... .......... .......... .......... 41% 177M 8s Step #1: 941100K .......... .......... .......... .......... .......... 41% 210M 8s Step #1: 941150K .......... .......... .......... .......... .......... 41% 173M 8s Step #1: 941200K .......... .......... .......... .......... .......... 41% 192M 8s Step #1: 941250K .......... .......... .......... .......... .......... 41% 190M 8s Step #1: 941300K .......... .......... .......... .......... .......... 41% 206M 8s Step #1: 941350K .......... .......... .......... .......... .......... 41% 186M 8s Step #1: 941400K .......... .......... .......... .......... .......... 41% 187M 8s Step #1: 941450K .......... .......... .......... .......... .......... 41% 192M 8s Step #1: 941500K .......... .......... .......... .......... .......... 41% 203M 8s Step #1: 941550K .......... .......... .......... .......... .......... 41% 63.6M 8s Step #1: 941600K .......... .......... .......... .......... .......... 41% 187M 8s Step #1: 941650K .......... .......... .......... .......... .......... 41% 206M 8s Step #1: 941700K .......... .......... .......... .......... .......... 41% 212M 8s Step #1: 941750K .......... .......... .......... .......... .......... 41% 155M 8s Step #1: 941800K .......... .......... .......... .......... .......... 41% 208M 8s Step #1: 941850K .......... .......... .......... .......... .......... 41% 216M 8s Step #1: 941900K .......... .......... .......... .......... .......... 41% 193M 8s Step #1: 941950K .......... .......... .......... .......... .......... 41% 167M 8s Step #1: 942000K .......... .......... .......... .......... .......... 41% 216M 8s Step #1: 942050K .......... .......... .......... .......... .......... 41% 197M 8s Step #1: 942100K .......... .......... .......... .......... .......... 41% 211M 8s Step #1: 942150K .......... .......... .......... .......... .......... 41% 174M 8s Step #1: 942200K .......... .......... .......... .......... .......... 41% 218M 8s Step #1: 942250K .......... .......... .......... .......... .......... 41% 198M 8s Step #1: 942300K .......... .......... .......... .......... .......... 41% 198M 8s Step #1: 942350K .......... .......... .......... .......... .......... 41% 138M 8s Step #1: 942400K .......... .......... .......... .......... .......... 41% 201M 8s Step #1: 942450K .......... .......... .......... .......... .......... 41% 217M 8s Step #1: 942500K .......... .......... .......... .......... .......... 41% 192M 8s Step #1: 942550K .......... .......... .......... .......... .......... 41% 160M 8s Step #1: 942600K .......... .......... .......... .......... .......... 41% 199M 8s Step #1: 942650K .......... .......... .......... .......... .......... 41% 210M 8s Step #1: 942700K .......... .......... .......... .......... .......... 41% 194M 8s Step #1: 942750K .......... .......... .......... .......... .......... 41% 156M 8s Step #1: 942800K .......... .......... .......... .......... .......... 41% 213M 8s Step #1: 942850K .......... .......... .......... .......... .......... 41% 212M 8s Step #1: 942900K .......... .......... .......... .......... .......... 41% 195M 8s Step #1: 942950K .......... .......... .......... .......... .......... 41% 176M 8s Step #1: 943000K .......... .......... .......... .......... .......... 41% 190M 8s Step #1: 943050K .......... .......... .......... .......... .......... 41% 219M 8s Step #1: 943100K .......... .......... .......... .......... .......... 41% 203M 8s Step #1: 943150K .......... .......... .......... .......... .......... 41% 166M 8s Step #1: 943200K .......... .......... .......... .......... .......... 41% 206M 8s Step #1: 943250K .......... .......... .......... .......... .......... 41% 189M 8s Step #1: 943300K .......... .......... .......... .......... .......... 41% 202M 8s Step #1: 943350K .......... .......... .......... .......... .......... 41% 171M 8s Step #1: 943400K .......... .......... .......... .......... .......... 41% 209M 8s Step #1: 943450K .......... .......... .......... .......... .......... 41% 207M 8s Step #1: 943500K .......... .......... .......... .......... .......... 41% 201M 8s Step #1: 943550K .......... .......... .......... .......... .......... 41% 153M 8s Step #1: 943600K .......... .......... .......... .......... .......... 41% 70.5M 8s Step #1: 943650K .......... .......... .......... .......... .......... 41% 212M 8s Step #1: 943700K .......... .......... .......... .......... .......... 41% 189M 8s Step #1: 943750K .......... .......... .......... .......... .......... 41% 184M 8s Step #1: 943800K .......... .......... .......... .......... .......... 41% 207M 8s Step #1: 943850K .......... .......... .......... .......... .......... 41% 194M 8s Step #1: 943900K .......... .......... .......... .......... .......... 41% 227M 8s Step #1: 943950K .......... .......... .......... .......... .......... 41% 179M 8s Step #1: 944000K .......... .......... .......... .......... .......... 41% 174M 8s Step #1: 944050K .......... .......... .......... .......... .......... 41% 199M 8s Step #1: 944100K .......... .......... .......... .......... .......... 41% 194M 8s Step #1: 944150K .......... .......... .......... .......... .......... 41% 186M 8s Step #1: 944200K .......... .......... .......... .......... .......... 41% 184M 8s Step #1: 944250K .......... .......... .......... .......... .......... 41% 202M 8s Step #1: 944300K .......... .......... .......... .......... .......... 41% 204M 8s Step #1: 944350K .......... .......... .......... .......... .......... 41% 171M 8s Step #1: 944400K .......... .......... .......... .......... .......... 41% 193M 8s Step #1: 944450K .......... .......... .......... .......... .......... 41% 198M 8s Step #1: 944500K .......... .......... .......... .......... .......... 41% 198M 8s Step #1: 944550K .......... .......... .......... .......... .......... 41% 174M 8s Step #1: 944600K .......... .......... .......... .......... .......... 41% 202M 8s Step #1: 944650K .......... .......... .......... .......... .......... 41% 200M 8s Step #1: 944700K .......... .......... .......... .......... .......... 41% 207M 8s Step #1: 944750K .......... .......... .......... .......... .......... 41% 163M 8s Step #1: 944800K .......... .......... .......... .......... .......... 41% 183M 8s Step #1: 944850K .......... .......... .......... .......... .......... 41% 188M 8s Step #1: 944900K .......... .......... .......... .......... .......... 41% 194M 8s Step #1: 944950K .......... .......... .......... .......... .......... 41% 183M 8s Step #1: 945000K .......... .......... .......... .......... .......... 41% 189M 8s Step #1: 945050K .......... .......... .......... .......... .......... 41% 189M 8s Step #1: 945100K .......... .......... .......... .......... .......... 41% 204M 8s Step #1: 945150K .......... .......... .......... .......... .......... 41% 164M 8s Step #1: 945200K .......... .......... .......... .......... .......... 41% 199M 8s Step #1: 945250K .......... .......... .......... .......... .......... 41% 186M 8s Step #1: 945300K .......... .......... .......... .......... .......... 41% 187M 8s Step #1: 945350K .......... .......... .......... .......... .......... 41% 192M 8s Step #1: 945400K .......... .......... .......... .......... .......... 41% 206M 8s Step #1: 945450K .......... .......... .......... .......... .......... 41% 201M 8s Step #1: 945500K .......... .......... .......... .......... .......... 41% 199M 8s Step #1: 945550K .......... .......... .......... .......... .......... 41% 178M 8s Step #1: 945600K .......... .......... .......... .......... .......... 41% 180M 8s Step #1: 945650K .......... .......... .......... .......... .......... 41% 69.6M 8s Step #1: 945700K .......... .......... .......... .......... .......... 41% 226M 8s Step #1: 945750K .......... .......... .......... .......... .......... 41% 176M 8s Step #1: 945800K .......... .......... .......... .......... .......... 41% 199M 8s Step #1: 945850K .......... .......... .......... .......... .......... 41% 190M 8s Step #1: 945900K .......... .......... .......... .......... .......... 41% 215M 8s Step #1: 945950K .......... .......... .......... .......... .......... 41% 178M 8s Step #1: 946000K .......... .......... .......... .......... .......... 41% 198M 8s Step #1: 946050K .......... .......... .......... .......... .......... 41% 199M 8s Step #1: 946100K .......... .......... .......... .......... .......... 41% 201M 8s Step #1: 946150K .......... .......... .......... .......... .......... 41% 183M 8s Step #1: 946200K .......... .......... .......... .......... .......... 42% 207M 8s Step #1: 946250K .......... .......... .......... .......... .......... 42% 215M 8s Step #1: 946300K .......... .......... .......... .......... .......... 42% 205M 8s Step #1: 946350K .......... .......... .......... .......... .......... 42% 152M 8s Step #1: 946400K .......... .......... .......... .......... .......... 42% 202M 8s Step #1: 946450K .......... .......... .......... .......... .......... 42% 186M 8s Step #1: 946500K .......... .......... .......... .......... .......... 42% 196M 8s Step #1: 946550K .......... .......... .......... .......... .......... 42% 186M 8s Step #1: 946600K .......... .......... .......... .......... .......... 42% 193M 8s Step #1: 946650K .......... .......... .......... .......... .......... 42% 202M 8s Step #1: 946700K .......... .......... .......... .......... .......... 42% 220M 8s Step #1: 946750K .......... .......... .......... .......... .......... 42% 184M 8s Step #1: 946800K .......... .......... .......... .......... .......... 42% 200M 8s Step #1: 946850K .......... .......... .......... .......... .......... 42% 186M 8s Step #1: 946900K .......... .......... .......... .......... .......... 42% 204M 8s Step #1: 946950K .......... .......... .......... .......... .......... 42% 188M 8s Step #1: 947000K .......... .......... .......... .......... .......... 42% 224M 8s Step #1: 947050K .......... .......... .......... .......... .......... 42% 191M 8s Step #1: 947100K .......... .......... .......... .......... .......... 42% 192M 8s Step #1: 947150K .......... .......... .......... .......... .......... 42% 171M 8s Step #1: 947200K .......... .......... .......... .......... .......... 42% 198M 8s Step #1: 947250K .......... .......... .......... .......... .......... 42% 203M 8s Step #1: 947300K .......... .......... .......... .......... .......... 42% 200M 8s Step #1: 947350K .......... .......... .......... .......... .......... 42% 191M 8s Step #1: 947400K .......... .......... .......... .......... .......... 42% 186M 8s Step #1: 947450K .......... .......... .......... .......... .......... 42% 204M 8s Step #1: 947500K .......... .......... .......... .......... .......... 42% 212M 8s Step #1: 947550K .......... .......... .......... .......... .......... 42% 178M 8s Step #1: 947600K .......... .......... .......... .......... .......... 42% 179M 8s Step #1: 947650K .......... .......... .......... .......... .......... 42% 208M 8s Step #1: 947700K .......... .......... .......... .......... .......... 42% 70.1M 8s Step #1: 947750K .......... .......... .......... .......... .......... 42% 174M 8s Step #1: 947800K .......... .......... .......... .......... .......... 42% 207M 8s Step #1: 947850K .......... .......... .......... .......... .......... 42% 194M 8s Step #1: 947900K .......... .......... .......... .......... .......... 42% 206M 8s Step #1: 947950K .......... .......... .......... .......... .......... 42% 176M 8s Step #1: 948000K .......... .......... .......... .......... .......... 42% 193M 8s Step #1: 948050K .......... .......... .......... .......... .......... 42% 220M 8s Step #1: 948100K .......... .......... .......... .......... .......... 42% 207M 8s Step #1: 948150K .......... .......... .......... .......... .......... 42% 179M 8s Step #1: 948200K .......... .......... .......... .......... .......... 42% 214M 8s Step #1: 948250K .......... .......... .......... .......... .......... 42% 190M 8s Step #1: 948300K .......... .......... .......... .......... .......... 42% 220M 8s Step #1: 948350K .......... .......... .......... .......... .......... 42% 163M 8s Step #1: 948400K .......... .......... .......... .......... .......... 42% 207M 8s Step #1: 948450K .......... .......... .......... .......... .......... 42% 218M 8s Step #1: 948500K .......... .......... .......... .......... .......... 42% 198M 8s Step #1: 948550K .......... .......... .......... .......... .......... 42% 170M 8s Step #1: 948600K .......... .......... .......... .......... .......... 42% 216M 8s Step #1: 948650K .......... .......... .......... .......... .......... 42% 187M 8s Step #1: 948700K .......... .......... .......... .......... .......... 42% 208M 8s Step #1: 948750K .......... .......... .......... .......... .......... 42% 176M 8s Step #1: 948800K .......... .......... .......... .......... .......... 42% 155M 8s Step #1: 948850K .......... .......... .......... .......... .......... 42% 202M 8s Step #1: 948900K .......... .......... .......... .......... .......... 42% 194M 8s Step #1: 948950K .......... .......... .......... .......... .......... 42% 165M 8s Step #1: 949000K .......... .......... .......... .......... .......... 42% 211M 8s Step #1: 949050K .......... .......... .......... .......... .......... 42% 219M 8s Step #1: 949100K .......... .......... .......... .......... .......... 42% 214M 8s Step #1: 949150K .......... .......... .......... .......... .......... 42% 158M 8s Step #1: 949200K .......... .......... .......... .......... .......... 42% 209M 8s Step #1: 949250K .......... .......... .......... .......... .......... 42% 214M 8s Step #1: 949300K .......... .......... .......... .......... .......... 42% 205M 8s Step #1: 949350K .......... .......... .......... .......... .......... 42% 173M 8s Step #1: 949400K .......... .......... .......... .......... .......... 42% 196M 8s Step #1: 949450K .......... .......... .......... .......... .......... 42% 211M 8s Step #1: 949500K .......... .......... .......... .......... .......... 42% 205M 8s Step #1: 949550K .......... .......... .......... .......... .......... 42% 162M 8s Step #1: 949600K .......... .......... .......... .......... .......... 42% 208M 8s Step #1: 949650K .......... .......... .......... .......... .......... 42% 171M 8s Step #1: 949700K .......... .......... .......... .......... .......... 42% 202M 8s Step #1: 949750K .......... .......... .......... .......... .......... 42% 65.1M 8s Step #1: 949800K .......... .......... .......... .......... .......... 42% 219M 8s Step #1: 949850K .......... .......... .......... .......... .......... 42% 228M 8s Step #1: 949900K .......... .......... .......... .......... .......... 42% 216M 8s Step #1: 949950K .......... .......... .......... .......... .......... 42% 163M 8s Step #1: 950000K .......... .......... .......... .......... .......... 42% 211M 8s Step #1: 950050K .......... .......... .......... .......... .......... 42% 203M 8s Step #1: 950100K .......... .......... .......... .......... .......... 42% 218M 8s Step #1: 950150K .......... .......... .......... .......... .......... 42% 170M 8s Step #1: 950200K .......... .......... .......... .......... .......... 42% 174M 8s Step #1: 950250K .......... .......... .......... .......... .......... 42% 182M 8s Step #1: 950300K .......... .......... .......... .......... .......... 42% 201M 8s Step #1: 950350K .......... .......... .......... .......... .......... 42% 183M 8s Step #1: 950400K .......... .......... .......... .......... .......... 42% 205M 8s Step #1: 950450K .......... .......... .......... .......... .......... 42% 178M 8s Step #1: 950500K .......... .......... .......... .......... .......... 42% 202M 8s Step #1: 950550K .......... .......... .......... .......... .......... 42% 182M 8s Step #1: 950600K .......... .......... .......... .......... .......... 42% 193M 8s Step #1: 950650K .......... .......... .......... .......... .......... 42% 181M 8s Step #1: 950700K .......... .......... .......... .......... .......... 42% 197M 8s Step #1: 950750K .......... .......... .......... .......... .......... 42% 172M 8s Step #1: 950800K .......... .......... .......... .......... .......... 42% 207M 8s Step #1: 950850K .......... .......... .......... .......... .......... 42% 202M 8s Step #1: 950900K .......... .......... .......... .......... .......... 42% 203M 8s Step #1: 950950K .......... .......... .......... .......... .......... 42% 168M 8s Step #1: 951000K .......... .......... .......... .......... .......... 42% 203M 8s Step #1: 951050K .......... .......... .......... .......... .......... 42% 184M 8s Step #1: 951100K .......... .......... .......... .......... .......... 42% 193M 8s Step #1: 951150K .......... .......... .......... .......... .......... 42% 175M 8s Step #1: 951200K .......... .......... .......... .......... .......... 42% 184M 8s Step #1: 951250K .......... .......... .......... .......... .......... 42% 196M 8s Step #1: 951300K .......... .......... .......... .......... .......... 42% 206M 8s Step #1: 951350K .......... .......... .......... .......... .......... 42% 183M 8s Step #1: 951400K .......... .......... .......... .......... .......... 42% 201M 8s Step #1: 951450K .......... .......... .......... .......... .......... 42% 180M 8s Step #1: 951500K .......... .......... .......... .......... .......... 42% 208M 8s Step #1: 951550K .......... .......... .......... .......... .......... 42% 168M 8s Step #1: 951600K .......... .......... .......... .......... .......... 42% 206M 8s Step #1: 951650K .......... .......... .......... .......... .......... 42% 205M 8s Step #1: 951700K .......... .......... .......... .......... .......... 42% 182M 8s Step #1: 951750K .......... .......... .......... .......... .......... 42% 185M 8s Step #1: 951800K .......... .......... .......... .......... .......... 42% 69.5M 8s Step #1: 951850K .......... .......... .......... .......... .......... 42% 215M 8s Step #1: 951900K .......... .......... .......... .......... .......... 42% 181M 8s Step #1: 951950K .......... .......... .......... .......... .......... 42% 182M 8s Step #1: 952000K .......... .......... .......... .......... .......... 42% 195M 8s Step #1: 952050K .......... .......... .......... .......... .......... 42% 193M 8s Step #1: 952100K .......... .......... .......... .......... .......... 42% 193M 8s Step #1: 952150K .......... .......... .......... .......... .......... 42% 179M 8s Step #1: 952200K .......... .......... .......... .......... .......... 42% 220M 8s Step #1: 952250K .......... .......... .......... .......... .......... 42% 219M 8s Step #1: 952300K .......... .......... .......... .......... .......... 42% 199M 8s Step #1: 952350K .......... .......... .......... .......... .......... 42% 164M 8s Step #1: 952400K .......... .......... .......... .......... .......... 42% 208M 8s Step #1: 952450K .......... .......... .......... .......... .......... 42% 209M 8s Step #1: 952500K .......... .......... .......... .......... .......... 42% 178M 8s Step #1: 952550K .......... .......... .......... .......... .......... 42% 165M 8s Step #1: 952600K .......... .......... .......... .......... .......... 42% 175M 8s Step #1: 952650K .......... .......... .......... .......... .......... 42% 218M 8s Step #1: 952700K .......... .......... .......... .......... .......... 42% 202M 8s Step #1: 952750K .......... .......... .......... .......... .......... 42% 165M 8s Step #1: 952800K .......... .......... .......... .......... .......... 42% 194M 8s Step #1: 952850K .......... .......... .......... .......... .......... 42% 195M 8s Step #1: 952900K .......... .......... .......... .......... .......... 42% 200M 8s Step #1: 952950K .......... .......... .......... .......... .......... 42% 169M 8s Step #1: 953000K .......... .......... .......... .......... .......... 42% 192M 8s Step #1: 953050K .......... .......... .......... .......... .......... 42% 205M 8s Step #1: 953100K .......... .......... .......... .......... .......... 42% 198M 8s Step #1: 953150K .......... .......... .......... .......... .......... 42% 178M 8s Step #1: 953200K .......... .......... .......... .......... .......... 42% 203M 8s Step #1: 953250K .......... .......... .......... .......... .......... 42% 191M 8s Step #1: 953300K .......... .......... .......... .......... .......... 42% 193M 8s Step #1: 953350K .......... .......... .......... .......... .......... 42% 171M 8s Step #1: 953400K .......... .......... .......... .......... .......... 42% 183M 8s Step #1: 953450K .......... .......... .......... .......... .......... 42% 204M 8s Step #1: 953500K .......... .......... .......... .......... .......... 42% 194M 8s Step #1: 953550K .......... .......... .......... .......... .......... 42% 171M 8s Step #1: 953600K .......... .......... .......... .......... .......... 42% 201M 8s Step #1: 953650K .......... .......... .......... .......... .......... 42% 209M 8s Step #1: 953700K .......... .......... .......... .......... .......... 42% 206M 8s Step #1: 953750K .......... .......... .......... .......... .......... 42% 203M 8s Step #1: 953800K .......... .......... .......... .......... .......... 42% 197M 8s Step #1: 953850K .......... .......... .......... .......... .......... 42% 68.5M 8s Step #1: 953900K .......... .......... .......... .......... .......... 42% 209M 8s Step #1: 953950K .......... .......... .......... .......... .......... 42% 190M 8s Step #1: 954000K .......... .......... .......... .......... .......... 42% 180M 8s Step #1: 954050K .......... .......... .......... .......... .......... 42% 232M 8s Step #1: 954100K .......... .......... .......... .......... .......... 42% 225M 8s Step #1: 954150K .......... .......... .......... .......... .......... 42% 205M 8s Step #1: 954200K .......... .......... .......... .......... .......... 42% 210M 8s Step #1: 954250K .......... .......... .......... .......... .......... 42% 195M 8s Step #1: 954300K .......... .......... .......... .......... .......... 42% 193M 8s Step #1: 954350K .......... .......... .......... .......... .......... 42% 179M 8s Step #1: 954400K .......... .......... .......... .......... .......... 42% 178M 8s Step #1: 954450K .......... .......... .......... .......... .......... 42% 171M 8s Step #1: 954500K .......... .......... .......... .......... .......... 42% 202M 8s Step #1: 954550K .......... .......... .......... .......... .......... 42% 169M 8s Step #1: 954600K .......... .......... .......... .......... .......... 42% 200M 8s Step #1: 954650K .......... .......... .......... .......... .......... 42% 206M 8s Step #1: 954700K .......... .......... .......... .......... .......... 42% 230M 8s Step #1: 954750K .......... .......... .......... .......... .......... 42% 169M 8s Step #1: 954800K .......... .......... .......... .......... .......... 42% 116M 8s Step #1: 954850K .......... .......... .......... .......... .......... 42% 180M 8s Step #1: 954900K .......... .......... .......... .......... .......... 42% 198M 8s Step #1: 954950K .......... .......... .......... .......... .......... 42% 182M 8s Step #1: 955000K .......... .......... .......... .......... .......... 42% 211M 8s Step #1: 955050K .......... .......... .......... .......... .......... 42% 181M 8s Step #1: 955100K .......... .......... .......... .......... .......... 42% 162M 8s Step #1: 955150K .......... .......... .......... .......... .......... 42% 159M 8s Step #1: 955200K .......... .......... .......... .......... .......... 42% 187M 8s Step #1: 955250K .......... .......... .......... .......... .......... 42% 191M 8s Step #1: 955300K .......... .......... .......... .......... .......... 42% 175M 8s Step #1: 955350K .......... .......... .......... .......... .......... 42% 202M 8s Step #1: 955400K .......... .......... .......... .......... .......... 42% 200M 8s Step #1: 955450K .......... .......... .......... .......... .......... 42% 183M 8s Step #1: 955500K .......... .......... .......... .......... .......... 42% 200M 8s Step #1: 955550K .......... .......... .......... .......... .......... 42% 157M 8s Step #1: 955600K .......... .......... .......... .......... .......... 42% 200M 8s Step #1: 955650K .......... .......... .......... .......... .......... 42% 194M 8s Step #1: 955700K .......... .......... .......... .......... .......... 42% 223M 8s Step #1: 955750K .......... .......... .......... .......... .......... 42% 173M 8s Step #1: 955800K .......... .......... .......... .......... .......... 42% 187M 8s Step #1: 955850K .......... .......... .......... .......... .......... 42% 215M 8s Step #1: 955900K .......... .......... .......... .......... .......... 42% 69.7M 8s Step #1: 955950K .......... .......... .......... .......... .......... 42% 151M 8s Step #1: 956000K .......... .......... .......... .......... .......... 42% 226M 8s Step #1: 956050K .......... .......... .......... .......... .......... 42% 197M 8s Step #1: 956100K .......... .......... .......... .......... .......... 42% 215M 8s Step #1: 956150K .......... .......... .......... .......... .......... 42% 181M 8s Step #1: 956200K .......... .......... .......... .......... .......... 42% 179M 8s Step #1: 956250K .......... .......... .......... .......... .......... 42% 206M 8s Step #1: 956300K .......... .......... .......... .......... .......... 42% 186M 8s Step #1: 956350K .......... .......... .......... .......... .......... 42% 174M 8s Step #1: 956400K .......... .......... .......... .......... .......... 42% 195M 8s Step #1: 956450K .......... .......... .......... .......... .......... 42% 220M 8s Step #1: 956500K .......... .......... .......... .......... .......... 42% 218M 8s Step #1: 956550K .......... .......... .......... .......... .......... 42% 170M 8s Step #1: 956600K .......... .......... .......... .......... .......... 42% 192M 8s Step #1: 956650K .......... .......... .......... .......... .......... 42% 191M 8s Step #1: 956700K .......... .......... .......... .......... .......... 42% 204M 8s Step #1: 956750K .......... .......... .......... .......... .......... 42% 157M 8s Step #1: 956800K .......... .......... .......... .......... .......... 42% 208M 8s Step #1: 956850K .......... .......... .......... .......... .......... 42% 202M 8s Step #1: 956900K .......... .......... .......... .......... .......... 42% 219M 8s Step #1: 956950K .......... .......... .......... .......... .......... 42% 180M 7s Step #1: 957000K .......... .......... .......... .......... .......... 42% 194M 7s Step #1: 957050K .......... .......... .......... .......... .......... 42% 233M 7s Step #1: 957100K .......... .......... .......... .......... .......... 42% 182M 7s Step #1: 957150K .......... .......... .......... .......... .......... 42% 147M 7s Step #1: 957200K .......... .......... .......... .......... .......... 42% 193M 7s Step #1: 957250K .......... .......... .......... .......... .......... 42% 195M 7s Step #1: 957300K .......... .......... .......... .......... .......... 42% 207M 7s Step #1: 957350K .......... .......... .......... .......... .......... 42% 154M 7s Step #1: 957400K .......... .......... .......... .......... .......... 42% 206M 7s Step #1: 957450K .......... .......... .......... .......... .......... 42% 208M 7s Step #1: 957500K .......... .......... .......... .......... .......... 42% 208M 7s Step #1: 957550K .......... .......... .......... .......... .......... 42% 172M 7s Step #1: 957600K .......... .......... .......... .......... .......... 42% 200M 7s Step #1: 957650K .......... .......... .......... .......... .......... 42% 196M 7s Step #1: 957700K .......... .......... .......... .......... .......... 42% 187M 7s Step #1: 957750K .......... .......... .......... .......... .......... 42% 176M 7s Step #1: 957800K .......... .......... .......... .......... .......... 42% 194M 7s Step #1: 957850K .......... .......... .......... .......... .......... 42% 192M 7s Step #1: 957900K .......... .......... .......... .......... .......... 42% 194M 7s Step #1: 957950K .......... .......... .......... .......... .......... 42% 66.6M 7s Step #1: 958000K .......... .......... .......... .......... .......... 42% 213M 7s Step #1: 958050K .......... .......... .......... .......... .......... 42% 172M 7s Step #1: 958100K .......... .......... .......... .......... .......... 42% 177M 7s Step #1: 958150K .......... .......... .......... .......... .......... 42% 185M 7s Step #1: 958200K .......... .......... .......... .......... .......... 42% 208M 7s Step #1: 958250K .......... .......... .......... .......... .......... 42% 177M 7s Step #1: 958300K .......... .......... .......... .......... .......... 42% 211M 7s Step #1: 958350K .......... .......... .......... .......... .......... 42% 178M 7s Step #1: 958400K .......... .......... .......... .......... .......... 42% 199M 7s Step #1: 958450K .......... .......... .......... .......... .......... 42% 189M 7s Step #1: 958500K .......... .......... .......... .......... .......... 42% 207M 7s Step #1: 958550K .......... .......... .......... .......... .......... 42% 163M 7s Step #1: 958600K .......... .......... .......... .......... .......... 42% 201M 7s Step #1: 958650K .......... .......... .......... .......... .......... 42% 199M 7s Step #1: 958700K .......... .......... .......... .......... .......... 42% 210M 7s Step #1: 958750K .......... .......... .......... .......... .......... 42% 177M 7s Step #1: 958800K .......... .......... .......... .......... .......... 42% 213M 7s Step #1: 958850K .......... .......... .......... .......... .......... 42% 197M 7s Step #1: 958900K .......... .......... .......... .......... .......... 42% 170M 7s Step #1: 958950K .......... .......... .......... .......... .......... 42% 183M 7s Step #1: 959000K .......... .......... .......... .......... .......... 42% 186M 7s Step #1: 959050K .......... .......... .......... .......... .......... 42% 191M 7s Step #1: 959100K .......... .......... .......... .......... .......... 42% 217M 7s Step #1: 959150K .......... .......... .......... .......... .......... 42% 161M 7s Step #1: 959200K .......... .......... .......... .......... .......... 42% 194M 7s Step #1: 959250K .......... .......... .......... .......... .......... 42% 186M 7s Step #1: 959300K .......... .......... .......... .......... .......... 42% 207M 7s Step #1: 959350K .......... .......... .......... .......... .......... 42% 181M 7s Step #1: 959400K .......... .......... .......... .......... .......... 42% 191M 7s Step #1: 959450K .......... .......... .......... .......... .......... 42% 203M 7s Step #1: 959500K .......... .......... .......... .......... .......... 42% 201M 7s Step #1: 959550K .......... .......... .......... .......... .......... 42% 157M 7s Step #1: 959600K .......... .......... .......... .......... .......... 42% 180M 7s Step #1: 959650K .......... .......... .......... .......... .......... 42% 185M 7s Step #1: 959700K .......... .......... .......... .......... .......... 42% 203M 7s Step #1: 959750K .......... .......... .......... .......... .......... 42% 168M 7s Step #1: 959800K .......... .......... .......... .......... .......... 42% 205M 7s Step #1: 959850K .......... .......... .......... .......... .......... 42% 205M 7s Step #1: 959900K .......... .......... .......... .......... .......... 42% 192M 7s Step #1: 959950K .......... .......... .......... .......... .......... 42% 164M 7s Step #1: 960000K .......... .......... .......... .......... .......... 42% 68.0M 7s Step #1: 960050K .......... .......... .......... .......... .......... 42% 222M 7s Step #1: 960100K .......... .......... .......... .......... .......... 42% 207M 7s Step #1: 960150K .......... .......... .......... .......... .......... 42% 183M 7s Step #1: 960200K .......... .......... .......... .......... .......... 42% 192M 7s Step #1: 960250K .......... .......... .......... .......... .......... 42% 208M 7s Step #1: 960300K .......... .......... .......... .......... .......... 42% 204M 7s Step #1: 960350K .......... .......... .......... .......... .......... 42% 184M 7s Step #1: 960400K .......... .......... .......... .......... .......... 42% 196M 7s Step #1: 960450K .......... .......... .......... .......... .......... 42% 195M 7s Step #1: 960500K .......... .......... .......... .......... .......... 42% 205M 7s Step #1: 960550K .......... .......... .......... .......... .......... 42% 193M 7s Step #1: 960600K .......... .......... .......... .......... .......... 42% 205M 7s Step #1: 960650K .......... .......... .......... .......... .......... 42% 193M 7s Step #1: 960700K .......... .......... .......... .......... .......... 42% 201M 7s Step #1: 960750K .......... .......... .......... .......... .......... 42% 176M 7s Step #1: 960800K .......... .......... .......... .......... .......... 42% 202M 7s Step #1: 960850K .......... .......... .......... .......... .......... 42% 237M 7s Step #1: 960900K .......... .......... .......... .......... .......... 42% 208M 7s Step #1: 960950K .......... .......... .......... .......... .......... 42% 177M 7s Step #1: 961000K .......... .......... .......... .......... .......... 42% 229M 7s Step #1: 961050K .......... .......... .......... .......... .......... 42% 212M 7s Step #1: 961100K .......... .......... .......... .......... .......... 42% 209M 7s Step #1: 961150K .......... .......... .......... .......... .......... 42% 182M 7s Step #1: 961200K .......... .......... .......... .......... .......... 42% 187M 7s Step #1: 961250K .......... .......... .......... .......... .......... 42% 214M 7s Step #1: 961300K .......... .......... .......... .......... .......... 42% 211M 7s Step #1: 961350K .......... .......... .......... .......... .......... 42% 190M 7s Step #1: 961400K .......... .......... .......... .......... .......... 42% 213M 7s Step #1: 961450K .......... .......... .......... .......... .......... 42% 191M 7s Step #1: 961500K .......... .......... .......... .......... .......... 42% 200M 7s Step #1: 961550K .......... .......... .......... .......... .......... 42% 165M 7s Step #1: 961600K .......... .......... .......... .......... .......... 42% 205M 7s Step #1: 961650K .......... .......... .......... .......... .......... 42% 221M 7s Step #1: 961700K .......... .......... .......... .......... .......... 42% 196M 7s Step #1: 961750K .......... .......... .......... .......... .......... 42% 172M 7s Step #1: 961800K .......... .......... .......... .......... .......... 42% 216M 7s Step #1: 961850K .......... .......... .......... .......... .......... 42% 203M 7s Step #1: 961900K .......... .......... .......... .......... .......... 42% 205M 7s Step #1: 961950K .......... .......... .......... .......... .......... 42% 165M 7s Step #1: 962000K .......... .......... .......... .......... .......... 42% 206M 7s Step #1: 962050K .......... .......... .......... .......... .......... 42% 66.2M 7s Step #1: 962100K .......... .......... .......... .......... .......... 42% 213M 7s Step #1: 962150K .......... .......... .......... .......... .......... 42% 189M 7s Step #1: 962200K .......... .......... .......... .......... .......... 42% 209M 7s Step #1: 962250K .......... .......... .......... .......... .......... 42% 210M 7s Step #1: 962300K .......... .......... .......... .......... .......... 42% 206M 7s Step #1: 962350K .......... .......... .......... .......... .......... 42% 188M 7s Step #1: 962400K .......... .......... .......... .......... .......... 42% 250M 7s Step #1: 962450K .......... .......... .......... .......... .......... 42% 215M 7s Step #1: 962500K .......... .......... .......... .......... .......... 42% 222M 7s Step #1: 962550K .......... .......... .......... .......... .......... 42% 223M 7s Step #1: 962600K .......... .......... .......... .......... .......... 42% 234M 7s Step #1: 962650K .......... .......... .......... .......... .......... 42% 216M 7s Step #1: 962700K .......... .......... .......... .......... .......... 42% 252M 7s Step #1: 962750K .......... .......... .......... .......... .......... 42% 204M 7s Step #1: 962800K .......... .......... .......... .......... .......... 42% 252M 7s Step #1: 962850K .......... .......... .......... .......... .......... 42% 233M 7s Step #1: 962900K .......... .......... .......... .......... .......... 42% 241M 7s Step #1: 962950K .......... .......... .......... .......... .......... 42% 203M 7s Step #1: 963000K .......... .......... .......... .......... .......... 42% 225M 7s Step #1: 963050K .......... .......... .......... .......... .......... 42% 225M 7s Step #1: 963100K .......... .......... .......... .......... .......... 42% 250M 7s Step #1: 963150K .......... .......... .......... .......... .......... 42% 128M 7s Step #1: 963200K .......... .......... .......... .......... .......... 42% 211M 7s Step #1: 963250K .......... .......... .......... .......... .......... 42% 220M 7s Step #1: 963300K .......... .......... .......... .......... .......... 42% 170M 7s Step #1: 963350K .......... .......... .......... .......... .......... 42% 173M 7s Step #1: 963400K .......... .......... .......... .......... .......... 42% 209M 7s Step #1: 963450K .......... .......... .......... .......... .......... 42% 230M 7s Step #1: 963500K .......... .......... .......... .......... .......... 42% 199M 7s Step #1: 963550K .......... .......... .......... .......... .......... 42% 170M 7s Step #1: 963600K .......... .......... .......... .......... .......... 42% 199M 7s Step #1: 963650K .......... .......... .......... .......... .......... 42% 202M 7s Step #1: 963700K .......... .......... .......... .......... .......... 42% 191M 7s Step #1: 963750K .......... .......... .......... .......... .......... 42% 172M 7s Step #1: 963800K .......... .......... .......... .......... .......... 42% 193M 7s Step #1: 963850K .......... .......... .......... .......... .......... 42% 216M 7s Step #1: 963900K .......... .......... .......... .......... .......... 42% 207M 7s Step #1: 963950K .......... .......... .......... .......... .......... 42% 166M 7s Step #1: 964000K .......... .......... .......... .......... .......... 42% 193M 7s Step #1: 964050K .......... .......... .......... .......... .......... 42% 212M 7s Step #1: 964100K .......... .......... .......... .......... .......... 42% 69.6M 7s Step #1: 964150K .......... .......... .......... .......... .......... 42% 195M 7s Step #1: 964200K .......... .......... .......... .......... .......... 42% 207M 7s Step #1: 964250K .......... .......... .......... .......... .......... 42% 197M 7s Step #1: 964300K .......... .......... .......... .......... .......... 42% 211M 7s Step #1: 964350K .......... .......... .......... .......... .......... 42% 168M 7s Step #1: 964400K .......... .......... .......... .......... .......... 42% 207M 7s Step #1: 964450K .......... .......... .......... .......... .......... 42% 215M 7s Step #1: 964500K .......... .......... .......... .......... .......... 42% 206M 7s Step #1: 964550K .......... .......... .......... .......... .......... 42% 180M 7s Step #1: 964600K .......... .......... .......... .......... .......... 42% 205M 7s Step #1: 964650K .......... .......... .......... .......... .......... 42% 198M 7s Step #1: 964700K .......... .......... .......... .......... .......... 42% 201M 7s Step #1: 964750K .......... .......... .......... .......... .......... 42% 182M 7s Step #1: 964800K .......... .......... .......... .......... .......... 42% 182M 7s Step #1: 964850K .......... .......... .......... .......... .......... 42% 212M 7s Step #1: 964900K .......... .......... .......... .......... .......... 42% 217M 7s Step #1: 964950K .......... .......... .......... .......... .......... 42% 171M 7s Step #1: 965000K .......... .......... .......... .......... .......... 42% 175M 7s Step #1: 965050K .......... .......... .......... .......... .......... 42% 191M 7s Step #1: 965100K .......... .......... .......... .......... .......... 42% 198M 7s Step #1: 965150K .......... .......... .......... .......... .......... 42% 176M 7s Step #1: 965200K .......... .......... .......... .......... .......... 42% 179M 7s Step #1: 965250K .......... .......... .......... .......... .......... 42% 184M 7s Step #1: 965300K .......... .......... .......... .......... .......... 42% 201M 7s Step #1: 965350K .......... .......... .......... .......... .......... 42% 187M 7s Step #1: 965400K .......... .......... .......... .......... .......... 42% 206M 7s Step #1: 965450K .......... .......... .......... .......... .......... 42% 193M 7s Step #1: 965500K .......... .......... .......... .......... .......... 42% 195M 7s Step #1: 965550K .......... .......... .......... .......... .......... 42% 179M 7s Step #1: 965600K .......... .......... .......... .......... .......... 42% 201M 7s Step #1: 965650K .......... .......... .......... .......... .......... 42% 219M 7s Step #1: 965700K .......... .......... .......... .......... .......... 42% 209M 7s Step #1: 965750K .......... .......... .......... .......... .......... 42% 182M 7s Step #1: 965800K .......... .......... .......... .......... .......... 42% 193M 7s Step #1: 965850K .......... .......... .......... .......... .......... 42% 202M 7s Step #1: 965900K .......... .......... .......... .......... .......... 42% 209M 7s Step #1: 965950K .......... .......... .......... .......... .......... 42% 186M 7s Step #1: 966000K .......... .......... .......... .......... .......... 42% 207M 7s Step #1: 966050K .......... .......... .......... .......... .......... 42% 203M 7s Step #1: 966100K .......... .......... .......... .......... .......... 42% 228M 7s Step #1: 966150K .......... .......... .......... .......... .......... 42% 66.2M 7s Step #1: 966200K .......... .......... .......... .......... .......... 42% 217M 7s Step #1: 966250K .......... .......... .......... .......... .......... 42% 224M 7s Step #1: 966300K .......... .......... .......... .......... .......... 42% 187M 7s Step #1: 966350K .......... .......... .......... .......... .......... 42% 190M 7s Step #1: 966400K .......... .......... .......... .......... .......... 42% 227M 7s Step #1: 966450K .......... .......... .......... .......... .......... 42% 222M 7s Step #1: 966500K .......... .......... .......... .......... .......... 42% 220M 7s Step #1: 966550K .......... .......... .......... .......... .......... 42% 197M 7s Step #1: 966600K .......... .......... .......... .......... .......... 42% 213M 7s Step #1: 966650K .......... .......... .......... .......... .......... 42% 232M 7s Step #1: 966700K .......... .......... .......... .......... .......... 42% 216M 7s Step #1: 966750K .......... .......... .......... .......... .......... 42% 158M 7s Step #1: 966800K .......... .......... .......... .......... .......... 42% 183M 7s Step #1: 966850K .......... .......... .......... .......... .......... 42% 228M 7s Step #1: 966900K .......... .......... .......... .......... .......... 42% 212M 7s Step #1: 966950K .......... .......... .......... .......... .......... 42% 130M 7s Step #1: 967000K .......... .......... .......... .......... .......... 42% 189M 7s Step #1: 967050K .......... .......... .......... .......... .......... 42% 208M 7s Step #1: 967100K .......... .......... .......... .......... .......... 42% 200M 7s Step #1: 967150K .......... .......... .......... .......... .......... 42% 179M 7s Step #1: 967200K .......... .......... .......... .......... .......... 42% 211M 7s Step #1: 967250K .......... .......... .......... .......... .......... 42% 218M 7s Step #1: 967300K .......... .......... .......... .......... .......... 42% 209M 7s Step #1: 967350K .......... .......... .......... .......... .......... 42% 187M 7s Step #1: 967400K .......... .......... .......... .......... .......... 42% 215M 7s Step #1: 967450K .......... .......... .......... .......... .......... 42% 202M 7s Step #1: 967500K .......... .......... .......... .......... .......... 42% 184M 7s Step #1: 967550K .......... .......... .......... .......... .......... 42% 146M 7s Step #1: 967600K .......... .......... .......... .......... .......... 42% 175M 7s Step #1: 967650K .......... .......... .......... .......... .......... 42% 205M 7s Step #1: 967700K .......... .......... .......... .......... .......... 42% 188M 7s Step #1: 967750K .......... .......... .......... .......... .......... 42% 170M 7s Step #1: 967800K .......... .......... .......... .......... .......... 42% 203M 7s Step #1: 967850K .......... .......... .......... .......... .......... 42% 203M 7s Step #1: 967900K .......... .......... .......... .......... .......... 42% 207M 7s Step #1: 967950K .......... .......... .......... .......... .......... 42% 168M 7s Step #1: 968000K .......... .......... .......... .......... .......... 42% 199M 7s Step #1: 968050K .......... .......... .......... .......... .......... 42% 200M 7s Step #1: 968100K .......... .......... .......... .......... .......... 42% 177M 7s Step #1: 968150K .......... .......... .......... .......... .......... 42% 68.4M 7s Step #1: 968200K .......... .......... .......... .......... .......... 42% 202M 7s Step #1: 968250K .......... .......... .......... .......... .......... 42% 220M 7s Step #1: 968300K .......... .......... .......... .......... .......... 42% 210M 7s Step #1: 968350K .......... .......... .......... .......... .......... 42% 156M 7s Step #1: 968400K .......... .......... .......... .......... .......... 42% 214M 7s Step #1: 968450K .......... .......... .......... .......... .......... 42% 194M 7s Step #1: 968500K .......... .......... .......... .......... .......... 42% 226M 7s Step #1: 968550K .......... .......... .......... .......... .......... 42% 204M 7s Step #1: 968600K .......... .......... .......... .......... .......... 42% 198M 7s Step #1: 968650K .......... .......... .......... .......... .......... 42% 206M 7s Step #1: 968700K .......... .......... .......... .......... .......... 42% 209M 7s Step #1: 968750K .......... .......... .......... .......... .......... 43% 163M 7s Step #1: 968800K .......... .......... .......... .......... .......... 43% 192M 7s Step #1: 968850K .......... .......... .......... .......... .......... 43% 194M 7s Step #1: 968900K .......... .......... .......... .......... .......... 43% 199M 7s Step #1: 968950K .......... .......... .......... .......... .......... 43% 203M 7s Step #1: 969000K .......... .......... .......... .......... .......... 43% 240M 7s Step #1: 969050K .......... .......... .......... .......... .......... 43% 204M 7s Step #1: 969100K .......... .......... .......... .......... .......... 43% 210M 7s Step #1: 969150K .......... .......... .......... .......... .......... 43% 159M 7s Step #1: 969200K .......... .......... .......... .......... .......... 43% 198M 7s Step #1: 969250K .......... .......... .......... .......... .......... 43% 215M 7s Step #1: 969300K .......... .......... .......... .......... .......... 43% 211M 7s Step #1: 969350K .......... .......... .......... .......... .......... 43% 193M 7s Step #1: 969400K .......... .......... .......... .......... .......... 43% 184M 7s Step #1: 969450K .......... .......... .......... .......... .......... 43% 182M 7s Step #1: 969500K .......... .......... .......... .......... .......... 43% 199M 7s Step #1: 969550K .......... .......... .......... .......... .......... 43% 169M 7s Step #1: 969600K .......... .......... .......... .......... .......... 43% 200M 7s Step #1: 969650K .......... .......... .......... .......... .......... 43% 196M 7s Step #1: 969700K .......... .......... .......... .......... .......... 43% 217M 7s Step #1: 969750K .......... .......... .......... .......... .......... 43% 183M 7s Step #1: 969800K .......... .......... .......... .......... .......... 43% 189M 7s Step #1: 969850K .......... .......... .......... .......... .......... 43% 209M 7s Step #1: 969900K .......... .......... .......... .......... .......... 43% 201M 7s Step #1: 969950K .......... .......... .......... .......... .......... 43% 176M 7s Step #1: 970000K .......... .......... .......... .......... .......... 43% 210M 7s Step #1: 970050K .......... .......... .......... .......... .......... 43% 193M 7s Step #1: 970100K .......... .......... .......... .......... .......... 43% 196M 7s Step #1: 970150K .......... .......... .......... .......... .......... 43% 174M 7s Step #1: 970200K .......... .......... .......... .......... .......... 43% 70.6M 7s Step #1: 970250K .......... .......... .......... .......... .......... 43% 219M 7s Step #1: 970300K .......... .......... .......... .......... .......... 43% 219M 7s Step #1: 970350K .......... .......... .......... .......... .......... 43% 172M 7s Step #1: 970400K .......... .......... .......... .......... .......... 43% 202M 7s Step #1: 970450K .......... .......... .......... .......... .......... 43% 216M 7s Step #1: 970500K .......... .......... .......... .......... .......... 43% 214M 7s Step #1: 970550K .......... .......... .......... .......... .......... 43% 192M 7s Step #1: 970600K .......... .......... .......... .......... .......... 43% 187M 7s Step #1: 970650K .......... .......... .......... .......... .......... 43% 195M 7s Step #1: 970700K .......... .......... .......... .......... .......... 43% 202M 7s Step #1: 970750K .......... .......... .......... .......... .......... 43% 185M 7s Step #1: 970800K .......... .......... .......... .......... .......... 43% 195M 7s Step #1: 970850K .......... .......... .......... .......... .......... 43% 188M 7s Step #1: 970900K .......... .......... .......... .......... .......... 43% 193M 7s Step #1: 970950K .......... .......... .......... .......... .......... 43% 192M 7s Step #1: 971000K .......... .......... .......... .......... .......... 43% 210M 7s Step #1: 971050K .......... .......... .......... .......... .......... 43% 215M 7s Step #1: 971100K .......... .......... .......... .......... .......... 43% 194M 7s Step #1: 971150K .......... .......... .......... .......... .......... 43% 162M 7s Step #1: 971200K .......... .......... .......... .......... .......... 43% 190M 7s Step #1: 971250K .......... .......... .......... .......... .......... 43% 187M 7s Step #1: 971300K .......... .......... .......... .......... .......... 43% 186M 7s Step #1: 971350K .......... .......... .......... .......... .......... 43% 189M 7s Step #1: 971400K .......... .......... .......... .......... .......... 43% 210M 7s Step #1: 971450K .......... .......... .......... .......... .......... 43% 207M 7s Step #1: 971500K .......... .......... .......... .......... .......... 43% 206M 7s Step #1: 971550K .......... .......... .......... .......... .......... 43% 160M 7s Step #1: 971600K .......... .......... .......... .......... .......... 43% 206M 7s Step #1: 971650K .......... .......... .......... .......... .......... 43% 217M 7s Step #1: 971700K .......... .......... .......... .......... .......... 43% 203M 7s Step #1: 971750K .......... .......... .......... .......... .......... 43% 166M 7s Step #1: 971800K .......... .......... .......... .......... .......... 43% 196M 7s Step #1: 971850K .......... .......... .......... .......... .......... 43% 196M 7s Step #1: 971900K .......... .......... .......... .......... .......... 43% 209M 7s Step #1: 971950K .......... .......... .......... .......... .......... 43% 171M 7s Step #1: 972000K .......... .......... .......... .......... .......... 43% 206M 7s Step #1: 972050K .......... .......... .......... .......... .......... 43% 203M 7s Step #1: 972100K .......... .......... .......... .......... .......... 43% 192M 7s Step #1: 972150K .......... .......... .......... .......... .......... 43% 179M 7s Step #1: 972200K .......... .......... .......... .......... .......... 43% 191M 7s Step #1: 972250K .......... .......... .......... .......... .......... 43% 68.6M 7s Step #1: 972300K .......... .......... .......... .......... .......... 43% 210M 7s Step #1: 972350K .......... .......... .......... .......... .......... 43% 170M 7s Step #1: 972400K .......... .......... .......... .......... .......... 43% 192M 7s Step #1: 972450K .......... .......... .......... .......... .......... 43% 197M 7s Step #1: 972500K .......... .......... .......... .......... .......... 43% 209M 7s Step #1: 972550K .......... .......... .......... .......... .......... 43% 167M 7s Step #1: 972600K .......... .......... .......... .......... .......... 43% 186M 7s Step #1: 972650K .......... .......... .......... .......... .......... 43% 206M 7s Step #1: 972700K .......... .......... .......... .......... .......... 43% 191M 7s Step #1: 972750K .......... .......... .......... .......... .......... 43% 178M 7s Step #1: 972800K .......... .......... .......... .......... .......... 43% 185M 7s Step #1: 972850K .......... .......... .......... .......... .......... 43% 216M 7s Step #1: 972900K .......... .......... .......... .......... .......... 43% 229M 7s Step #1: 972950K .......... .......... .......... .......... .......... 43% 191M 7s Step #1: 973000K .......... .......... .......... .......... .......... 43% 187M 7s Step #1: 973050K .......... .......... .......... .......... .......... 43% 186M 7s Step #1: 973100K .......... .......... .......... .......... .......... 43% 184M 7s Step #1: 973150K .......... .......... .......... .......... .......... 43% 176M 7s Step #1: 973200K .......... .......... .......... .......... .......... 43% 189M 7s Step #1: 973250K .......... .......... .......... .......... .......... 43% 205M 7s Step #1: 973300K .......... .......... .......... .......... .......... 43% 206M 7s Step #1: 973350K .......... .......... .......... .......... .......... 43% 180M 7s Step #1: 973400K .......... .......... .......... .......... .......... 43% 189M 7s Step #1: 973450K .......... .......... .......... .......... .......... 43% 210M 7s Step #1: 973500K .......... .......... .......... .......... .......... 43% 214M 7s Step #1: 973550K .......... .......... .......... .......... .......... 43% 179M 7s Step #1: 973600K .......... .......... .......... .......... .......... 43% 205M 7s Step #1: 973650K .......... .......... .......... .......... .......... 43% 196M 7s Step #1: 973700K .......... .......... .......... .......... .......... 43% 203M 7s Step #1: 973750K .......... .......... .......... .......... .......... 43% 165M 7s Step #1: 973800K .......... .......... .......... .......... .......... 43% 195M 7s Step #1: 973850K .......... .......... .......... .......... .......... 43% 196M 7s Step #1: 973900K .......... .......... .......... .......... .......... 43% 190M 7s Step #1: 973950K .......... .......... .......... .......... .......... 43% 175M 7s Step #1: 974000K .......... .......... .......... .......... .......... 43% 188M 7s Step #1: 974050K .......... .......... .......... .......... .......... 43% 201M 7s Step #1: 974100K .......... .......... .......... .......... .......... 43% 202M 7s Step #1: 974150K .......... .......... .......... .......... .......... 43% 189M 7s Step #1: 974200K .......... .......... .......... .......... .......... 43% 196M 7s Step #1: 974250K .......... .......... .......... .......... .......... 43% 186M 7s Step #1: 974300K .......... .......... .......... .......... .......... 43% 71.8M 7s Step #1: 974350K .......... .......... .......... .......... .......... 43% 171M 7s Step #1: 974400K .......... .......... .......... .......... .......... 43% 220M 7s Step #1: 974450K .......... .......... .......... .......... .......... 43% 199M 7s Step #1: 974500K .......... .......... .......... .......... .......... 43% 192M 7s Step #1: 974550K .......... .......... .......... .......... .......... 43% 182M 7s Step #1: 974600K .......... .......... .......... .......... .......... 43% 225M 7s Step #1: 974650K .......... .......... .......... .......... .......... 43% 215M 7s Step #1: 974700K .......... .......... .......... .......... .......... 43% 216M 7s Step #1: 974750K .......... .......... .......... .......... .......... 43% 147M 7s Step #1: 974800K .......... .......... .......... .......... .......... 43% 205M 7s Step #1: 974850K .......... .......... .......... .......... .......... 43% 216M 7s Step #1: 974900K .......... .......... .......... .......... .......... 43% 220M 7s Step #1: 974950K .......... .......... .......... .......... .......... 43% 201M 7s Step #1: 975000K .......... .......... .......... .......... .......... 43% 176M 7s Step #1: 975050K .......... .......... .......... .......... .......... 43% 239M 7s Step #1: 975100K .......... .......... .......... .......... .......... 43% 188M 7s Step #1: 975150K .......... .......... .......... .......... .......... 43% 162M 7s Step #1: 975200K .......... .......... .......... .......... .......... 43% 205M 7s Step #1: 975250K .......... .......... .......... .......... .......... 43% 184M 7s Step #1: 975300K .......... .......... .......... .......... .......... 43% 198M 7s Step #1: 975350K .......... .......... .......... .......... .......... 43% 179M 7s Step #1: 975400K .......... .......... .......... .......... .......... 43% 203M 7s Step #1: 975450K .......... .......... .......... .......... .......... 43% 213M 7s Step #1: 975500K .......... .......... .......... .......... .......... 43% 219M 7s Step #1: 975550K .......... .......... .......... .......... .......... 43% 175M 7s Step #1: 975600K .......... .......... .......... .......... .......... 43% 188M 7s Step #1: 975650K .......... .......... .......... .......... .......... 43% 188M 7s Step #1: 975700K .......... .......... .......... .......... .......... 43% 212M 7s Step #1: 975750K .......... .......... .......... .......... .......... 43% 171M 7s Step #1: 975800K .......... .......... .......... .......... .......... 43% 188M 7s Step #1: 975850K .......... .......... .......... .......... .......... 43% 205M 7s Step #1: 975900K .......... .......... .......... .......... .......... 43% 202M 7s Step #1: 975950K .......... .......... .......... .......... .......... 43% 174M 7s Step #1: 976000K .......... .......... .......... .......... .......... 43% 215M 7s Step #1: 976050K .......... .......... .......... .......... .......... 43% 202M 7s Step #1: 976100K .......... .......... .......... .......... .......... 43% 217M 7s Step #1: 976150K .......... .......... .......... .......... .......... 43% 154M 7s Step #1: 976200K .......... .......... .......... .......... .......... 43% 203M 7s Step #1: 976250K .......... .......... .......... .......... .......... 43% 198M 7s Step #1: 976300K .......... .......... .......... .......... .......... 43% 197M 7s Step #1: 976350K .......... .......... .......... .......... .......... 43% 65.7M 7s Step #1: 976400K .......... .......... .......... .......... .......... 43% 207M 7s Step #1: 976450K .......... .......... .......... .......... .......... 43% 207M 7s Step #1: 976500K .......... .......... .......... .......... .......... 43% 219M 7s Step #1: 976550K .......... .......... .......... .......... .......... 43% 193M 7s Step #1: 976600K .......... .......... .......... .......... .......... 43% 214M 7s Step #1: 976650K .......... .......... .......... .......... .......... 43% 205M 7s Step #1: 976700K .......... .......... .......... .......... .......... 43% 208M 7s Step #1: 976750K .......... .......... .......... .......... .......... 43% 175M 7s Step #1: 976800K .......... .......... .......... .......... .......... 43% 198M 7s Step #1: 976850K .......... .......... .......... .......... .......... 43% 203M 7s Step #1: 976900K .......... .......... .......... .......... .......... 43% 193M 7s Step #1: 976950K .......... .......... .......... .......... .......... 43% 182M 7s Step #1: 977000K .......... .......... .......... .......... .......... 43% 196M 7s Step #1: 977050K .......... .......... .......... .......... .......... 43% 188M 7s Step #1: 977100K .......... .......... .......... .......... .......... 43% 173M 7s Step #1: 977150K .......... .......... .......... .......... .......... 43% 172M 7s Step #1: 977200K .......... .......... .......... .......... .......... 43% 215M 7s Step #1: 977250K .......... .......... .......... .......... .......... 43% 194M 7s Step #1: 977300K .......... .......... .......... .......... .......... 43% 216M 7s Step #1: 977350K .......... .......... .......... .......... .......... 43% 194M 7s Step #1: 977400K .......... .......... .......... .......... .......... 43% 214M 7s Step #1: 977450K .......... .......... .......... .......... .......... 43% 210M 7s Step #1: 977500K .......... .......... .......... .......... .......... 43% 221M 7s Step #1: 977550K .......... .......... .......... .......... .......... 43% 166M 7s Step #1: 977600K .......... .......... .......... .......... .......... 43% 167M 7s Step #1: 977650K .......... .......... .......... .......... .......... 43% 189M 7s Step #1: 977700K .......... .......... .......... .......... .......... 43% 212M 7s Step #1: 977750K .......... .......... .......... .......... .......... 43% 179M 7s Step #1: 977800K .......... .......... .......... .......... .......... 43% 198M 7s Step #1: 977850K .......... .......... .......... .......... .......... 43% 202M 7s Step #1: 977900K .......... .......... .......... .......... .......... 43% 192M 7s Step #1: 977950K .......... .......... .......... .......... .......... 43% 174M 7s Step #1: 978000K .......... .......... .......... .......... .......... 43% 202M 7s Step #1: 978050K .......... .......... .......... .......... .......... 43% 205M 7s Step #1: 978100K .......... .......... .......... .......... .......... 43% 175M 7s Step #1: 978150K .......... .......... .......... .......... .......... 43% 176M 7s Step #1: 978200K .......... .......... .......... .......... .......... 43% 209M 7s Step #1: 978250K .......... .......... .......... .......... .......... 43% 208M 7s Step #1: 978300K .......... .......... .......... .......... .......... 43% 211M 7s Step #1: 978350K .......... .......... .......... .......... .......... 43% 171M 7s Step #1: 978400K .......... .......... .......... .......... .......... 43% 66.7M 7s Step #1: 978450K .......... .......... .......... .......... .......... 43% 207M 7s Step #1: 978500K .......... .......... .......... .......... .......... 43% 208M 7s Step #1: 978550K .......... .......... .......... .......... .......... 43% 187M 7s Step #1: 978600K .......... .......... .......... .......... .......... 43% 176M 7s Step #1: 978650K .......... .......... .......... .......... .......... 43% 191M 7s Step #1: 978700K .......... .......... .......... .......... .......... 43% 207M 7s Step #1: 978750K .......... .......... .......... .......... .......... 43% 179M 7s Step #1: 978800K .......... .......... .......... .......... .......... 43% 206M 7s Step #1: 978850K .......... .......... .......... .......... .......... 43% 180M 7s Step #1: 978900K .......... .......... .......... .......... .......... 43% 188M 7s Step #1: 978950K .......... .......... .......... .......... .......... 43% 68.1M 7s Step #1: 979000K .......... .......... .......... .......... .......... 43% 167M 7s Step #1: 979050K .......... .......... .......... .......... .......... 43% 185M 7s Step #1: 979100K .......... .......... .......... .......... .......... 43% 219M 7s Step #1: 979150K .......... .......... .......... .......... .......... 43% 174M 7s Step #1: 979200K .......... .......... .......... .......... .......... 43% 211M 7s Step #1: 979250K .......... .......... .......... .......... .......... 43% 195M 7s Step #1: 979300K .......... .......... .......... .......... .......... 43% 215M 7s Step #1: 979350K .......... .......... .......... .......... .......... 43% 189M 7s Step #1: 979400K .......... .......... .......... .......... .......... 43% 188M 7s Step #1: 979450K .......... .......... .......... .......... .......... 43% 171M 7s Step #1: 979500K .......... .......... .......... .......... .......... 43% 194M 7s Step #1: 979550K .......... .......... .......... .......... .......... 43% 156M 7s Step #1: 979600K .......... .......... .......... .......... .......... 43% 176M 7s Step #1: 979650K .......... .......... .......... .......... .......... 43% 206M 7s Step #1: 979700K .......... .......... .......... .......... .......... 43% 220M 7s Step #1: 979750K .......... .......... .......... .......... .......... 43% 99.4M 7s Step #1: 979800K .......... .......... .......... .......... .......... 43% 191M 7s Step #1: 979850K .......... .......... .......... .......... .......... 43% 169M 7s Step #1: 979900K .......... .......... .......... .......... .......... 43% 188M 7s Step #1: 979950K .......... .......... .......... .......... .......... 43% 173M 7s Step #1: 980000K .......... .......... .......... .......... .......... 43% 204M 7s Step #1: 980050K .......... .......... .......... .......... .......... 43% 187M 7s Step #1: 980100K .......... .......... .......... .......... .......... 43% 190M 7s Step #1: 980150K .......... .......... .......... .......... .......... 43% 166M 7s Step #1: 980200K .......... .......... .......... .......... .......... 43% 201M 7s Step #1: 980250K .......... .......... .......... .......... .......... 43% 186M 7s Step #1: 980300K .......... .......... .......... .......... .......... 43% 215M 7s Step #1: 980350K .......... .......... .......... .......... .......... 43% 196M 7s Step #1: 980400K .......... .......... .......... .......... .......... 43% 218M 7s Step #1: 980450K .......... .......... .......... .......... .......... 43% 65.5M 7s Step #1: 980500K .......... .......... .......... .......... .......... 43% 215M 7s Step #1: 980550K .......... .......... .......... .......... .......... 43% 187M 7s Step #1: 980600K .......... .......... .......... .......... .......... 43% 191M 7s Step #1: 980650K .......... .......... .......... .......... .......... 43% 196M 7s Step #1: 980700K .......... .......... .......... .......... .......... 43% 209M 7s Step #1: 980750K .......... .......... .......... .......... .......... 43% 171M 7s Step #1: 980800K .......... .......... .......... .......... .......... 43% 205M 7s Step #1: 980850K .......... .......... .......... .......... .......... 43% 201M 7s Step #1: 980900K .......... .......... .......... .......... .......... 43% 196M 7s Step #1: 980950K .......... .......... .......... .......... .......... 43% 174M 7s Step #1: 981000K .......... .......... .......... .......... .......... 43% 206M 7s Step #1: 981050K .......... .......... .......... .......... .......... 43% 213M 7s Step #1: 981100K .......... .......... .......... .......... .......... 43% 211M 7s Step #1: 981150K .......... .......... .......... .......... .......... 43% 171M 7s Step #1: 981200K .......... .......... .......... .......... .......... 43% 207M 7s Step #1: 981250K .......... .......... .......... .......... .......... 43% 181M 7s Step #1: 981300K .......... .......... .......... .......... .......... 43% 188M 7s Step #1: 981350K .......... .......... .......... .......... .......... 43% 152M 7s Step #1: 981400K .......... .......... .......... .......... .......... 43% 191M 7s Step #1: 981450K .......... .......... .......... .......... .......... 43% 224M 7s Step #1: 981500K .......... .......... .......... .......... .......... 43% 220M 7s Step #1: 981550K .......... .......... .......... .......... .......... 43% 179M 7s Step #1: 981600K .......... .......... .......... .......... .......... 43% 223M 7s Step #1: 981650K .......... .......... .......... .......... .......... 43% 200M 7s Step #1: 981700K .......... .......... .......... .......... .......... 43% 210M 7s Step #1: 981750K .......... .......... .......... .......... .......... 43% 181M 7s Step #1: 981800K .......... .......... .......... .......... .......... 43% 198M 7s Step #1: 981850K .......... .......... .......... .......... .......... 43% 218M 7s Step #1: 981900K .......... .......... .......... .......... .......... 43% 211M 7s Step #1: 981950K .......... .......... .......... .......... .......... 43% 168M 7s Step #1: 982000K .......... .......... .......... .......... .......... 43% 204M 7s Step #1: 982050K .......... .......... .......... .......... .......... 43% 189M 7s Step #1: 982100K .......... .......... .......... .......... .......... 43% 213M 7s Step #1: 982150K .......... .......... .......... .......... .......... 43% 176M 7s Step #1: 982200K .......... .......... .......... .......... .......... 43% 189M 7s Step #1: 982250K .......... .......... .......... .......... .......... 43% 198M 7s Step #1: 982300K .......... .......... .......... .......... .......... 43% 200M 7s Step #1: 982350K .......... .......... .......... .......... .......... 43% 169M 7s Step #1: 982400K .......... .......... .......... .......... .......... 43% 187M 7s Step #1: 982450K .......... .......... .......... .......... .......... 43% 186M 7s Step #1: 982500K .......... .......... .......... .......... .......... 43% 64.3M 7s Step #1: 982550K .......... .......... .......... .......... .......... 43% 189M 7s Step #1: 982600K .......... .......... .......... .......... .......... 43% 204M 7s Step #1: 982650K .......... .......... .......... .......... .......... 43% 219M 7s Step #1: 982700K .......... .......... .......... .......... .......... 43% 193M 7s Step #1: 982750K .......... .......... .......... .......... .......... 43% 159M 7s Step #1: 982800K .......... .......... .......... .......... .......... 43% 191M 7s Step #1: 982850K .......... .......... .......... .......... .......... 43% 216M 7s Step #1: 982900K .......... .......... .......... .......... .......... 43% 227M 7s Step #1: 982950K .......... .......... .......... .......... .......... 43% 186M 7s Step #1: 983000K .......... .......... .......... .......... .......... 43% 207M 7s Step #1: 983050K .......... .......... .......... .......... .......... 43% 198M 7s Step #1: 983100K .......... .......... .......... .......... .......... 43% 198M 7s Step #1: 983150K .......... .......... .......... .......... .......... 43% 179M 7s Step #1: 983200K .......... .......... .......... .......... .......... 43% 179M 7s Step #1: 983250K .......... .......... .......... .......... .......... 43% 199M 7s Step #1: 983300K .......... .......... .......... .......... .......... 43% 212M 7s Step #1: 983350K .......... .......... .......... .......... .......... 43% 185M 7s Step #1: 983400K .......... .......... .......... .......... .......... 43% 198M 7s Step #1: 983450K .......... .......... .......... .......... .......... 43% 196M 7s Step #1: 983500K .......... .......... .......... .......... .......... 43% 201M 7s Step #1: 983550K .......... .......... .......... .......... .......... 43% 173M 7s Step #1: 983600K .......... .......... .......... .......... .......... 43% 199M 7s Step #1: 983650K .......... .......... .......... .......... .......... 43% 186M 7s Step #1: 983700K .......... .......... .......... .......... .......... 43% 184M 7s Step #1: 983750K .......... .......... .......... .......... .......... 43% 160M 7s Step #1: 983800K .......... .......... .......... .......... .......... 43% 204M 7s Step #1: 983850K .......... .......... .......... .......... .......... 43% 211M 7s Step #1: 983900K .......... .......... .......... .......... .......... 43% 216M 7s Step #1: 983950K .......... .......... .......... .......... .......... 43% 158M 7s Step #1: 984000K .......... .......... .......... .......... .......... 43% 178M 7s Step #1: 984050K .......... .......... .......... .......... .......... 43% 216M 7s Step #1: 984100K .......... .......... .......... .......... .......... 43% 205M 7s Step #1: 984150K .......... .......... .......... .......... .......... 43% 159M 7s Step #1: 984200K .......... .......... .......... .......... .......... 43% 201M 7s Step #1: 984250K .......... .......... .......... .......... .......... 43% 198M 7s Step #1: 984300K .......... .......... .......... .......... .......... 43% 194M 7s Step #1: 984350K .......... .......... .......... .......... .......... 43% 163M 7s Step #1: 984400K .......... .......... .......... .......... .......... 43% 200M 7s Step #1: 984450K .......... .......... .......... .......... .......... 43% 203M 7s Step #1: 984500K .......... .......... .......... .......... .......... 43% 197M 7s Step #1: 984550K .......... .......... .......... .......... .......... 43% 67.1M 7s Step #1: 984600K .......... .......... .......... .......... .......... 43% 218M 7s Step #1: 984650K .......... .......... .......... .......... .......... 43% 226M 7s Step #1: 984700K .......... .......... .......... .......... .......... 43% 193M 7s Step #1: 984750K .......... .......... .......... .......... .......... 43% 183M 7s Step #1: 984800K .......... .......... .......... .......... .......... 43% 211M 7s Step #1: 984850K .......... .......... .......... .......... .......... 43% 217M 7s Step #1: 984900K .......... .......... .......... .......... .......... 43% 208M 7s Step #1: 984950K .......... .......... .......... .......... .......... 43% 187M 7s Step #1: 985000K .......... .......... .......... .......... .......... 43% 174M 7s Step #1: 985050K .......... .......... .......... .......... .......... 43% 213M 7s Step #1: 985100K .......... .......... .......... .......... .......... 43% 187M 7s Step #1: 985150K .......... .......... .......... .......... .......... 43% 169M 7s Step #1: 985200K .......... .......... .......... .......... .......... 43% 196M 7s Step #1: 985250K .......... .......... .......... .......... .......... 43% 199M 7s Step #1: 985300K .......... .......... .......... .......... .......... 43% 192M 7s Step #1: 985350K .......... .......... .......... .......... .......... 43% 178M 7s Step #1: 985400K .......... .......... .......... .......... .......... 43% 206M 7s Step #1: 985450K .......... .......... .......... .......... .......... 43% 206M 7s Step #1: 985500K .......... .......... .......... .......... .......... 43% 186M 7s Step #1: 985550K .......... .......... .......... .......... .......... 43% 168M 7s Step #1: 985600K .......... .......... .......... .......... .......... 43% 186M 7s Step #1: 985650K .......... .......... .......... .......... .......... 43% 197M 7s Step #1: 985700K .......... .......... .......... .......... .......... 43% 187M 7s Step #1: 985750K .......... .......... .......... .......... .......... 43% 180M 7s Step #1: 985800K .......... .......... .......... .......... .......... 43% 176M 7s Step #1: 985850K .......... .......... .......... .......... .......... 43% 175M 7s Step #1: 985900K .......... .......... .......... .......... .......... 43% 209M 7s Step #1: 985950K .......... .......... .......... .......... .......... 43% 175M 7s Step #1: 986000K .......... .......... .......... .......... .......... 43% 189M 7s Step #1: 986050K .......... .......... .......... .......... .......... 43% 207M 7s Step #1: 986100K .......... .......... .......... .......... .......... 43% 200M 7s Step #1: 986150K .......... .......... .......... .......... .......... 43% 184M 7s Step #1: 986200K .......... .......... .......... .......... .......... 43% 202M 7s Step #1: 986250K .......... .......... .......... .......... .......... 43% 179M 7s Step #1: 986300K .......... .......... .......... .......... .......... 43% 180M 7s Step #1: 986350K .......... .......... .......... .......... .......... 43% 175M 7s Step #1: 986400K .......... .......... .......... .......... .......... 43% 218M 7s Step #1: 986450K .......... .......... .......... .......... .......... 43% 171M 7s Step #1: 986500K .......... .......... .......... .......... .......... 43% 194M 7s Step #1: 986550K .......... .......... .......... .......... .......... 43% 150M 7s Step #1: 986600K .......... .......... .......... .......... .......... 43% 70.0M 7s Step #1: 986650K .......... .......... .......... .......... .......... 43% 210M 7s Step #1: 986700K .......... .......... .......... .......... .......... 43% 201M 7s Step #1: 986750K .......... .......... .......... .......... .......... 43% 175M 7s Step #1: 986800K .......... .......... .......... .......... .......... 43% 198M 7s Step #1: 986850K .......... .......... .......... .......... .......... 43% 201M 7s Step #1: 986900K .......... .......... .......... .......... .......... 43% 198M 7s Step #1: 986950K .......... .......... .......... .......... .......... 43% 148M 7s Step #1: 987000K .......... .......... .......... .......... .......... 43% 205M 7s Step #1: 987050K .......... .......... .......... .......... .......... 43% 190M 7s Step #1: 987100K .......... .......... .......... .......... .......... 43% 211M 7s Step #1: 987150K .......... .......... .......... .......... .......... 43% 95.3M 7s Step #1: 987200K .......... .......... .......... .......... .......... 43% 185M 7s Step #1: 987250K .......... .......... .......... .......... .......... 43% 204M 7s Step #1: 987300K .......... .......... .......... .......... .......... 43% 190M 7s Step #1: 987350K .......... .......... .......... .......... .......... 43% 156M 7s Step #1: 987400K .......... .......... .......... .......... .......... 43% 196M 7s Step #1: 987450K .......... .......... .......... .......... .......... 43% 192M 7s Step #1: 987500K .......... .......... .......... .......... .......... 43% 194M 7s Step #1: 987550K .......... .......... .......... .......... .......... 43% 162M 7s Step #1: 987600K .......... .......... .......... .......... .......... 43% 200M 7s Step #1: 987650K .......... .......... .......... .......... .......... 43% 194M 7s Step #1: 987700K .......... .......... .......... .......... .......... 43% 178M 7s Step #1: 987750K .......... .......... .......... .......... .......... 43% 171M 7s Step #1: 987800K .......... .......... .......... .......... .......... 43% 189M 7s Step #1: 987850K .......... .......... .......... .......... .......... 43% 202M 7s Step #1: 987900K .......... .......... .......... .......... .......... 43% 194M 7s Step #1: 987950K .......... .......... .......... .......... .......... 43% 162M 7s Step #1: 988000K .......... .......... .......... .......... .......... 43% 193M 7s Step #1: 988050K .......... .......... .......... .......... .......... 43% 177M 7s Step #1: 988100K .......... .......... .......... .......... .......... 43% 191M 7s Step #1: 988150K .......... .......... .......... .......... .......... 43% 173M 7s Step #1: 988200K .......... .......... .......... .......... .......... 43% 202M 7s Step #1: 988250K .......... .......... .......... .......... .......... 43% 180M 7s Step #1: 988300K .......... .......... .......... .......... .......... 43% 191M 7s Step #1: 988350K .......... .......... .......... .......... .......... 43% 172M 7s Step #1: 988400K .......... .......... .......... .......... .......... 43% 66.6M 7s Step #1: 988450K .......... .......... .......... .......... .......... 43% 205M 7s Step #1: 988500K .......... .......... .......... .......... .......... 43% 184M 7s Step #1: 988550K .......... .......... .......... .......... .......... 43% 180M 7s Step #1: 988600K .......... .......... .......... .......... .......... 43% 176M 7s Step #1: 988650K .......... .......... .......... .......... .......... 43% 219M 7s Step #1: 988700K .......... .......... .......... .......... .......... 43% 193M 7s Step #1: 988750K .......... .......... .......... .......... .......... 43% 163M 7s Step #1: 988800K .......... .......... .......... .......... .......... 43% 196M 7s Step #1: 988850K .......... .......... .......... .......... .......... 43% 176M 7s Step #1: 988900K .......... .......... .......... .......... .......... 43% 204M 7s Step #1: 988950K .......... .......... .......... .......... .......... 43% 178M 7s Step #1: 989000K .......... .......... .......... .......... .......... 43% 200M 7s Step #1: 989050K .......... .......... .......... .......... .......... 43% 202M 7s Step #1: 989100K .......... .......... .......... .......... .......... 43% 185M 7s Step #1: 989150K .......... .......... .......... .......... .......... 43% 170M 7s Step #1: 989200K .......... .......... .......... .......... .......... 43% 189M 7s Step #1: 989250K .......... .......... .......... .......... .......... 43% 206M 7s Step #1: 989300K .......... .......... .......... .......... .......... 43% 205M 7s Step #1: 989350K .......... .......... .......... .......... .......... 43% 153M 7s Step #1: 989400K .......... .......... .......... .......... .......... 43% 200M 7s Step #1: 989450K .......... .......... .......... .......... .......... 43% 199M 7s Step #1: 989500K .......... .......... .......... .......... .......... 43% 210M 7s Step #1: 989550K .......... .......... .......... .......... .......... 43% 146M 7s Step #1: 989600K .......... .......... .......... .......... .......... 43% 186M 7s Step #1: 989650K .......... .......... .......... .......... .......... 43% 205M 7s Step #1: 989700K .......... .......... .......... .......... .......... 43% 201M 7s Step #1: 989750K .......... .......... .......... .......... .......... 43% 186M 7s Step #1: 989800K .......... .......... .......... .......... .......... 43% 197M 7s Step #1: 989850K .......... .......... .......... .......... .......... 43% 184M 7s Step #1: 989900K .......... .......... .......... .......... .......... 43% 156M 7s Step #1: 989950K .......... .......... .......... .......... .......... 43% 151M 7s Step #1: 990000K .......... .......... .......... .......... .......... 43% 197M 7s Step #1: 990050K .......... .......... .......... .......... .......... 43% 222M 7s Step #1: 990100K .......... .......... .......... .......... .......... 43% 193M 7s Step #1: 990150K .......... .......... .......... .......... .......... 43% 173M 7s Step #1: 990200K .......... .......... .......... .......... .......... 43% 205M 7s Step #1: 990250K .......... .......... .......... .......... .......... 43% 216M 7s Step #1: 990300K .......... .......... .......... .......... .......... 43% 203M 7s Step #1: 990350K .......... .......... .......... .......... .......... 43% 172M 7s Step #1: 990400K .......... .......... .......... .......... .......... 43% 198M 7s Step #1: 990450K .......... .......... .......... .......... .......... 43% 67.3M 7s Step #1: 990500K .......... .......... .......... .......... .......... 43% 232M 7s Step #1: 990550K .......... .......... .......... .......... .......... 43% 193M 7s Step #1: 990600K .......... .......... .......... .......... .......... 43% 198M 7s Step #1: 990650K .......... .......... .......... .......... .......... 43% 183M 7s Step #1: 990700K .......... .......... .......... .......... .......... 43% 193M 7s Step #1: 990750K .......... .......... .......... .......... .......... 43% 177M 7s Step #1: 990800K .......... .......... .......... .......... .......... 43% 209M 7s Step #1: 990850K .......... .......... .......... .......... .......... 43% 201M 7s Step #1: 990900K .......... .......... .......... .......... .......... 43% 195M 7s Step #1: 990950K .......... .......... .......... .......... .......... 43% 182M 7s Step #1: 991000K .......... .......... .......... .......... .......... 43% 196M 7s Step #1: 991050K .......... .......... .......... .......... .......... 43% 199M 7s Step #1: 991100K .......... .......... .......... .......... .......... 43% 211M 7s Step #1: 991150K .......... .......... .......... .......... .......... 43% 162M 7s Step #1: 991200K .......... .......... .......... .......... .......... 43% 202M 7s Step #1: 991250K .......... .......... .......... .......... .......... 44% 206M 7s Step #1: 991300K .......... .......... .......... .......... .......... 44% 206M 7s Step #1: 991350K .......... .......... .......... .......... .......... 44% 179M 7s Step #1: 991400K .......... .......... .......... .......... .......... 44% 190M 7s Step #1: 991450K .......... .......... .......... .......... .......... 44% 191M 7s Step #1: 991500K .......... .......... .......... .......... .......... 44% 189M 7s Step #1: 991550K .......... .......... .......... .......... .......... 44% 173M 7s Step #1: 991600K .......... .......... .......... .......... .......... 44% 182M 7s Step #1: 991650K .......... .......... .......... .......... .......... 44% 182M 7s Step #1: 991700K .......... .......... .......... .......... .......... 44% 206M 7s Step #1: 991750K .......... .......... .......... .......... .......... 44% 173M 7s Step #1: 991800K .......... .......... .......... .......... .......... 44% 212M 7s Step #1: 991850K .......... .......... .......... .......... .......... 44% 178M 7s Step #1: 991900K .......... .......... .......... .......... .......... 44% 175M 7s Step #1: 991950K .......... .......... .......... .......... .......... 44% 168M 7s Step #1: 992000K .......... .......... .......... .......... .......... 44% 202M 7s Step #1: 992050K .......... .......... .......... .......... .......... 44% 202M 7s Step #1: 992100K .......... .......... .......... .......... .......... 44% 208M 7s Step #1: 992150K .......... .......... .......... .......... .......... 44% 192M 7s Step #1: 992200K .......... .......... .......... .......... .......... 44% 173M 7s Step #1: 992250K .......... .......... .......... .......... .......... 44% 183M 7s Step #1: 992300K .......... .......... .......... .......... .......... 44% 213M 7s Step #1: 992350K .......... .......... .......... .......... .......... 44% 168M 7s Step #1: 992400K .......... .......... .......... .......... .......... 44% 185M 7s Step #1: 992450K .......... .......... .......... .......... .......... 44% 210M 7s Step #1: 992500K .......... .......... .......... .......... .......... 44% 67.3M 7s Step #1: 992550K .......... .......... .......... .......... .......... 44% 163M 7s Step #1: 992600K .......... .......... .......... .......... .......... 44% 206M 7s Step #1: 992650K .......... .......... .......... .......... .......... 44% 207M 7s Step #1: 992700K .......... .......... .......... .......... .......... 44% 202M 7s Step #1: 992750K .......... .......... .......... .......... .......... 44% 174M 7s Step #1: 992800K .......... .......... .......... .......... .......... 44% 206M 7s Step #1: 992850K .......... .......... .......... .......... .......... 44% 204M 7s Step #1: 992900K .......... .......... .......... .......... .......... 44% 199M 7s Step #1: 992950K .......... .......... .......... .......... .......... 44% 171M 7s Step #1: 993000K .......... .......... .......... .......... .......... 44% 184M 7s Step #1: 993050K .......... .......... .......... .......... .......... 44% 193M 7s Step #1: 993100K .......... .......... .......... .......... .......... 44% 186M 7s Step #1: 993150K .......... .......... .......... .......... .......... 44% 178M 7s Step #1: 993200K .......... .......... .......... .......... .......... 44% 183M 7s Step #1: 993250K .......... .......... .......... .......... .......... 44% 195M 7s Step #1: 993300K .......... .......... .......... .......... .......... 44% 196M 7s Step #1: 993350K .......... .......... .......... .......... .......... 44% 160M 7s Step #1: 993400K .......... .......... .......... .......... .......... 44% 203M 7s Step #1: 993450K .......... .......... .......... .......... .......... 44% 195M 7s Step #1: 993500K .......... .......... .......... .......... .......... 44% 227M 7s Step #1: 993550K .......... .......... .......... .......... .......... 44% 177M 7s Step #1: 993600K .......... .......... .......... .......... .......... 44% 192M 7s Step #1: 993650K .......... .......... .......... .......... .......... 44% 196M 7s Step #1: 993700K .......... .......... .......... .......... .......... 44% 216M 7s Step #1: 993750K .......... .......... .......... .......... .......... 44% 165M 7s Step #1: 993800K .......... .......... .......... .......... .......... 44% 131M 7s Step #1: 993850K .......... .......... .......... .......... .......... 44% 153M 7s Step #1: 993900K .......... .......... .......... .......... .......... 44% 185M 7s Step #1: 993950K .......... .......... .......... .......... .......... 44% 162M 7s Step #1: 994000K .......... .......... .......... .......... .......... 44% 198M 7s Step #1: 994050K .......... .......... .......... .......... .......... 44% 204M 7s Step #1: 994100K .......... .......... .......... .......... .......... 44% 200M 7s Step #1: 994150K .......... .......... .......... .......... .......... 44% 173M 7s Step #1: 994200K .......... .......... .......... .......... .......... 44% 181M 7s Step #1: 994250K .......... .......... .......... .......... .......... 44% 209M 7s Step #1: 994300K .......... .......... .......... .......... .......... 44% 200M 7s Step #1: 994350K .......... .......... .......... .......... .......... 44% 169M 7s Step #1: 994400K .......... .......... .......... .......... .......... 44% 186M 7s Step #1: 994450K .......... .......... .......... .......... .......... 44% 168M 7s Step #1: 994500K .......... .......... .......... .......... .......... 44% 210M 7s Step #1: 994550K .......... .......... .......... .......... .......... 44% 64.2M 7s Step #1: 994600K .......... .......... .......... .......... .......... 44% 222M 7s Step #1: 994650K .......... .......... .......... .......... .......... 44% 212M 7s Step #1: 994700K .......... .......... .......... .......... .......... 44% 195M 7s Step #1: 994750K .......... .......... .......... .......... .......... 44% 153M 7s Step #1: 994800K .......... .......... .......... .......... .......... 44% 193M 7s Step #1: 994850K .......... .......... .......... .......... .......... 44% 204M 7s Step #1: 994900K .......... .......... .......... .......... .......... 44% 203M 7s Step #1: 994950K .......... .......... .......... .......... .......... 44% 177M 7s Step #1: 995000K .......... .......... .......... .......... .......... 44% 198M 7s Step #1: 995050K .......... .......... .......... .......... .......... 44% 192M 7s Step #1: 995100K .......... .......... .......... .......... .......... 44% 201M 7s Step #1: 995150K .......... .......... .......... .......... .......... 44% 167M 7s Step #1: 995200K .......... .......... .......... .......... .......... 44% 202M 7s Step #1: 995250K .......... .......... .......... .......... .......... 44% 171M 7s Step #1: 995300K .......... .......... .......... .......... .......... 44% 187M 7s Step #1: 995350K .......... .......... .......... .......... .......... 44% 163M 7s Step #1: 995400K .......... .......... .......... .......... .......... 44% 206M 7s Step #1: 995450K .......... .......... .......... .......... .......... 44% 200M 7s Step #1: 995500K .......... .......... .......... .......... .......... 44% 194M 7s Step #1: 995550K .......... .......... .......... .......... .......... 44% 135M 7s Step #1: 995600K .......... .......... .......... .......... .......... 44% 193M 7s Step #1: 995650K .......... .......... .......... .......... .......... 44% 232M 7s Step #1: 995700K .......... .......... .......... .......... .......... 44% 239M 7s Step #1: 995750K .......... .......... .......... .......... .......... 44% 210M 7s Step #1: 995800K .......... .......... .......... .......... .......... 44% 246M 7s Step #1: 995850K .......... .......... .......... .......... .......... 44% 224M 7s Step #1: 995900K .......... .......... .......... .......... .......... 44% 245M 7s Step #1: 995950K .......... .......... .......... .......... .......... 44% 200M 7s Step #1: 996000K .......... .......... .......... .......... .......... 44% 212M 7s Step #1: 996050K .......... .......... .......... .......... .......... 44% 235M 7s Step #1: 996100K .......... .......... .......... .......... .......... 44% 146M 7s Step #1: 996150K .......... .......... .......... .......... .......... 44% 181M 7s Step #1: 996200K .......... .......... .......... .......... .......... 44% 186M 7s Step #1: 996250K .......... .......... .......... .......... .......... 44% 183M 7s Step #1: 996300K .......... .......... .......... .......... .......... 44% 210M 7s Step #1: 996350K .......... .......... .......... .......... .......... 44% 164M 7s Step #1: 996400K .......... .......... .......... .......... .......... 44% 187M 7s Step #1: 996450K .......... .......... .......... .......... .......... 44% 199M 7s Step #1: 996500K .......... .......... .......... .......... .......... 44% 188M 7s Step #1: 996550K .......... .......... .......... .......... .......... 44% 187M 7s Step #1: 996600K .......... .......... .......... .......... .......... 44% 68.2M 7s Step #1: 996650K .......... .......... .......... .......... .......... 44% 209M 7s Step #1: 996700K .......... .......... .......... .......... .......... 44% 173M 7s Step #1: 996750K .......... .......... .......... .......... .......... 44% 169M 7s Step #1: 996800K .......... .......... .......... .......... .......... 44% 182M 7s Step #1: 996850K .......... .......... .......... .......... .......... 44% 205M 7s Step #1: 996900K .......... .......... .......... .......... .......... 44% 209M 7s Step #1: 996950K .......... .......... .......... .......... .......... 44% 146M 7s Step #1: 997000K .......... .......... .......... .......... .......... 44% 202M 7s Step #1: 997050K .......... .......... .......... .......... .......... 44% 193M 7s Step #1: 997100K .......... .......... .......... .......... .......... 44% 205M 7s Step #1: 997150K .......... .......... .......... .......... .......... 44% 148M 7s Step #1: 997200K .......... .......... .......... .......... .......... 44% 204M 7s Step #1: 997250K .......... .......... .......... .......... .......... 44% 203M 7s Step #1: 997300K .......... .......... .......... .......... .......... 44% 193M 7s Step #1: 997350K .......... .......... .......... .......... .......... 44% 152M 7s Step #1: 997400K .......... .......... .......... .......... .......... 44% 202M 7s Step #1: 997450K .......... .......... .......... .......... .......... 44% 222M 7s Step #1: 997500K .......... .......... .......... .......... .......... 44% 167M 7s Step #1: 997550K .......... .......... .......... .......... .......... 44% 160M 7s Step #1: 997600K .......... .......... .......... .......... .......... 44% 213M 7s Step #1: 997650K .......... .......... .......... .......... .......... 44% 202M 7s Step #1: 997700K .......... .......... .......... .......... .......... 44% 184M 7s Step #1: 997750K .......... .......... .......... .......... .......... 44% 166M 7s Step #1: 997800K .......... .......... .......... .......... .......... 44% 225M 7s Step #1: 997850K .......... .......... .......... .......... .......... 44% 199M 7s Step #1: 997900K .......... .......... .......... .......... .......... 44% 181M 7s Step #1: 997950K .......... .......... .......... .......... .......... 44% 172M 7s Step #1: 998000K .......... .......... .......... .......... .......... 44% 204M 7s Step #1: 998050K .......... .......... .......... .......... .......... 44% 195M 7s Step #1: 998100K .......... .......... .......... .......... .......... 44% 182M 7s Step #1: 998150K .......... .......... .......... .......... .......... 44% 181M 7s Step #1: 998200K .......... .......... .......... .......... .......... 44% 202M 7s Step #1: 998250K .......... .......... .......... .......... .......... 44% 193M 7s Step #1: 998300K .......... .......... .......... .......... .......... 44% 173M 7s Step #1: 998350K .......... .......... .......... .......... .......... 44% 169M 7s Step #1: 998400K .......... .......... .......... .......... .......... 44% 208M 7s Step #1: 998450K .......... .......... .......... .......... .......... 44% 203M 7s Step #1: 998500K .......... .......... .......... .......... .......... 44% 180M 7s Step #1: 998550K .......... .......... .......... .......... .......... 44% 202M 7s Step #1: 998600K .......... .......... .......... .......... .......... 44% 191M 7s Step #1: 998650K .......... .......... .......... .......... .......... 44% 67.0M 7s Step #1: 998700K .......... .......... .......... .......... .......... 44% 219M 7s Step #1: 998750K .......... .......... .......... .......... .......... 44% 180M 7s Step #1: 998800K .......... .......... .......... .......... .......... 44% 180M 7s Step #1: 998850K .......... .......... .......... .......... .......... 44% 203M 7s Step #1: 998900K .......... .......... .......... .......... .......... 44% 207M 7s Step #1: 998950K .......... .......... .......... .......... .......... 44% 174M 7s Step #1: 999000K .......... .......... .......... .......... .......... 44% 172M 7s Step #1: 999050K .......... .......... .......... .......... .......... 44% 203M 7s Step #1: 999100K .......... .......... .......... .......... .......... 44% 215M 7s Step #1: 999150K .......... .......... .......... .......... .......... 44% 183M 7s Step #1: 999200K .......... .......... .......... .......... .......... 44% 226M 7s Step #1: 999250K .......... .......... .......... .......... .......... 44% 218M 7s Step #1: 999300K .......... .......... .......... .......... .......... 44% 201M 7s Step #1: 999350K .......... .......... .......... .......... .......... 44% 174M 7s Step #1: 999400K .......... .......... .......... .......... .......... 44% 202M 7s Step #1: 999450K .......... .......... .......... .......... .......... 44% 185M 7s Step #1: 999500K .......... .......... .......... .......... .......... 44% 219M 7s Step #1: 999550K .......... .......... .......... .......... .......... 44% 185M 7s Step #1: 999600K .......... .......... .......... .......... .......... 44% 184M 7s Step #1: 999650K .......... .......... .......... .......... .......... 44% 191M 7s Step #1: 999700K .......... .......... .......... .......... .......... 44% 181M 7s Step #1: 999750K .......... .......... .......... .......... .......... 44% 170M 7s Step #1: 999800K .......... .......... .......... .......... .......... 44% 194M 7s Step #1: 999850K .......... .......... .......... .......... .......... 44% 197M 7s Step #1: 999900K .......... .......... .......... .......... .......... 44% 211M 7s Step #1: 999950K .......... .......... .......... .......... .......... 44% 169M 7s Step #1: 1000000K .......... .......... .......... .......... .......... 44% 200M 7s Step #1: 1000050K .......... .......... .......... .......... .......... 44% 194M 7s Step #1: 1000100K .......... .......... .......... .......... .......... 44% 203M 7s Step #1: 1000150K .......... .......... .......... .......... .......... 44% 186M 7s Step #1: 1000200K .......... .......... .......... .......... .......... 44% 197M 7s Step #1: 1000250K .......... .......... .......... .......... .......... 44% 217M 7s Step #1: 1000300K .......... .......... .......... .......... .......... 44% 204M 7s Step #1: 1000350K .......... .......... .......... .......... .......... 44% 161M 7s Step #1: 1000400K .......... .......... .......... .......... .......... 44% 191M 7s Step #1: 1000450K .......... .......... .......... .......... .......... 44% 184M 7s Step #1: 1000500K .......... .......... .......... .......... .......... 44% 210M 7s Step #1: 1000550K .......... .......... .......... .......... .......... 44% 177M 7s Step #1: 1000600K .......... .......... .......... .......... .......... 44% 193M 7s Step #1: 1000650K .......... .......... .......... .......... .......... 44% 205M 7s Step #1: 1000700K .......... .......... .......... .......... .......... 44% 67.6M 7s Step #1: 1000750K .......... .......... .......... .......... .......... 44% 163M 7s Step #1: 1000800K .......... .......... .......... .......... .......... 44% 204M 7s Step #1: 1000850K .......... .......... .......... .......... .......... 44% 186M 7s Step #1: 1000900K .......... .......... .......... .......... .......... 44% 220M 7s Step #1: 1000950K .......... .......... .......... .......... .......... 44% 171M 7s Step #1: 1001000K .......... .......... .......... .......... .......... 44% 176M 7s Step #1: 1001050K .......... .......... .......... .......... .......... 44% 209M 7s Step #1: 1001100K .......... .......... .......... .......... .......... 44% 213M 7s Step #1: 1001150K .......... .......... .......... .......... .......... 44% 166M 7s Step #1: 1001200K .......... .......... .......... .......... .......... 44% 207M 7s Step #1: 1001250K .......... .......... .......... .......... .......... 44% 197M 7s Step #1: 1001300K .......... .......... .......... .......... .......... 44% 209M 7s Step #1: 1001350K .......... .......... .......... .......... .......... 44% 166M 7s Step #1: 1001400K .......... .......... .......... .......... .......... 44% 188M 7s Step #1: 1001450K .......... .......... .......... .......... .......... 44% 190M 7s Step #1: 1001500K .......... .......... .......... .......... .......... 44% 201M 7s Step #1: 1001550K .......... .......... .......... .......... .......... 44% 165M 7s Step #1: 1001600K .......... .......... .......... .......... .......... 44% 201M 7s Step #1: 1001650K .......... .......... .......... .......... .......... 44% 206M 7s Step #1: 1001700K .......... .......... .......... .......... .......... 44% 186M 7s Step #1: 1001750K .......... .......... .......... .......... .......... 44% 169M 7s Step #1: 1001800K .......... .......... .......... .......... .......... 44% 202M 7s Step #1: 1001850K .......... .......... .......... .......... .......... 44% 197M 7s Step #1: 1001900K .......... .......... .......... .......... .......... 44% 185M 7s Step #1: 1001950K .......... .......... .......... .......... .......... 44% 165M 7s Step #1: 1002000K .......... .......... .......... .......... .......... 44% 181M 7s Step #1: 1002050K .......... .......... .......... .......... .......... 44% 180M 7s Step #1: 1002100K .......... .......... .......... .......... .......... 44% 185M 7s Step #1: 1002150K .......... .......... .......... .......... .......... 44% 181M 7s Step #1: 1002200K .......... .......... .......... .......... .......... 44% 201M 7s Step #1: 1002250K .......... .......... .......... .......... .......... 44% 204M 7s Step #1: 1002300K .......... .......... .......... .......... .......... 44% 215M 7s Step #1: 1002350K .......... .......... .......... .......... .......... 44% 187M 7s Step #1: 1002400K .......... .......... .......... .......... .......... 44% 199M 7s Step #1: 1002450K .......... .......... .......... .......... .......... 44% 212M 7s Step #1: 1002500K .......... .......... .......... .......... .......... 44% 219M 7s Step #1: 1002550K .......... .......... .......... .......... .......... 44% 177M 7s Step #1: 1002600K .......... .......... .......... .......... .......... 44% 200M 7s Step #1: 1002650K .......... .......... .......... .......... .......... 44% 210M 7s Step #1: 1002700K .......... .......... .......... .......... .......... 44% 211M 7s Step #1: 1002750K .......... .......... .......... .......... .......... 44% 61.8M 7s Step #1: 1002800K .......... .......... .......... .......... .......... 44% 208M 7s Step #1: 1002850K .......... .......... .......... .......... .......... 44% 204M 7s Step #1: 1002900K .......... .......... .......... .......... .......... 44% 175M 7s Step #1: 1002950K .......... .......... .......... .......... .......... 44% 200M 7s Step #1: 1003000K .......... .......... .......... .......... .......... 44% 215M 7s Step #1: 1003050K .......... .......... .......... .......... .......... 44% 210M 7s Step #1: 1003100K .......... .......... .......... .......... .......... 44% 201M 7s Step #1: 1003150K .......... .......... .......... .......... .......... 44% 184M 7s Step #1: 1003200K .......... .......... .......... .......... .......... 44% 197M 7s Step #1: 1003250K .......... .......... .......... .......... .......... 44% 206M 7s Step #1: 1003300K .......... .......... .......... .......... .......... 44% 189M 7s Step #1: 1003350K .......... .......... .......... .......... .......... 44% 178M 7s Step #1: 1003400K .......... .......... .......... .......... .......... 44% 206M 7s Step #1: 1003450K .......... .......... .......... .......... .......... 44% 209M 7s Step #1: 1003500K .......... .......... .......... .......... .......... 44% 202M 7s Step #1: 1003550K .......... .......... .......... .......... .......... 44% 182M 7s Step #1: 1003600K .......... .......... .......... .......... .......... 44% 200M 7s Step #1: 1003650K .......... .......... .......... .......... .......... 44% 204M 7s Step #1: 1003700K .......... .......... .......... .......... .......... 44% 197M 7s Step #1: 1003750K .......... .......... .......... .......... .......... 44% 180M 7s Step #1: 1003800K .......... .......... .......... .......... .......... 44% 206M 7s Step #1: 1003850K .......... .......... .......... .......... .......... 44% 196M 7s Step #1: 1003900K .......... .......... .......... .......... .......... 44% 169M 7s Step #1: 1003950K .......... .......... .......... .......... .......... 44% 159M 7s Step #1: 1004000K .......... .......... .......... .......... .......... 44% 204M 7s Step #1: 1004050K .......... .......... .......... .......... .......... 44% 196M 7s Step #1: 1004100K .......... .......... .......... .......... .......... 44% 177M 7s Step #1: 1004150K .......... .......... .......... .......... .......... 44% 199M 7s Step #1: 1004200K .......... .......... .......... .......... .......... 44% 199M 7s Step #1: 1004250K .......... .......... .......... .......... .......... 44% 192M 7s Step #1: 1004300K .......... .......... .......... .......... .......... 44% 184M 7s Step #1: 1004350K .......... .......... .......... .......... .......... 44% 175M 7s Step #1: 1004400K .......... .......... .......... .......... .......... 44% 212M 7s Step #1: 1004450K .......... .......... .......... .......... .......... 44% 202M 7s Step #1: 1004500K .......... .......... .......... .......... .......... 44% 184M 7s Step #1: 1004550K .......... .......... .......... .......... .......... 44% 167M 7s Step #1: 1004600K .......... .......... .......... .......... .......... 44% 211M 7s Step #1: 1004650K .......... .......... .......... .......... .......... 44% 211M 7s Step #1: 1004700K .......... .......... .......... .......... .......... 44% 188M 7s Step #1: 1004750K .......... .......... .......... .......... .......... 44% 185M 7s Step #1: 1004800K .......... .......... .......... .......... .......... 44% 64.9M 7s Step #1: 1004850K .......... .......... .......... .......... .......... 44% 202M 7s Step #1: 1004900K .......... .......... .......... .......... .......... 44% 218M 7s Step #1: 1004950K .......... .......... .......... .......... .......... 44% 212M 7s Step #1: 1005000K .......... .......... .......... .......... .......... 44% 179M 7s Step #1: 1005050K .......... .......... .......... .......... .......... 44% 215M 7s Step #1: 1005100K .......... .......... .......... .......... .......... 44% 214M 7s Step #1: 1005150K .......... .......... .......... .......... .......... 44% 182M 7s Step #1: 1005200K .......... .......... .......... .......... .......... 44% 170M 7s Step #1: 1005250K .......... .......... .......... .......... .......... 44% 194M 7s Step #1: 1005300K .......... .......... .......... .......... .......... 44% 204M 7s Step #1: 1005350K .......... .......... .......... .......... .......... 44% 177M 7s Step #1: 1005400K .......... .......... .......... .......... .......... 44% 209M 7s Step #1: 1005450K .......... .......... .......... .......... .......... 44% 207M 7s Step #1: 1005500K .......... .......... .......... .......... .......... 44% 198M 7s Step #1: 1005550K .......... .......... .......... .......... .......... 44% 156M 7s Step #1: 1005600K .......... .......... .......... .......... .......... 44% 204M 7s Step #1: 1005650K .......... .......... .......... .......... .......... 44% 207M 7s Step #1: 1005700K .......... .......... .......... .......... .......... 44% 206M 7s Step #1: 1005750K .......... .......... .......... .......... .......... 44% 160M 7s Step #1: 1005800K .......... .......... .......... .......... .......... 44% 182M 7s Step #1: 1005850K .......... .......... .......... .......... .......... 44% 200M 7s Step #1: 1005900K .......... .......... .......... .......... .......... 44% 191M 7s Step #1: 1005950K .......... .......... .......... .......... .......... 44% 169M 7s Step #1: 1006000K .......... .......... .......... .......... .......... 44% 190M 7s Step #1: 1006050K .......... .......... .......... .......... .......... 44% 192M 7s Step #1: 1006100K .......... .......... .......... .......... .......... 44% 202M 7s Step #1: 1006150K .......... .......... .......... .......... .......... 44% 161M 7s Step #1: 1006200K .......... .......... .......... .......... .......... 44% 202M 7s Step #1: 1006250K .......... .......... .......... .......... .......... 44% 193M 7s Step #1: 1006300K .......... .......... .......... .......... .......... 44% 203M 7s Step #1: 1006350K .......... .......... .......... .......... .......... 44% 170M 7s Step #1: 1006400K .......... .......... .......... .......... .......... 44% 195M 7s Step #1: 1006450K .......... .......... .......... .......... .......... 44% 195M 7s Step #1: 1006500K .......... .......... .......... .......... .......... 44% 199M 7s Step #1: 1006550K .......... .......... .......... .......... .......... 44% 170M 7s Step #1: 1006600K .......... .......... .......... .......... .......... 44% 206M 7s Step #1: 1006650K .......... .......... .......... .......... .......... 44% 219M 7s Step #1: 1006700K .......... .......... .......... .......... .......... 44% 197M 7s Step #1: 1006750K .......... .......... .......... .......... .......... 44% 152M 7s Step #1: 1006800K .......... .......... .......... .......... .......... 44% 208M 7s Step #1: 1006850K .......... .......... .......... .......... .......... 44% 69.3M 7s Step #1: 1006900K .......... .......... .......... .......... .......... 44% 211M 7s Step #1: 1006950K .......... .......... .......... .......... .......... 44% 208M 7s Step #1: 1007000K .......... .......... .......... .......... .......... 44% 203M 7s Step #1: 1007050K .......... .......... .......... .......... .......... 44% 220M 7s Step #1: 1007100K .......... .......... .......... .......... .......... 44% 176M 7s Step #1: 1007150K .......... .......... .......... .......... .......... 44% 151M 7s Step #1: 1007200K .......... .......... .......... .......... .......... 44% 219M 7s Step #1: 1007250K .......... .......... .......... .......... .......... 44% 164M 7s Step #1: 1007300K .......... .......... .......... .......... .......... 44% 223M 7s Step #1: 1007350K .......... .......... .......... .......... .......... 44% 192M 7s Step #1: 1007400K .......... .......... .......... .......... .......... 44% 205M 7s Step #1: 1007450K .......... .......... .......... .......... .......... 44% 178M 7s Step #1: 1007500K .......... .......... .......... .......... .......... 44% 205M 7s Step #1: 1007550K .......... .......... .......... .......... .......... 44% 166M 7s Step #1: 1007600K .......... .......... .......... .......... .......... 44% 218M 7s Step #1: 1007650K .......... .......... .......... .......... .......... 44% 197M 7s Step #1: 1007700K .......... .......... .......... .......... .......... 44% 183M 7s Step #1: 1007750K .......... .......... .......... .......... .......... 44% 178M 7s Step #1: 1007800K .......... .......... .......... .......... .......... 44% 203M 7s Step #1: 1007850K .......... .......... .......... .......... .......... 44% 194M 7s Step #1: 1007900K .......... .......... .......... .......... .......... 44% 213M 7s Step #1: 1007950K .......... .......... .......... .......... .......... 44% 180M 7s Step #1: 1008000K .......... .......... .......... .......... .......... 44% 193M 7s Step #1: 1008050K .......... .......... .......... .......... .......... 44% 185M 7s Step #1: 1008100K .......... .......... .......... .......... .......... 44% 196M 7s Step #1: 1008150K .......... .......... .......... .......... .......... 44% 182M 7s Step #1: 1008200K .......... .......... .......... .......... .......... 44% 198M 7s Step #1: 1008250K .......... .......... .......... .......... .......... 44% 207M 7s Step #1: 1008300K .......... .......... .......... .......... .......... 44% 191M 7s Step #1: 1008350K .......... .......... .......... .......... .......... 44% 170M 7s Step #1: 1008400K .......... .......... .......... .......... .......... 44% 211M 7s Step #1: 1008450K .......... .......... .......... .......... .......... 44% 208M 7s Step #1: 1008500K .......... .......... .......... .......... .......... 44% 204M 7s Step #1: 1008550K .......... .......... .......... .......... .......... 44% 168M 7s Step #1: 1008600K .......... .......... .......... .......... .......... 44% 182M 7s Step #1: 1008650K .......... .......... .......... .......... .......... 44% 210M 7s Step #1: 1008700K .......... .......... .......... .......... .......... 44% 208M 7s Step #1: 1008750K .......... .......... .......... .......... .......... 44% 173M 7s Step #1: 1008800K .......... .......... .......... .......... .......... 44% 169M 7s Step #1: 1008850K .......... .......... .......... .......... .......... 44% 202M 7s Step #1: 1008900K .......... .......... .......... .......... .......... 44% 71.7M 7s Step #1: 1008950K .......... .......... .......... .......... .......... 44% 185M 7s Step #1: 1009000K .......... .......... .......... .......... .......... 44% 199M 7s Step #1: 1009050K .......... .......... .......... .......... .......... 44% 193M 7s Step #1: 1009100K .......... .......... .......... .......... .......... 44% 210M 7s Step #1: 1009150K .......... .......... .......... .......... .......... 44% 174M 7s Step #1: 1009200K .......... .......... .......... .......... .......... 44% 208M 7s Step #1: 1009250K .......... .......... .......... .......... .......... 44% 209M 7s Step #1: 1009300K .......... .......... .......... .......... .......... 44% 196M 7s Step #1: 1009350K .......... .......... .......... .......... .......... 44% 182M 7s Step #1: 1009400K .......... .......... .......... .......... .......... 44% 201M 7s Step #1: 1009450K .......... .......... .......... .......... .......... 44% 198M 7s Step #1: 1009500K .......... .......... .......... .......... .......... 44% 211M 7s Step #1: 1009550K .......... .......... .......... .......... .......... 44% 173M 7s Step #1: 1009600K .......... .......... .......... .......... .......... 44% 184M 7s Step #1: 1009650K .......... .......... .......... .......... .......... 44% 187M 7s Step #1: 1009700K .......... .......... .......... .......... .......... 44% 197M 7s Step #1: 1009750K .......... .......... .......... .......... .......... 44% 180M 7s Step #1: 1009800K .......... .......... .......... .......... .......... 44% 198M 7s Step #1: 1009850K .......... .......... .......... .......... .......... 44% 196M 7s Step #1: 1009900K .......... .......... .......... .......... .......... 44% 201M 7s Step #1: 1009950K .......... .......... .......... .......... .......... 44% 162M 7s Step #1: 1010000K .......... .......... .......... .......... .......... 44% 206M 7s Step #1: 1010050K .......... .......... .......... .......... .......... 44% 195M 7s Step #1: 1010100K .......... .......... .......... .......... .......... 44% 190M 7s Step #1: 1010150K .......... .......... .......... .......... .......... 44% 184M 7s Step #1: 1010200K .......... .......... .......... .......... .......... 44% 210M 7s Step #1: 1010250K .......... .......... .......... .......... .......... 44% 211M 7s Step #1: 1010300K .......... .......... .......... .......... .......... 44% 181M 7s Step #1: 1010350K .......... .......... .......... .......... .......... 44% 167M 7s Step #1: 1010400K .......... .......... .......... .......... .......... 44% 203M 7s Step #1: 1010450K .......... .......... .......... .......... .......... 44% 189M 7s Step #1: 1010500K .......... .......... .......... .......... .......... 44% 199M 7s Step #1: 1010550K .......... .......... .......... .......... .......... 44% 180M 7s Step #1: 1010600K .......... .......... .......... .......... .......... 44% 183M 7s Step #1: 1010650K .......... .......... .......... .......... .......... 44% 95.4M 7s Step #1: 1010700K .......... .......... .......... .......... .......... 44% 194M 7s Step #1: 1010750K .......... .......... .......... .......... .......... 44% 175M 7s Step #1: 1010800K .......... .......... .......... .......... .......... 44% 186M 7s Step #1: 1010850K .......... .......... .......... .......... .......... 44% 188M 7s Step #1: 1010900K .......... .......... .......... .......... .......... 44% 203M 7s Step #1: 1010950K .......... .......... .......... .......... .......... 44% 56.6M 7s Step #1: 1011000K .......... .......... .......... .......... .......... 44% 175M 7s Step #1: 1011050K .......... .......... .......... .......... .......... 44% 191M 7s Step #1: 1011100K .......... .......... .......... .......... .......... 44% 188M 7s Step #1: 1011150K .......... .......... .......... .......... .......... 44% 167M 7s Step #1: 1011200K .......... .......... .......... .......... .......... 44% 202M 7s Step #1: 1011250K .......... .......... .......... .......... .......... 44% 187M 7s Step #1: 1011300K .......... .......... .......... .......... .......... 44% 196M 7s Step #1: 1011350K .......... .......... .......... .......... .......... 44% 192M 7s Step #1: 1011400K .......... .......... .......... .......... .......... 44% 173M 7s Step #1: 1011450K .......... .......... .......... .......... .......... 44% 191M 7s Step #1: 1011500K .......... .......... .......... .......... .......... 44% 214M 7s Step #1: 1011550K .......... .......... .......... .......... .......... 44% 162M 7s Step #1: 1011600K .......... .......... .......... .......... .......... 44% 177M 7s Step #1: 1011650K .......... .......... .......... .......... .......... 44% 173M 7s Step #1: 1011700K .......... .......... .......... .......... .......... 44% 207M 7s Step #1: 1011750K .......... .......... .......... .......... .......... 44% 166M 7s Step #1: 1011800K .......... .......... .......... .......... .......... 44% 197M 7s Step #1: 1011850K .......... .......... .......... .......... .......... 44% 185M 7s Step #1: 1011900K .......... .......... .......... .......... .......... 44% 192M 7s Step #1: 1011950K .......... .......... .......... .......... .......... 44% 176M 7s Step #1: 1012000K .......... .......... .......... .......... .......... 44% 192M 7s Step #1: 1012050K .......... .......... .......... .......... .......... 44% 191M 7s Step #1: 1012100K .......... .......... .......... .......... .......... 44% 199M 7s Step #1: 1012150K .......... .......... .......... .......... .......... 44% 186M 7s Step #1: 1012200K .......... .......... .......... .......... .......... 44% 199M 7s Step #1: 1012250K .......... .......... .......... .......... .......... 44% 195M 7s Step #1: 1012300K .......... .......... .......... .......... .......... 44% 206M 7s Step #1: 1012350K .......... .......... .......... .......... .......... 44% 171M 7s Step #1: 1012400K .......... .......... .......... .......... .......... 44% 185M 7s Step #1: 1012450K .......... .......... .......... .......... .......... 44% 175M 7s Step #1: 1012500K .......... .......... .......... .......... .......... 44% 210M 7s Step #1: 1012550K .......... .......... .......... .......... .......... 44% 194M 7s Step #1: 1012600K .......... .......... .......... .......... .......... 44% 198M 7s Step #1: 1012650K .......... .......... .......... .......... .......... 44% 201M 7s Step #1: 1012700K .......... .......... .......... .......... .......... 44% 200M 7s Step #1: 1012750K .......... .......... .......... .......... .......... 44% 183M 7s Step #1: 1012800K .......... .......... .......... .......... .......... 44% 197M 7s Step #1: 1012850K .......... .......... .......... .......... .......... 44% 204M 7s Step #1: 1012900K .......... .......... .......... .......... .......... 44% 182M 7s Step #1: 1012950K .......... .......... .......... .......... .......... 44% 174M 7s Step #1: 1013000K .......... .......... .......... .......... .......... 44% 71.6M 7s Step #1: 1013050K .......... .......... .......... .......... .......... 44% 228M 7s Step #1: 1013100K .......... .......... .......... .......... .......... 44% 193M 7s Step #1: 1013150K .......... .......... .......... .......... .......... 44% 148M 7s Step #1: 1013200K .......... .......... .......... .......... .......... 44% 211M 7s Step #1: 1013250K .......... .......... .......... .......... .......... 44% 211M 7s Step #1: 1013300K .......... .......... .......... .......... .......... 44% 198M 7s Step #1: 1013350K .......... .......... .......... .......... .......... 44% 183M 7s Step #1: 1013400K .......... .......... .......... .......... .......... 44% 188M 7s Step #1: 1013450K .......... .......... .......... .......... .......... 44% 202M 7s Step #1: 1013500K .......... .......... .......... .......... .......... 44% 189M 7s Step #1: 1013550K .......... .......... .......... .......... .......... 44% 178M 7s Step #1: 1013600K .......... .......... .......... .......... .......... 44% 199M 7s Step #1: 1013650K .......... .......... .......... .......... .......... 44% 186M 7s Step #1: 1013700K .......... .......... .......... .......... .......... 44% 218M 7s Step #1: 1013750K .......... .......... .......... .......... .......... 44% 182M 7s Step #1: 1013800K .......... .......... .......... .......... .......... 45% 208M 7s Step #1: 1013850K .......... .......... .......... .......... .......... 45% 189M 7s Step #1: 1013900K .......... .......... .......... .......... .......... 45% 207M 7s Step #1: 1013950K .......... .......... .......... .......... .......... 45% 147M 7s Step #1: 1014000K .......... .......... .......... .......... .......... 45% 206M 7s Step #1: 1014050K .......... .......... .......... .......... .......... 45% 205M 7s Step #1: 1014100K .......... .......... .......... .......... .......... 45% 190M 7s Step #1: 1014150K .......... .......... .......... .......... .......... 45% 186M 7s Step #1: 1014200K .......... .......... .......... .......... .......... 45% 189M 7s Step #1: 1014250K .......... .......... .......... .......... .......... 45% 203M 7s Step #1: 1014300K .......... .......... .......... .......... .......... 45% 195M 7s Step #1: 1014350K .......... .......... .......... .......... .......... 45% 170M 7s Step #1: 1014400K .......... .......... .......... .......... .......... 45% 204M 7s Step #1: 1014450K .......... .......... .......... .......... .......... 45% 196M 7s Step #1: 1014500K .......... .......... .......... .......... .......... 45% 204M 7s Step #1: 1014550K .......... .......... .......... .......... .......... 45% 164M 7s Step #1: 1014600K .......... .......... .......... .......... .......... 45% 207M 7s Step #1: 1014650K .......... .......... .......... .......... .......... 45% 201M 7s Step #1: 1014700K .......... .......... .......... .......... .......... 45% 176M 7s Step #1: 1014750K .......... .......... .......... .......... .......... 45% 171M 7s Step #1: 1014800K .......... .......... .......... .......... .......... 45% 189M 7s Step #1: 1014850K .......... .......... .......... .......... .......... 45% 185M 7s Step #1: 1014900K .......... .......... .......... .......... .......... 45% 207M 7s Step #1: 1014950K .......... .......... .......... .......... .......... 45% 181M 7s Step #1: 1015000K .......... .......... .......... .......... .......... 45% 207M 7s Step #1: 1015050K .......... .......... .......... .......... .......... 45% 66.9M 7s Step #1: 1015100K .......... .......... .......... .......... .......... 45% 212M 7s Step #1: 1015150K .......... .......... .......... .......... .......... 45% 175M 7s Step #1: 1015200K .......... .......... .......... .......... .......... 45% 197M 7s Step #1: 1015250K .......... .......... .......... .......... .......... 45% 209M 7s Step #1: 1015300K .......... .......... .......... .......... .......... 45% 209M 7s Step #1: 1015350K .......... .......... .......... .......... .......... 45% 161M 7s Step #1: 1015400K .......... .......... .......... .......... .......... 45% 199M 7s Step #1: 1015450K .......... .......... .......... .......... .......... 45% 195M 7s Step #1: 1015500K .......... .......... .......... .......... .......... 45% 206M 7s Step #1: 1015550K .......... .......... .......... .......... .......... 45% 156M 7s Step #1: 1015600K .......... .......... .......... .......... .......... 45% 195M 7s Step #1: 1015650K .......... .......... .......... .......... .......... 45% 221M 7s Step #1: 1015700K .......... .......... .......... .......... .......... 45% 191M 7s Step #1: 1015750K .......... .......... .......... .......... .......... 45% 181M 7s Step #1: 1015800K .......... .......... .......... .......... .......... 45% 211M 7s Step #1: 1015850K .......... .......... .......... .......... .......... 45% 188M 7s Step #1: 1015900K .......... .......... .......... .......... .......... 45% 204M 7s Step #1: 1015950K .......... .......... .......... .......... .......... 45% 172M 7s Step #1: 1016000K .......... .......... .......... .......... .......... 45% 198M 7s Step #1: 1016050K .......... .......... .......... .......... .......... 45% 202M 7s Step #1: 1016100K .......... .......... .......... .......... .......... 45% 195M 7s Step #1: 1016150K .......... .......... .......... .......... .......... 45% 168M 7s Step #1: 1016200K .......... .......... .......... .......... .......... 45% 204M 7s Step #1: 1016250K .......... .......... .......... .......... .......... 45% 203M 7s Step #1: 1016300K .......... .......... .......... .......... .......... 45% 205M 7s Step #1: 1016350K .......... .......... .......... .......... .......... 45% 165M 7s Step #1: 1016400K .......... .......... .......... .......... .......... 45% 197M 7s Step #1: 1016450K .......... .......... .......... .......... .......... 45% 182M 7s Step #1: 1016500K .......... .......... .......... .......... .......... 45% 191M 7s Step #1: 1016550K .......... .......... .......... .......... .......... 45% 168M 7s Step #1: 1016600K .......... .......... .......... .......... .......... 45% 198M 7s Step #1: 1016650K .......... .......... .......... .......... .......... 45% 191M 7s Step #1: 1016700K .......... .......... .......... .......... .......... 45% 210M 7s Step #1: 1016750K .......... .......... .......... .......... .......... 45% 159M 7s Step #1: 1016800K .......... .......... .......... .......... .......... 45% 208M 7s Step #1: 1016850K .......... .......... .......... .......... .......... 45% 203M 7s Step #1: 1016900K .......... .......... .......... .......... .......... 45% 204M 7s Step #1: 1016950K .......... .......... .......... .......... .......... 45% 172M 7s Step #1: 1017000K .......... .......... .......... .......... .......... 45% 195M 7s Step #1: 1017050K .......... .......... .......... .......... .......... 45% 178M 7s Step #1: 1017100K .......... .......... .......... .......... .......... 45% 70.1M 7s Step #1: 1017150K .......... .......... .......... .......... .......... 45% 180M 7s Step #1: 1017200K .......... .......... .......... .......... .......... 45% 210M 7s Step #1: 1017250K .......... .......... .......... .......... .......... 45% 185M 7s Step #1: 1017300K .......... .......... .......... .......... .......... 45% 199M 7s Step #1: 1017350K .......... .......... .......... .......... .......... 45% 186M 7s Step #1: 1017400K .......... .......... .......... .......... .......... 45% 216M 7s Step #1: 1017450K .......... .......... .......... .......... .......... 45% 195M 7s Step #1: 1017500K .......... .......... .......... .......... .......... 45% 180M 7s Step #1: 1017550K .......... .......... .......... .......... .......... 45% 177M 7s Step #1: 1017600K .......... .......... .......... .......... .......... 45% 204M 7s Step #1: 1017650K .......... .......... .......... .......... .......... 45% 185M 7s Step #1: 1017700K .......... .......... .......... .......... .......... 45% 193M 7s Step #1: 1017750K .......... .......... .......... .......... .......... 45% 175M 7s Step #1: 1017800K .......... .......... .......... .......... .......... 45% 178M 7s Step #1: 1017850K .......... .......... .......... .......... .......... 45% 200M 7s Step #1: 1017900K .......... .......... .......... .......... .......... 45% 202M 7s Step #1: 1017950K .......... .......... .......... .......... .......... 45% 178M 7s Step #1: 1018000K .......... .......... .......... .......... .......... 45% 175M 7s Step #1: 1018050K .......... .......... .......... .......... .......... 45% 208M 7s Step #1: 1018100K .......... .......... .......... .......... .......... 45% 205M 7s Step #1: 1018150K .......... .......... .......... .......... .......... 45% 179M 7s Step #1: 1018200K .......... .......... .......... .......... .......... 45% 195M 7s Step #1: 1018250K .......... .......... .......... .......... .......... 45% 200M 7s Step #1: 1018300K .......... .......... .......... .......... .......... 45% 187M 7s Step #1: 1018350K .......... .......... .......... .......... .......... 45% 169M 7s Step #1: 1018400K .......... .......... .......... .......... .......... 45% 183M 7s Step #1: 1018450K .......... .......... .......... .......... .......... 45% 201M 7s Step #1: 1018500K .......... .......... .......... .......... .......... 45% 192M 7s Step #1: 1018550K .......... .......... .......... .......... .......... 45% 168M 7s Step #1: 1018600K .......... .......... .......... .......... .......... 45% 200M 7s Step #1: 1018650K .......... .......... .......... .......... .......... 45% 217M 7s Step #1: 1018700K .......... .......... .......... .......... .......... 45% 222M 7s Step #1: 1018750K .......... .......... .......... .......... .......... 45% 185M 7s Step #1: 1018800K .......... .......... .......... .......... .......... 45% 184M 7s Step #1: 1018850K .......... .......... .......... .......... .......... 45% 202M 7s Step #1: 1018900K .......... .......... .......... .......... .......... 45% 198M 7s Step #1: 1018950K .......... .......... .......... .......... .......... 45% 166M 7s Step #1: 1019000K .......... .......... .......... .......... .......... 45% 191M 7s Step #1: 1019050K .......... .......... .......... .......... .......... 45% 187M 7s Step #1: 1019100K .......... .......... .......... .......... .......... 45% 195M 7s Step #1: 1019150K .......... .......... .......... .......... .......... 45% 63.0M 7s Step #1: 1019200K .......... .......... .......... .......... .......... 45% 211M 7s Step #1: 1019250K .......... .......... .......... .......... .......... 45% 206M 7s Step #1: 1019300K .......... .......... .......... .......... .......... 45% 202M 7s Step #1: 1019350K .......... .......... .......... .......... .......... 45% 171M 7s Step #1: 1019400K .......... .......... .......... .......... .......... 45% 196M 7s Step #1: 1019450K .......... .......... .......... .......... .......... 45% 214M 7s Step #1: 1019500K .......... .......... .......... .......... .......... 45% 208M 7s Step #1: 1019550K .......... .......... .......... .......... .......... 45% 148M 7s Step #1: 1019600K .......... .......... .......... .......... .......... 45% 204M 7s Step #1: 1019650K .......... .......... .......... .......... .......... 45% 189M 7s Step #1: 1019700K .......... .......... .......... .......... .......... 45% 204M 7s Step #1: 1019750K .......... .......... .......... .......... .......... 45% 183M 7s Step #1: 1019800K .......... .......... .......... .......... .......... 45% 195M 7s Step #1: 1019850K .......... .......... .......... .......... .......... 45% 199M 7s Step #1: 1019900K .......... .......... .......... .......... .......... 45% 173M 7s Step #1: 1019950K .......... .......... .......... .......... .......... 45% 171M 7s Step #1: 1020000K .......... .......... .......... .......... .......... 45% 208M 7s Step #1: 1020050K .......... .......... .......... .......... .......... 45% 184M 7s Step #1: 1020100K .......... .......... .......... .......... .......... 45% 195M 7s Step #1: 1020150K .......... .......... .......... .......... .......... 45% 179M 7s Step #1: 1020200K .......... .......... .......... .......... .......... 45% 198M 7s Step #1: 1020250K .......... .......... .......... .......... .......... 45% 190M 7s Step #1: 1020300K .......... .......... .......... .......... .......... 45% 206M 7s Step #1: 1020350K .......... .......... .......... .......... .......... 45% 163M 7s Step #1: 1020400K .......... .......... .......... .......... .......... 45% 227M 7s Step #1: 1020450K .......... .......... .......... .......... .......... 45% 207M 7s Step #1: 1020500K .......... .......... .......... .......... .......... 45% 209M 7s Step #1: 1020550K .......... .......... .......... .......... .......... 45% 182M 7s Step #1: 1020600K .......... .......... .......... .......... .......... 45% 195M 7s Step #1: 1020650K .......... .......... .......... .......... .......... 45% 204M 7s Step #1: 1020700K .......... .......... .......... .......... .......... 45% 195M 7s Step #1: 1020750K .......... .......... .......... .......... .......... 45% 165M 7s Step #1: 1020800K .......... .......... .......... .......... .......... 45% 211M 7s Step #1: 1020850K .......... .......... .......... .......... .......... 45% 177M 7s Step #1: 1020900K .......... .......... .......... .......... .......... 45% 194M 7s Step #1: 1020950K .......... .......... .......... .......... .......... 45% 180M 7s Step #1: 1021000K .......... .......... .......... .......... .......... 45% 208M 7s Step #1: 1021050K .......... .......... .......... .......... .......... 45% 203M 7s Step #1: 1021100K .......... .......... .......... .......... .......... 45% 193M 7s Step #1: 1021150K .......... .......... .......... .......... .......... 45% 62.7M 7s Step #1: 1021200K .......... .......... .......... .......... .......... 45% 203M 7s Step #1: 1021250K .......... .......... .......... .......... .......... 45% 213M 7s Step #1: 1021300K .......... .......... .......... .......... .......... 45% 198M 7s Step #1: 1021350K .......... .......... .......... .......... .......... 45% 159M 7s Step #1: 1021400K .......... .......... .......... .......... .......... 45% 214M 7s Step #1: 1021450K .......... .......... .......... .......... .......... 45% 192M 7s Step #1: 1021500K .......... .......... .......... .......... .......... 45% 199M 7s Step #1: 1021550K .......... .......... .......... .......... .......... 45% 167M 7s Step #1: 1021600K .......... .......... .......... .......... .......... 45% 184M 7s Step #1: 1021650K .......... .......... .......... .......... .......... 45% 222M 7s Step #1: 1021700K .......... .......... .......... .......... .......... 45% 204M 7s Step #1: 1021750K .......... .......... .......... .......... .......... 45% 177M 7s Step #1: 1021800K .......... .......... .......... .......... .......... 45% 196M 7s Step #1: 1021850K .......... .......... .......... .......... .......... 45% 173M 7s Step #1: 1021900K .......... .......... .......... .......... .......... 45% 200M 7s Step #1: 1021950K .......... .......... .......... .......... .......... 45% 172M 7s Step #1: 1022000K .......... .......... .......... .......... .......... 45% 207M 7s Step #1: 1022050K .......... .......... .......... .......... .......... 45% 192M 7s Step #1: 1022100K .......... .......... .......... .......... .......... 45% 176M 7s Step #1: 1022150K .......... .......... .......... .......... .......... 45% 174M 7s Step #1: 1022200K .......... .......... .......... .......... .......... 45% 206M 7s Step #1: 1022250K .......... .......... .......... .......... .......... 45% 198M 7s Step #1: 1022300K .......... .......... .......... .......... .......... 45% 212M 7s Step #1: 1022350K .......... .......... .......... .......... .......... 45% 181M 7s Step #1: 1022400K .......... .......... .......... .......... .......... 45% 182M 7s Step #1: 1022450K .......... .......... .......... .......... .......... 45% 205M 7s Step #1: 1022500K .......... .......... .......... .......... .......... 45% 158M 7s Step #1: 1022550K .......... .......... .......... .......... .......... 45% 166M 7s Step #1: 1022600K .......... .......... .......... .......... .......... 45% 184M 7s Step #1: 1022650K .......... .......... .......... .......... .......... 45% 179M 7s Step #1: 1022700K .......... .......... .......... .......... .......... 45% 191M 7s Step #1: 1022750K .......... .......... .......... .......... .......... 45% 168M 7s Step #1: 1022800K .......... .......... .......... .......... .......... 45% 203M 7s Step #1: 1022850K .......... .......... .......... .......... .......... 45% 201M 7s Step #1: 1022900K .......... .......... .......... .......... .......... 45% 185M 7s Step #1: 1022950K .......... .......... .......... .......... .......... 45% 174M 7s Step #1: 1023000K .......... .......... .......... .......... .......... 45% 192M 7s Step #1: 1023050K .......... .......... .......... .......... .......... 45% 201M 7s Step #1: 1023100K .......... .......... .......... .......... .......... 45% 207M 7s Step #1: 1023150K .......... .......... .......... .......... .......... 45% 164M 7s Step #1: 1023200K .......... .......... .......... .......... .......... 45% 67.3M 7s Step #1: 1023250K .......... .......... .......... .......... .......... 45% 204M 7s Step #1: 1023300K .......... .......... .......... .......... .......... 45% 216M 7s Step #1: 1023350K .......... .......... .......... .......... .......... 45% 154M 7s Step #1: 1023400K .......... .......... .......... .......... .......... 45% 194M 7s Step #1: 1023450K .......... .......... .......... .......... .......... 45% 190M 7s Step #1: 1023500K .......... .......... .......... .......... .......... 45% 219M 7s Step #1: 1023550K .......... .......... .......... .......... .......... 45% 176M 7s Step #1: 1023600K .......... .......... .......... .......... .......... 45% 200M 7s Step #1: 1023650K .......... .......... .......... .......... .......... 45% 160M 7s Step #1: 1023700K .......... .......... .......... .......... .......... 45% 194M 7s Step #1: 1023750K .......... .......... .......... .......... .......... 45% 181M 7s Step #1: 1023800K .......... .......... .......... .......... .......... 45% 209M 7s Step #1: 1023850K .......... .......... .......... .......... .......... 45% 209M 7s Step #1: 1023900K .......... .......... .......... .......... .......... 45% 179M 7s Step #1: 1023950K .......... .......... .......... .......... .......... 45% 174M 7s Step #1: 1024000K .......... .......... .......... .......... .......... 45% 200M 7s Step #1: 1024050K .......... .......... .......... .......... .......... 45% 205M 7s Step #1: 1024100K .......... .......... .......... .......... .......... 45% 211M 7s Step #1: 1024150K .......... .......... .......... .......... .......... 45% 180M 7s Step #1: 1024200K .......... .......... .......... .......... .......... 45% 184M 7s Step #1: 1024250K .......... .......... .......... .......... .......... 45% 224M 7s Step #1: 1024300K .......... .......... .......... .......... .......... 45% 217M 7s Step #1: 1024350K .......... .......... .......... .......... .......... 45% 180M 7s Step #1: 1024400K .......... .......... .......... .......... .......... 45% 197M 7s Step #1: 1024450K .......... .......... .......... .......... .......... 45% 200M 7s Step #1: 1024500K .......... .......... .......... .......... .......... 45% 188M 7s Step #1: 1024550K .......... .......... .......... .......... .......... 45% 173M 7s Step #1: 1024600K .......... .......... .......... .......... .......... 45% 206M 7s Step #1: 1024650K .......... .......... .......... .......... .......... 45% 214M 7s Step #1: 1024700K .......... .......... .......... .......... .......... 45% 196M 7s Step #1: 1024750K .......... .......... .......... .......... .......... 45% 162M 7s Step #1: 1024800K .......... .......... .......... .......... .......... 45% 210M 7s Step #1: 1024850K .......... .......... .......... .......... .......... 45% 207M 7s Step #1: 1024900K .......... .......... .......... .......... .......... 45% 191M 7s Step #1: 1024950K .......... .......... .......... .......... .......... 45% 174M 7s Step #1: 1025000K .......... .......... .......... .......... .......... 45% 203M 7s Step #1: 1025050K .......... .......... .......... .......... .......... 45% 207M 7s Step #1: 1025100K .......... .......... .......... .......... .......... 45% 199M 7s Step #1: 1025150K .......... .......... .......... .......... .......... 45% 156M 7s Step #1: 1025200K .......... .......... .......... .......... .......... 45% 181M 7s Step #1: 1025250K .......... .......... .......... .......... .......... 45% 69.8M 7s Step #1: 1025300K .......... .......... .......... .......... .......... 45% 212M 7s Step #1: 1025350K .......... .......... .......... .......... .......... 45% 185M 7s Step #1: 1025400K .......... .......... .......... .......... .......... 45% 217M 7s Step #1: 1025450K .......... .......... .......... .......... .......... 45% 193M 7s Step #1: 1025500K .......... .......... .......... .......... .......... 45% 205M 7s Step #1: 1025550K .......... .......... .......... .......... .......... 45% 171M 7s Step #1: 1025600K .......... .......... .......... .......... .......... 45% 198M 7s Step #1: 1025650K .......... .......... .......... .......... .......... 45% 204M 7s Step #1: 1025700K .......... .......... .......... .......... .......... 45% 198M 7s Step #1: 1025750K .......... .......... .......... .......... .......... 45% 185M 7s Step #1: 1025800K .......... .......... .......... .......... .......... 45% 189M 7s Step #1: 1025850K .......... .......... .......... .......... .......... 45% 191M 7s Step #1: 1025900K .......... .......... .......... .......... .......... 45% 206M 7s Step #1: 1025950K .......... .......... .......... .......... .......... 45% 164M 7s Step #1: 1026000K .......... .......... .......... .......... .......... 45% 203M 7s Step #1: 1026050K .......... .......... .......... .......... .......... 45% 208M 7s Step #1: 1026100K .......... .......... .......... .......... .......... 45% 205M 7s Step #1: 1026150K .......... .......... .......... .......... .......... 45% 174M 7s Step #1: 1026200K .......... .......... .......... .......... .......... 45% 193M 7s Step #1: 1026250K .......... .......... .......... .......... .......... 45% 210M 7s Step #1: 1026300K .......... .......... .......... .......... .......... 45% 204M 7s Step #1: 1026350K .......... .......... .......... .......... .......... 45% 174M 7s Step #1: 1026400K .......... .......... .......... .......... .......... 45% 192M 7s Step #1: 1026450K .......... .......... .......... .......... .......... 45% 180M 7s Step #1: 1026500K .......... .......... .......... .......... .......... 45% 210M 7s Step #1: 1026550K .......... .......... .......... .......... .......... 45% 185M 7s Step #1: 1026600K .......... .......... .......... .......... .......... 45% 193M 7s Step #1: 1026650K .......... .......... .......... .......... .......... 45% 178M 7s Step #1: 1026700K .......... .......... .......... .......... .......... 45% 206M 7s Step #1: 1026750K .......... .......... .......... .......... .......... 45% 166M 7s Step #1: 1026800K .......... .......... .......... .......... .......... 45% 194M 7s Step #1: 1026850K .......... .......... .......... .......... .......... 45% 218M 7s Step #1: 1026900K .......... .......... .......... .......... .......... 45% 211M 7s Step #1: 1026950K .......... .......... .......... .......... .......... 45% 186M 7s Step #1: 1027000K .......... .......... .......... .......... .......... 45% 181M 7s Step #1: 1027050K .......... .......... .......... .......... .......... 45% 193M 7s Step #1: 1027100K .......... .......... .......... .......... .......... 45% 210M 7s Step #1: 1027150K .......... .......... .......... .......... .......... 45% 169M 7s Step #1: 1027200K .......... .......... .......... .......... .......... 45% 175M 7s Step #1: 1027250K .......... .......... .......... .......... .......... 45% 192M 7s Step #1: 1027300K .......... .......... .......... .......... .......... 45% 69.5M 7s Step #1: 1027350K .......... .......... .......... .......... .......... 45% 180M 7s Step #1: 1027400K .......... .......... .......... .......... .......... 45% 205M 7s Step #1: 1027450K .......... .......... .......... .......... .......... 45% 217M 7s Step #1: 1027500K .......... .......... .......... .......... .......... 45% 182M 7s Step #1: 1027550K .......... .......... .......... .......... .......... 45% 162M 7s Step #1: 1027600K .......... .......... .......... .......... .......... 45% 209M 7s Step #1: 1027650K .......... .......... .......... .......... .......... 45% 205M 7s Step #1: 1027700K .......... .......... .......... .......... .......... 45% 190M 7s Step #1: 1027750K .......... .......... .......... .......... .......... 45% 170M 7s Step #1: 1027800K .......... .......... .......... .......... .......... 45% 203M 7s Step #1: 1027850K .......... .......... .......... .......... .......... 45% 220M 7s Step #1: 1027900K .......... .......... .......... .......... .......... 45% 207M 7s Step #1: 1027950K .......... .......... .......... .......... .......... 45% 178M 7s Step #1: 1028000K .......... .......... .......... .......... .......... 45% 183M 7s Step #1: 1028050K .......... .......... .......... .......... .......... 45% 193M 7s Step #1: 1028100K .......... .......... .......... .......... .......... 45% 204M 7s Step #1: 1028150K .......... .......... .......... .......... .......... 45% 178M 7s Step #1: 1028200K .......... .......... .......... .......... .......... 45% 208M 7s Step #1: 1028250K .......... .......... .......... .......... .......... 45% 197M 7s Step #1: 1028300K .......... .......... .......... .......... .......... 45% 189M 7s Step #1: 1028350K .......... .......... .......... .......... .......... 45% 167M 7s Step #1: 1028400K .......... .......... .......... .......... .......... 45% 207M 7s Step #1: 1028450K .......... .......... .......... .......... .......... 45% 208M 7s Step #1: 1028500K .......... .......... .......... .......... .......... 45% 170M 7s Step #1: 1028550K .......... .......... .......... .......... .......... 45% 184M 7s Step #1: 1028600K .......... .......... .......... .......... .......... 45% 205M 7s Step #1: 1028650K .......... .......... .......... .......... .......... 45% 204M 7s Step #1: 1028700K .......... .......... .......... .......... .......... 45% 197M 7s Step #1: 1028750K .......... .......... .......... .......... .......... 45% 166M 7s Step #1: 1028800K .......... .......... .......... .......... .......... 45% 187M 7s Step #1: 1028850K .......... .......... .......... .......... .......... 45% 203M 7s Step #1: 1028900K .......... .......... .......... .......... .......... 45% 201M 7s Step #1: 1028950K .......... .......... .......... .......... .......... 45% 177M 7s Step #1: 1029000K .......... .......... .......... .......... .......... 45% 200M 7s Step #1: 1029050K .......... .......... .......... .......... .......... 45% 191M 7s Step #1: 1029100K .......... .......... .......... .......... .......... 45% 199M 7s Step #1: 1029150K .......... .......... .......... .......... .......... 45% 162M 7s Step #1: 1029200K .......... .......... .......... .......... .......... 45% 185M 7s Step #1: 1029250K .......... .......... .......... .......... .......... 45% 210M 7s Step #1: 1029300K .......... .......... .......... .......... .......... 45% 200M 7s Step #1: 1029350K .......... .......... .......... .......... .......... 45% 67.4M 7s Step #1: 1029400K .......... .......... .......... .......... .......... 45% 195M 7s Step #1: 1029450K .......... .......... .......... .......... .......... 45% 191M 7s Step #1: 1029500K .......... .......... .......... .......... .......... 45% 209M 7s Step #1: 1029550K .......... .......... .......... .......... .......... 45% 145M 7s Step #1: 1029600K .......... .......... .......... .......... .......... 45% 195M 7s Step #1: 1029650K .......... .......... .......... .......... .......... 45% 203M 7s Step #1: 1029700K .......... .......... .......... .......... .......... 45% 201M 7s Step #1: 1029750K .......... .......... .......... .......... .......... 45% 174M 7s Step #1: 1029800K .......... .......... .......... .......... .......... 45% 207M 7s Step #1: 1029850K .......... .......... .......... .......... .......... 45% 207M 7s Step #1: 1029900K .......... .......... .......... .......... .......... 45% 200M 7s Step #1: 1029950K .......... .......... .......... .......... .......... 45% 153M 7s Step #1: 1030000K .......... .......... .......... .......... .......... 45% 197M 7s Step #1: 1030050K .......... .......... .......... .......... .......... 45% 211M 7s Step #1: 1030100K .......... .......... .......... .......... .......... 45% 210M 7s Step #1: 1030150K .......... .......... .......... .......... .......... 45% 181M 7s Step #1: 1030200K .......... .......... .......... .......... .......... 45% 203M 7s Step #1: 1030250K .......... .......... .......... .......... .......... 45% 192M 7s Step #1: 1030300K .......... .......... .......... .......... .......... 45% 174M 7s Step #1: 1030350K .......... .......... .......... .......... .......... 45% 163M 7s Step #1: 1030400K .......... .......... .......... .......... .......... 45% 201M 7s Step #1: 1030450K .......... .......... .......... .......... .......... 45% 221M 7s Step #1: 1030500K .......... .......... .......... .......... .......... 45% 219M 7s Step #1: 1030550K .......... .......... .......... .......... .......... 45% 187M 7s Step #1: 1030600K .......... .......... .......... .......... .......... 45% 160M 7s Step #1: 1030650K .......... .......... .......... .......... .......... 45% 211M 7s Step #1: 1030700K .......... .......... .......... .......... .......... 45% 198M 7s Step #1: 1030750K .......... .......... .......... .......... .......... 45% 173M 7s Step #1: 1030800K .......... .......... .......... .......... .......... 45% 198M 7s Step #1: 1030850K .......... .......... .......... .......... .......... 45% 196M 7s Step #1: 1030900K .......... .......... .......... .......... .......... 45% 186M 7s Step #1: 1030950K .......... .......... .......... .......... .......... 45% 185M 7s Step #1: 1031000K .......... .......... .......... .......... .......... 45% 211M 7s Step #1: 1031050K .......... .......... .......... .......... .......... 45% 189M 7s Step #1: 1031100K .......... .......... .......... .......... .......... 45% 185M 7s Step #1: 1031150K .......... .......... .......... .......... .......... 45% 170M 7s Step #1: 1031200K .......... .......... .......... .......... .......... 45% 216M 7s Step #1: 1031250K .......... .......... .......... .......... .......... 45% 208M 7s Step #1: 1031300K .......... .......... .......... .......... .......... 45% 210M 7s Step #1: 1031350K .......... .......... .......... .......... .......... 45% 179M 7s Step #1: 1031400K .......... .......... .......... .......... .......... 45% 68.7M 7s Step #1: 1031450K .......... .......... .......... .......... .......... 45% 221M 7s Step #1: 1031500K .......... .......... .......... .......... .......... 45% 220M 7s Step #1: 1031550K .......... .......... .......... .......... .......... 45% 180M 7s Step #1: 1031600K .......... .......... .......... .......... .......... 45% 170M 7s Step #1: 1031650K .......... .......... .......... .......... .......... 45% 210M 7s Step #1: 1031700K .......... .......... .......... .......... .......... 45% 194M 7s Step #1: 1031750K .......... .......... .......... .......... .......... 45% 183M 7s Step #1: 1031800K .......... .......... .......... .......... .......... 45% 196M 7s Step #1: 1031850K .......... .......... .......... .......... .......... 45% 189M 7s Step #1: 1031900K .......... .......... .......... .......... .......... 45% 205M 7s Step #1: 1031950K .......... .......... .......... .......... .......... 45% 173M 7s Step #1: 1032000K .......... .......... .......... .......... .......... 45% 198M 7s Step #1: 1032050K .......... .......... .......... .......... .......... 45% 202M 7s Step #1: 1032100K .......... .......... .......... .......... .......... 45% 196M 7s Step #1: 1032150K .......... .......... .......... .......... .......... 45% 191M 7s Step #1: 1032200K .......... .......... .......... .......... .......... 45% 205M 7s Step #1: 1032250K .......... .......... .......... .......... .......... 45% 212M 7s Step #1: 1032300K .......... .......... .......... .......... .......... 45% 189M 7s Step #1: 1032350K .......... .......... .......... .......... .......... 45% 160M 7s Step #1: 1032400K .......... .......... .......... .......... .......... 45% 205M 7s Step #1: 1032450K .......... .......... .......... .......... .......... 45% 225M 7s Step #1: 1032500K .......... .......... .......... .......... .......... 45% 215M 7s Step #1: 1032550K .......... .......... .......... .......... .......... 45% 171M 7s Step #1: 1032600K .......... .......... .......... .......... .......... 45% 192M 7s Step #1: 1032650K .......... .......... .......... .......... .......... 45% 199M 7s Step #1: 1032700K .......... .......... .......... .......... .......... 45% 205M 7s Step #1: 1032750K .......... .......... .......... .......... .......... 45% 182M 7s Step #1: 1032800K .......... .......... .......... .......... .......... 45% 210M 7s Step #1: 1032850K .......... .......... .......... .......... .......... 45% 172M 7s Step #1: 1032900K .......... .......... .......... .......... .......... 45% 215M 7s Step #1: 1032950K .......... .......... .......... .......... .......... 45% 195M 7s Step #1: 1033000K .......... .......... .......... .......... .......... 45% 230M 7s Step #1: 1033050K .......... .......... .......... .......... .......... 45% 206M 7s Step #1: 1033100K .......... .......... .......... .......... .......... 45% 212M 7s Step #1: 1033150K .......... .......... .......... .......... .......... 45% 165M 7s Step #1: 1033200K .......... .......... .......... .......... .......... 45% 214M 7s Step #1: 1033250K .......... .......... .......... .......... .......... 45% 199M 7s Step #1: 1033300K .......... .......... .......... .......... .......... 45% 204M 7s Step #1: 1033350K .......... .......... .......... .......... .......... 45% 191M 7s Step #1: 1033400K .......... .......... .......... .......... .......... 45% 189M 7s Step #1: 1033450K .......... .......... .......... .......... .......... 45% 68.5M 7s Step #1: 1033500K .......... .......... .......... .......... .......... 45% 219M 7s Step #1: 1033550K .......... .......... .......... .......... .......... 45% 194M 7s Step #1: 1033600K .......... .......... .......... .......... .......... 45% 226M 7s Step #1: 1033650K .......... .......... .......... .......... .......... 45% 203M 7s Step #1: 1033700K .......... .......... .......... .......... .......... 45% 220M 7s Step #1: 1033750K .......... .......... .......... .......... .......... 45% 167M 7s Step #1: 1033800K .......... .......... .......... .......... .......... 45% 213M 7s Step #1: 1033850K .......... .......... .......... .......... .......... 45% 214M 7s Step #1: 1033900K .......... .......... .......... .......... .......... 45% 198M 7s Step #1: 1033950K .......... .......... .......... .......... .......... 45% 188M 7s Step #1: 1034000K .......... .......... .......... .......... .......... 45% 229M 7s Step #1: 1034050K .......... .......... .......... .......... .......... 45% 222M 7s Step #1: 1034100K .......... .......... .......... .......... .......... 45% 195M 7s Step #1: 1034150K .......... .......... .......... .......... .......... 45% 169M 7s Step #1: 1034200K .......... .......... .......... .......... .......... 45% 193M 7s Step #1: 1034250K .......... .......... .......... .......... .......... 45% 187M 7s Step #1: 1034300K .......... .......... .......... .......... .......... 45% 189M 7s Step #1: 1034350K .......... .......... .......... .......... .......... 45% 168M 7s Step #1: 1034400K .......... .......... .......... .......... .......... 45% 190M 7s Step #1: 1034450K .......... .......... .......... .......... .......... 45% 193M 7s Step #1: 1034500K .......... .......... .......... .......... .......... 45% 210M 7s Step #1: 1034550K .......... .......... .......... .......... .......... 45% 148M 7s Step #1: 1034600K .......... .......... .......... .......... .......... 45% 210M 7s Step #1: 1034650K .......... .......... .......... .......... .......... 45% 193M 7s Step #1: 1034700K .......... .......... .......... .......... .......... 45% 206M 7s Step #1: 1034750K .......... .......... .......... .......... .......... 45% 161M 7s Step #1: 1034800K .......... .......... .......... .......... .......... 45% 191M 7s Step #1: 1034850K .......... .......... .......... .......... .......... 45% 199M 7s Step #1: 1034900K .......... .......... .......... .......... .......... 45% 183M 7s Step #1: 1034950K .......... .......... .......... .......... .......... 45% 168M 7s Step #1: 1035000K .......... .......... .......... .......... .......... 45% 186M 7s Step #1: 1035050K .......... .......... .......... .......... .......... 45% 207M 7s Step #1: 1035100K .......... .......... .......... .......... .......... 45% 204M 7s Step #1: 1035150K .......... .......... .......... .......... .......... 45% 172M 7s Step #1: 1035200K .......... .......... .......... .......... .......... 45% 178M 7s Step #1: 1035250K .......... .......... .......... .......... .......... 45% 200M 7s Step #1: 1035300K .......... .......... .......... .......... .......... 45% 206M 7s Step #1: 1035350K .......... .......... .......... .......... .......... 45% 166M 7s Step #1: 1035400K .......... .......... .......... .......... .......... 45% 211M 7s Step #1: 1035450K .......... .......... .......... .......... .......... 45% 192M 7s Step #1: 1035500K .......... .......... .......... .......... .......... 45% 67.4M 7s Step #1: 1035550K .......... .......... .......... .......... .......... 45% 155M 7s Step #1: 1035600K .......... .......... .......... .......... .......... 45% 216M 7s Step #1: 1035650K .......... .......... .......... .......... .......... 45% 197M 7s Step #1: 1035700K .......... .......... .......... .......... .......... 45% 201M 7s Step #1: 1035750K .......... .......... .......... .......... .......... 45% 190M 7s Step #1: 1035800K .......... .......... .......... .......... .......... 45% 209M 7s Step #1: 1035850K .......... .......... .......... .......... .......... 45% 228M 7s Step #1: 1035900K .......... .......... .......... .......... .......... 45% 194M 7s Step #1: 1035950K .......... .......... .......... .......... .......... 45% 165M 7s Step #1: 1036000K .......... .......... .......... .......... .......... 45% 204M 7s Step #1: 1036050K .......... .......... .......... .......... .......... 45% 217M 7s Step #1: 1036100K .......... .......... .......... .......... .......... 45% 215M 7s Step #1: 1036150K .......... .......... .......... .......... .......... 45% 176M 7s Step #1: 1036200K .......... .......... .......... .......... .......... 45% 191M 7s Step #1: 1036250K .......... .......... .......... .......... .......... 45% 217M 7s Step #1: 1036300K .......... .......... .......... .......... .......... 46% 218M 7s Step #1: 1036350K .......... .......... .......... .......... .......... 46% 178M 7s Step #1: 1036400K .......... .......... .......... .......... .......... 46% 182M 7s Step #1: 1036450K .......... .......... .......... .......... .......... 46% 186M 7s Step #1: 1036500K .......... .......... .......... .......... .......... 46% 207M 7s Step #1: 1036550K .......... .......... .......... .......... .......... 46% 194M 7s Step #1: 1036600K .......... .......... .......... .......... .......... 46% 212M 7s Step #1: 1036650K .......... .......... .......... .......... .......... 46% 218M 7s Step #1: 1036700K .......... .......... .......... .......... .......... 46% 196M 7s Step #1: 1036750K .......... .......... .......... .......... .......... 46% 156M 7s Step #1: 1036800K .......... .......... .......... .......... .......... 46% 191M 7s Step #1: 1036850K .......... .......... .......... .......... .......... 46% 196M 7s Step #1: 1036900K .......... .......... .......... .......... .......... 46% 185M 7s Step #1: 1036950K .......... .......... .......... .......... .......... 46% 191M 7s Step #1: 1037000K .......... .......... .......... .......... .......... 46% 180M 7s Step #1: 1037050K .......... .......... .......... .......... .......... 46% 205M 7s Step #1: 1037100K .......... .......... .......... .......... .......... 46% 205M 7s Step #1: 1037150K .......... .......... .......... .......... .......... 46% 168M 7s Step #1: 1037200K .......... .......... .......... .......... .......... 46% 186M 7s Step #1: 1037250K .......... .......... .......... .......... .......... 46% 189M 7s Step #1: 1037300K .......... .......... .......... .......... .......... 46% 192M 7s Step #1: 1037350K .......... .......... .......... .......... .......... 46% 175M 7s Step #1: 1037400K .......... .......... .......... .......... .......... 46% 195M 7s Step #1: 1037450K .......... .......... .......... .......... .......... 46% 195M 7s Step #1: 1037500K .......... .......... .......... .......... .......... 46% 197M 7s Step #1: 1037550K .......... .......... .......... .......... .......... 46% 64.2M 7s Step #1: 1037600K .......... .......... .......... .......... .......... 46% 212M 7s Step #1: 1037650K .......... .......... .......... .......... .......... 46% 227M 7s Step #1: 1037700K .......... .......... .......... .......... .......... 46% 214M 7s Step #1: 1037750K .......... .......... .......... .......... .......... 46% 178M 7s Step #1: 1037800K .......... .......... .......... .......... .......... 46% 204M 7s Step #1: 1037850K .......... .......... .......... .......... .......... 46% 192M 7s Step #1: 1037900K .......... .......... .......... .......... .......... 46% 210M 7s Step #1: 1037950K .......... .......... .......... .......... .......... 46% 174M 7s Step #1: 1038000K .......... .......... .......... .......... .......... 46% 186M 7s Step #1: 1038050K .......... .......... .......... .......... .......... 46% 216M 7s Step #1: 1038100K .......... .......... .......... .......... .......... 46% 201M 7s Step #1: 1038150K .......... .......... .......... .......... .......... 46% 168M 7s Step #1: 1038200K .......... .......... .......... .......... .......... 46% 202M 7s Step #1: 1038250K .......... .......... .......... .......... .......... 46% 196M 7s Step #1: 1038300K .......... .......... .......... .......... .......... 46% 180M 7s Step #1: 1038350K .......... .......... .......... .......... .......... 46% 155M 7s Step #1: 1038400K .......... .......... .......... .......... .......... 46% 202M 7s Step #1: 1038450K .......... .......... .......... .......... .......... 46% 193M 7s Step #1: 1038500K .......... .......... .......... .......... .......... 46% 193M 7s Step #1: 1038550K .......... .......... .......... .......... .......... 46% 185M 7s Step #1: 1038600K .......... .......... .......... .......... .......... 46% 204M 7s Step #1: 1038650K .......... .......... .......... .......... .......... 46% 189M 7s Step #1: 1038700K .......... .......... .......... .......... .......... 46% 182M 7s Step #1: 1038750K .......... .......... .......... .......... .......... 46% 162M 7s Step #1: 1038800K .......... .......... .......... .......... .......... 46% 196M 7s Step #1: 1038850K .......... .......... .......... .......... .......... 46% 204M 7s Step #1: 1038900K .......... .......... .......... .......... .......... 46% 205M 7s Step #1: 1038950K .......... .......... .......... .......... .......... 46% 186M 7s Step #1: 1039000K .......... .......... .......... .......... .......... 46% 172M 7s Step #1: 1039050K .......... .......... .......... .......... .......... 46% 185M 7s Step #1: 1039100K .......... .......... .......... .......... .......... 46% 209M 7s Step #1: 1039150K .......... .......... .......... .......... .......... 46% 175M 7s Step #1: 1039200K .......... .......... .......... .......... .......... 46% 190M 7s Step #1: 1039250K .......... .......... .......... .......... .......... 46% 168M 7s Step #1: 1039300K .......... .......... .......... .......... .......... 46% 201M 7s Step #1: 1039350K .......... .......... .......... .......... .......... 46% 185M 7s Step #1: 1039400K .......... .......... .......... .......... .......... 46% 214M 7s Step #1: 1039450K .......... .......... .......... .......... .......... 46% 197M 7s Step #1: 1039500K .......... .......... .......... .......... .......... 46% 209M 7s Step #1: 1039550K .......... .......... .......... .......... .......... 46% 163M 7s Step #1: 1039600K .......... .......... .......... .......... .......... 46% 69.4M 7s Step #1: 1039650K .......... .......... .......... .......... .......... 46% 207M 7s Step #1: 1039700K .......... .......... .......... .......... .......... 46% 223M 7s Step #1: 1039750K .......... .......... .......... .......... .......... 46% 170M 7s Step #1: 1039800K .......... .......... .......... .......... .......... 46% 216M 7s Step #1: 1039850K .......... .......... .......... .......... .......... 46% 208M 7s Step #1: 1039900K .......... .......... .......... .......... .......... 46% 217M 7s Step #1: 1039950K .......... .......... .......... .......... .......... 46% 175M 7s Step #1: 1040000K .......... .......... .......... .......... .......... 46% 199M 7s Step #1: 1040050K .......... .......... .......... .......... .......... 46% 196M 7s Step #1: 1040100K .......... .......... .......... .......... .......... 46% 214M 7s Step #1: 1040150K .......... .......... .......... .......... .......... 46% 175M 7s Step #1: 1040200K .......... .......... .......... .......... .......... 46% 177M 7s Step #1: 1040250K .......... .......... .......... .......... .......... 46% 189M 7s Step #1: 1040300K .......... .......... .......... .......... .......... 46% 185M 7s Step #1: 1040350K .......... .......... .......... .......... .......... 46% 172M 7s Step #1: 1040400K .......... .......... .......... .......... .......... 46% 212M 7s Step #1: 1040450K .......... .......... .......... .......... .......... 46% 213M 7s Step #1: 1040500K .......... .......... .......... .......... .......... 46% 230M 7s Step #1: 1040550K .......... .......... .......... .......... .......... 46% 177M 7s Step #1: 1040600K .......... .......... .......... .......... .......... 46% 185M 7s Step #1: 1040650K .......... .......... .......... .......... .......... 46% 194M 7s Step #1: 1040700K .......... .......... .......... .......... .......... 46% 213M 7s Step #1: 1040750K .......... .......... .......... .......... .......... 46% 159M 7s Step #1: 1040800K .......... .......... .......... .......... .......... 46% 193M 7s Step #1: 1040850K .......... .......... .......... .......... .......... 46% 208M 7s Step #1: 1040900K .......... .......... .......... .......... .......... 46% 212M 7s Step #1: 1040950K .......... .......... .......... .......... .......... 46% 163M 7s Step #1: 1041000K .......... .......... .......... .......... .......... 46% 195M 7s Step #1: 1041050K .......... .......... .......... .......... .......... 46% 191M 7s Step #1: 1041100K .......... .......... .......... .......... .......... 46% 213M 7s Step #1: 1041150K .......... .......... .......... .......... .......... 46% 155M 7s Step #1: 1041200K .......... .......... .......... .......... .......... 46% 204M 7s Step #1: 1041250K .......... .......... .......... .......... .......... 46% 195M 7s Step #1: 1041300K .......... .......... .......... .......... .......... 46% 184M 7s Step #1: 1041350K .......... .......... .......... .......... .......... 46% 189M 7s Step #1: 1041400K .......... .......... .......... .......... .......... 46% 203M 7s Step #1: 1041450K .......... .......... .......... .......... .......... 46% 207M 7s Step #1: 1041500K .......... .......... .......... .......... .......... 46% 196M 7s Step #1: 1041550K .......... .......... .......... .......... .......... 46% 167M 7s Step #1: 1041600K .......... .......... .......... .......... .......... 46% 194M 7s Step #1: 1041650K .......... .......... .......... .......... .......... 46% 67.4M 7s Step #1: 1041700K .......... .......... .......... .......... .......... 46% 231M 7s Step #1: 1041750K .......... .......... .......... .......... .......... 46% 185M 7s Step #1: 1041800K .......... .......... .......... .......... .......... 46% 207M 7s Step #1: 1041850K .......... .......... .......... .......... .......... 46% 206M 7s Step #1: 1041900K .......... .......... .......... .......... .......... 46% 190M 7s Step #1: 1041950K .......... .......... .......... .......... .......... 46% 173M 7s Step #1: 1042000K .......... .......... .......... .......... .......... 46% 211M 7s Step #1: 1042050K .......... .......... .......... .......... .......... 46% 196M 7s Step #1: 1042100K .......... .......... .......... .......... .......... 46% 186M 7s Step #1: 1042150K .......... .......... .......... .......... .......... 46% 177M 7s Step #1: 1042200K .......... .......... .......... .......... .......... 46% 182M 7s Step #1: 1042250K .......... .......... .......... .......... .......... 46% 206M 7s Step #1: 1042300K .......... .......... .......... .......... .......... 46% 209M 7s Step #1: 1042350K .......... .......... .......... .......... .......... 46% 169M 7s Step #1: 1042400K .......... .......... .......... .......... .......... 46% 214M 7s Step #1: 1042450K .......... .......... .......... .......... .......... 46% 205M 7s Step #1: 1042500K .......... .......... .......... .......... .......... 46% 193M 7s Step #1: 1042550K .......... .......... .......... .......... .......... 46% 167M 7s Step #1: 1042600K .......... .......... .......... .......... .......... 46% 195M 7s Step #1: 1042650K .......... .......... .......... .......... .......... 46% 203M 7s Step #1: 1042700K .......... .......... .......... .......... .......... 46% 209M 7s Step #1: 1042750K .......... .......... .......... .......... .......... 46% 177M 7s Step #1: 1042800K .......... .......... .......... .......... .......... 46% 183M 7s Step #1: 1042850K .......... .......... .......... .......... .......... 46% 160M 7s Step #1: 1042900K .......... .......... .......... .......... .......... 46% 200M 7s Step #1: 1042950K .......... .......... .......... .......... .......... 46% 183M 7s Step #1: 1043000K .......... .......... .......... .......... .......... 46% 198M 7s Step #1: 1043050K .......... .......... .......... .......... .......... 46% 180M 7s Step #1: 1043100K .......... .......... .......... .......... .......... 46% 189M 7s Step #1: 1043150K .......... .......... .......... .......... .......... 46% 165M 7s Step #1: 1043200K .......... .......... .......... .......... .......... 46% 185M 7s Step #1: 1043250K .......... .......... .......... .......... .......... 46% 198M 7s Step #1: 1043300K .......... .......... .......... .......... .......... 46% 197M 7s Step #1: 1043350K .......... .......... .......... .......... .......... 46% 180M 7s Step #1: 1043400K .......... .......... .......... .......... .......... 46% 184M 7s Step #1: 1043450K .......... .......... .......... .......... .......... 46% 191M 7s Step #1: 1043500K .......... .......... .......... .......... .......... 46% 212M 7s Step #1: 1043550K .......... .......... .......... .......... .......... 46% 155M 7s Step #1: 1043600K .......... .......... .......... .......... .......... 46% 183M 7s Step #1: 1043650K .......... .......... .......... .......... .......... 46% 212M 7s Step #1: 1043700K .......... .......... .......... .......... .......... 46% 70.8M 7s Step #1: 1043750K .......... .......... .......... .......... .......... 46% 179M 7s Step #1: 1043800K .......... .......... .......... .......... .......... 46% 181M 7s Step #1: 1043850K .......... .......... .......... .......... .......... 46% 224M 7s Step #1: 1043900K .......... .......... .......... .......... .......... 46% 198M 7s Step #1: 1043950K .......... .......... .......... .......... .......... 46% 151M 7s Step #1: 1044000K .......... .......... .......... .......... .......... 46% 197M 7s Step #1: 1044050K .......... .......... .......... .......... .......... 46% 196M 7s Step #1: 1044100K .......... .......... .......... .......... .......... 46% 214M 7s Step #1: 1044150K .......... .......... .......... .......... .......... 46% 174M 7s Step #1: 1044200K .......... .......... .......... .......... .......... 46% 212M 7s Step #1: 1044250K .......... .......... .......... .......... .......... 46% 199M 7s Step #1: 1044300K .......... .......... .......... .......... .......... 46% 207M 7s Step #1: 1044350K .......... .......... .......... .......... .......... 46% 181M 7s Step #1: 1044400K .......... .......... .......... .......... .......... 46% 176M 7s Step #1: 1044450K .......... .......... .......... .......... .......... 46% 180M 7s Step #1: 1044500K .......... .......... .......... .......... .......... 46% 200M 7s Step #1: 1044550K .......... .......... .......... .......... .......... 46% 65.6M 7s Step #1: 1044600K .......... .......... .......... .......... .......... 46% 185M 7s Step #1: 1044650K .......... .......... .......... .......... .......... 46% 202M 7s Step #1: 1044700K .......... .......... .......... .......... .......... 46% 156M 7s Step #1: 1044750K .......... .......... .......... .......... .......... 46% 181M 7s Step #1: 1044800K .......... .......... .......... .......... .......... 46% 191M 7s Step #1: 1044850K .......... .......... .......... .......... .......... 46% 190M 7s Step #1: 1044900K .......... .......... .......... .......... .......... 46% 199M 7s Step #1: 1044950K .......... .......... .......... .......... .......... 46% 188M 7s Step #1: 1045000K .......... .......... .......... .......... .......... 46% 205M 7s Step #1: 1045050K .......... .......... .......... .......... .......... 46% 210M 7s Step #1: 1045100K .......... .......... .......... .......... .......... 46% 211M 7s Step #1: 1045150K .......... .......... .......... .......... .......... 46% 161M 7s Step #1: 1045200K .......... .......... .......... .......... .......... 46% 220M 7s Step #1: 1045250K .......... .......... .......... .......... .......... 46% 188M 7s Step #1: 1045300K .......... .......... .......... .......... .......... 46% 187M 7s Step #1: 1045350K .......... .......... .......... .......... .......... 46% 172M 7s Step #1: 1045400K .......... .......... .......... .......... .......... 46% 192M 7s Step #1: 1045450K .......... .......... .......... .......... .......... 46% 195M 7s Step #1: 1045500K .......... .......... .......... .......... .......... 46% 222M 7s Step #1: 1045550K .......... .......... .......... .......... .......... 46% 170M 7s Step #1: 1045600K .......... .......... .......... .......... .......... 46% 207M 7s Step #1: 1045650K .......... .......... .......... .......... .......... 46% 179M 7s Step #1: 1045700K .......... .......... .......... .......... .......... 46% 202M 7s Step #1: 1045750K .......... .......... .......... .......... .......... 46% 66.9M 7s Step #1: 1045800K .......... .......... .......... .......... .......... 46% 164M 7s Step #1: 1045850K .......... .......... .......... .......... .......... 46% 214M 7s Step #1: 1045900K .......... .......... .......... .......... .......... 46% 215M 7s Step #1: 1045950K .......... .......... .......... .......... .......... 46% 171M 7s Step #1: 1046000K .......... .......... .......... .......... .......... 46% 208M 7s Step #1: 1046050K .......... .......... .......... .......... .......... 46% 192M 7s Step #1: 1046100K .......... .......... .......... .......... .......... 46% 208M 7s Step #1: 1046150K .......... .......... .......... .......... .......... 46% 194M 7s Step #1: 1046200K .......... .......... .......... .......... .......... 46% 186M 7s Step #1: 1046250K .......... .......... .......... .......... .......... 46% 196M 7s Step #1: 1046300K .......... .......... .......... .......... .......... 46% 196M 7s Step #1: 1046350K .......... .......... .......... .......... .......... 46% 176M 7s Step #1: 1046400K .......... .......... .......... .......... .......... 46% 166M 7s Step #1: 1046450K .......... .......... .......... .......... .......... 46% 208M 7s Step #1: 1046500K .......... .......... .......... .......... .......... 46% 204M 7s Step #1: 1046550K .......... .......... .......... .......... .......... 46% 163M 7s Step #1: 1046600K .......... .......... .......... .......... .......... 46% 123M 7s Step #1: 1046650K .......... .......... .......... .......... .......... 46% 186M 7s Step #1: 1046700K .......... .......... .......... .......... .......... 46% 188M 7s Step #1: 1046750K .......... .......... .......... .......... .......... 46% 154M 7s Step #1: 1046800K .......... .......... .......... .......... .......... 46% 163M 7s Step #1: 1046850K .......... .......... .......... .......... .......... 46% 183M 7s Step #1: 1046900K .......... .......... .......... .......... .......... 46% 203M 7s Step #1: 1046950K .......... .......... .......... .......... .......... 46% 163M 7s Step #1: 1047000K .......... .......... .......... .......... .......... 46% 198M 7s Step #1: 1047050K .......... .......... .......... .......... .......... 46% 194M 7s Step #1: 1047100K .......... .......... .......... .......... .......... 46% 170M 7s Step #1: 1047150K .......... .......... .......... .......... .......... 46% 160M 7s Step #1: 1047200K .......... .......... .......... .......... .......... 46% 123M 7s Step #1: 1047250K .......... .......... .......... .......... .......... 46% 168M 7s Step #1: 1047300K .......... .......... .......... .......... .......... 46% 167M 7s Step #1: 1047350K .......... .......... .......... .......... .......... 46% 181M 7s Step #1: 1047400K .......... .......... .......... .......... .......... 46% 213M 7s Step #1: 1047450K .......... .......... .......... .......... .......... 46% 184M 7s Step #1: 1047500K .......... .......... .......... .......... .......... 46% 181M 7s Step #1: 1047550K .......... .......... .......... .......... .......... 46% 178M 7s Step #1: 1047600K .......... .......... .......... .......... .......... 46% 226M 7s Step #1: 1047650K .......... .......... .......... .......... .......... 46% 224M 7s Step #1: 1047700K .......... .......... .......... .......... .......... 46% 201M 7s Step #1: 1047750K .......... .......... .......... .......... .......... 46% 223M 7s Step #1: 1047800K .......... .......... .......... .......... .......... 46% 71.1M 7s Step #1: 1047850K .......... .......... .......... .......... .......... 46% 242M 7s Step #1: 1047900K .......... .......... .......... .......... .......... 46% 244M 7s Step #1: 1047950K .......... .......... .......... .......... .......... 46% 216M 7s Step #1: 1048000K .......... .......... .......... .......... .......... 46% 233M 7s Step #1: 1048050K .......... .......... .......... .......... .......... 46% 209M 7s Step #1: 1048100K .......... .......... .......... .......... .......... 46% 216M 7s Step #1: 1048150K .......... .......... .......... .......... .......... 46% 207M 7s Step #1: 1048200K .......... .......... .......... .......... .......... 46% 243M 7s Step #1: 1048250K .......... .......... .......... .......... .......... 46% 231M 7s Step #1: 1048300K .......... .......... .......... .......... .......... 46% 202M 7s Step #1: 1048350K .......... .......... .......... .......... .......... 46% 182M 7s Step #1: 1048400K .......... .......... .......... .......... .......... 46% 222M 7s Step #1: 1048450K .......... .......... .......... .......... .......... 46% 201M 7s Step #1: 1048500K .......... .......... .......... .......... .......... 46% 206M 7s Step #1: 1048550K .......... .......... .......... .......... .......... 46% 187M 7s Step #1: 1048600K .......... .......... .......... .......... .......... 46% 189M 7s Step #1: 1048650K .......... .......... .......... .......... .......... 46% 204M 7s Step #1: 1048700K .......... .......... .......... .......... .......... 46% 211M 7s Step #1: 1048750K .......... .......... .......... .......... .......... 46% 146M 7s Step #1: 1048800K .......... .......... .......... .......... .......... 46% 195M 7s Step #1: 1048850K .......... .......... .......... .......... .......... 46% 204M 7s Step #1: 1048900K .......... .......... .......... .......... .......... 46% 180M 7s Step #1: 1048950K .......... .......... .......... .......... .......... 46% 182M 7s Step #1: 1049000K .......... .......... .......... .......... .......... 46% 197M 7s Step #1: 1049050K .......... .......... .......... .......... .......... 46% 179M 7s Step #1: 1049100K .......... .......... .......... .......... .......... 46% 193M 7s Step #1: 1049150K .......... .......... .......... .......... .......... 46% 176M 7s Step #1: 1049200K .......... .......... .......... .......... .......... 46% 198M 7s Step #1: 1049250K .......... .......... .......... .......... .......... 46% 187M 7s Step #1: 1049300K .......... .......... .......... .......... .......... 46% 197M 7s Step #1: 1049350K .......... .......... .......... .......... .......... 46% 179M 7s Step #1: 1049400K .......... .......... .......... .......... .......... 46% 205M 7s Step #1: 1049450K .......... .......... .......... .......... .......... 46% 200M 7s Step #1: 1049500K .......... .......... .......... .......... .......... 46% 193M 7s Step #1: 1049550K .......... .......... .......... .......... .......... 46% 163M 7s Step #1: 1049600K .......... .......... .......... .......... .......... 46% 169M 7s Step #1: 1049650K .......... .......... .......... .......... .......... 46% 200M 7s Step #1: 1049700K .......... .......... .......... .......... .......... 46% 202M 7s Step #1: 1049750K .......... .......... .......... .......... .......... 46% 189M 7s Step #1: 1049800K .......... .......... .......... .......... .......... 46% 189M 7s Step #1: 1049850K .......... .......... .......... .......... .......... 46% 68.1M 7s Step #1: 1049900K .......... .......... .......... .......... .......... 46% 184M 7s Step #1: 1049950K .......... .......... .......... .......... .......... 46% 169M 7s Step #1: 1050000K .......... .......... .......... .......... .......... 46% 179M 7s Step #1: 1050050K .......... .......... .......... .......... .......... 46% 208M 7s Step #1: 1050100K .......... .......... .......... .......... .......... 46% 143M 7s Step #1: 1050150K .......... .......... .......... .......... .......... 46% 158M 7s Step #1: 1050200K .......... .......... .......... .......... .......... 46% 215M 7s Step #1: 1050250K .......... .......... .......... .......... .......... 46% 176M 7s Step #1: 1050300K .......... .......... .......... .......... .......... 46% 186M 7s Step #1: 1050350K .......... .......... .......... .......... .......... 46% 164M 7s Step #1: 1050400K .......... .......... .......... .......... .......... 46% 206M 7s Step #1: 1050450K .......... .......... .......... .......... .......... 46% 202M 7s Step #1: 1050500K .......... .......... .......... .......... .......... 46% 185M 7s Step #1: 1050550K .......... .......... .......... .......... .......... 46% 172M 7s Step #1: 1050600K .......... .......... .......... .......... .......... 46% 206M 7s Step #1: 1050650K .......... .......... .......... .......... .......... 46% 180M 7s Step #1: 1050700K .......... .......... .......... .......... .......... 46% 194M 7s Step #1: 1050750K .......... .......... .......... .......... .......... 46% 171M 7s Step #1: 1050800K .......... .......... .......... .......... .......... 46% 177M 7s Step #1: 1050850K .......... .......... .......... .......... .......... 46% 207M 7s Step #1: 1050900K .......... .......... .......... .......... .......... 46% 182M 7s Step #1: 1050950K .......... .......... .......... .......... .......... 46% 182M 7s Step #1: 1051000K .......... .......... .......... .......... .......... 46% 199M 7s Step #1: 1051050K .......... .......... .......... .......... .......... 46% 186M 7s Step #1: 1051100K .......... .......... .......... .......... .......... 46% 182M 7s Step #1: 1051150K .......... .......... .......... .......... .......... 46% 165M 7s Step #1: 1051200K .......... .......... .......... .......... .......... 46% 191M 7s Step #1: 1051250K .......... .......... .......... .......... .......... 46% 187M 7s Step #1: 1051300K .......... .......... .......... .......... .......... 46% 189M 7s Step #1: 1051350K .......... .......... .......... .......... .......... 46% 182M 7s Step #1: 1051400K .......... .......... .......... .......... .......... 46% 206M 7s Step #1: 1051450K .......... .......... .......... .......... .......... 46% 202M 7s Step #1: 1051500K .......... .......... .......... .......... .......... 46% 186M 7s Step #1: 1051550K .......... .......... .......... .......... .......... 46% 166M 7s Step #1: 1051600K .......... .......... .......... .......... .......... 46% 214M 7s Step #1: 1051650K .......... .......... .......... .......... .......... 46% 216M 7s Step #1: 1051700K .......... .......... .......... .......... .......... 46% 207M 7s Step #1: 1051750K .......... .......... .......... .......... .......... 46% 185M 7s Step #1: 1051800K .......... .......... .......... .......... .......... 46% 203M 7s Step #1: 1051850K .......... .......... .......... .......... .......... 46% 218M 7s Step #1: 1051900K .......... .......... .......... .......... .......... 46% 66.7M 7s Step #1: 1051950K .......... .......... .......... .......... .......... 46% 155M 7s Step #1: 1052000K .......... .......... .......... .......... .......... 46% 210M 7s Step #1: 1052050K .......... .......... .......... .......... .......... 46% 202M 7s Step #1: 1052100K .......... .......... .......... .......... .......... 46% 218M 7s Step #1: 1052150K .......... .......... .......... .......... .......... 46% 178M 7s Step #1: 1052200K .......... .......... .......... .......... .......... 46% 213M 7s Step #1: 1052250K .......... .......... .......... .......... .......... 46% 193M 7s Step #1: 1052300K .......... .......... .......... .......... .......... 46% 204M 7s Step #1: 1052350K .......... .......... .......... .......... .......... 46% 163M 7s Step #1: 1052400K .......... .......... .......... .......... .......... 46% 198M 7s Step #1: 1052450K .......... .......... .......... .......... .......... 46% 202M 7s Step #1: 1052500K .......... .......... .......... .......... .......... 46% 189M 7s Step #1: 1052550K .......... .......... .......... .......... .......... 46% 178M 7s Step #1: 1052600K .......... .......... .......... .......... .......... 46% 185M 7s Step #1: 1052650K .......... .......... .......... .......... .......... 46% 209M 7s Step #1: 1052700K .......... .......... .......... .......... .......... 46% 196M 7s Step #1: 1052750K .......... .......... .......... .......... .......... 46% 162M 7s Step #1: 1052800K .......... .......... .......... .......... .......... 46% 184M 7s Step #1: 1052850K .......... .......... .......... .......... .......... 46% 190M 7s Step #1: 1052900K .......... .......... .......... .......... .......... 46% 212M 7s Step #1: 1052950K .......... .......... .......... .......... .......... 46% 187M 7s Step #1: 1053000K .......... .......... .......... .......... .......... 46% 193M 7s Step #1: 1053050K .......... .......... .......... .......... .......... 46% 193M 7s Step #1: 1053100K .......... .......... .......... .......... .......... 46% 179M 7s Step #1: 1053150K .......... .......... .......... .......... .......... 46% 172M 7s Step #1: 1053200K .......... .......... .......... .......... .......... 46% 196M 7s Step #1: 1053250K .......... .......... .......... .......... .......... 46% 208M 7s Step #1: 1053300K .......... .......... .......... .......... .......... 46% 164M 7s Step #1: 1053350K .......... .......... .......... .......... .......... 46% 153M 7s Step #1: 1053400K .......... .......... .......... .......... .......... 46% 195M 7s Step #1: 1053450K .......... .......... .......... .......... .......... 46% 207M 7s Step #1: 1053500K .......... .......... .......... .......... .......... 46% 190M 7s Step #1: 1053550K .......... .......... .......... .......... .......... 46% 169M 7s Step #1: 1053600K .......... .......... .......... .......... .......... 46% 184M 7s Step #1: 1053650K .......... .......... .......... .......... .......... 46% 205M 7s Step #1: 1053700K .......... .......... .......... .......... .......... 46% 206M 7s Step #1: 1053750K .......... .......... .......... .......... .......... 46% 178M 7s Step #1: 1053800K .......... .......... .......... .......... .......... 46% 191M 7s Step #1: 1053850K .......... .......... .......... .......... .......... 46% 173M 7s Step #1: 1053900K .......... .......... .......... .......... .......... 46% 183M 7s Step #1: 1053950K .......... .......... .......... .......... .......... 46% 173M 7s Step #1: 1054000K .......... .......... .......... .......... .......... 46% 217M 7s Step #1: 1054050K .......... .......... .......... .......... .......... 46% 204M 7s Step #1: 1054100K .......... .......... .......... .......... .......... 46% 186M 7s Step #1: 1054150K .......... .......... .......... .......... .......... 46% 71.8M 7s Step #1: 1054200K .......... .......... .......... .......... .......... 46% 177M 7s Step #1: 1054250K .......... .......... .......... .......... .......... 46% 207M 7s Step #1: 1054300K .......... .......... .......... .......... .......... 46% 177M 7s Step #1: 1054350K .......... .......... .......... .......... .......... 46% 175M 7s Step #1: 1054400K .......... .......... .......... .......... .......... 46% 174M 7s Step #1: 1054450K .......... .......... .......... .......... .......... 46% 203M 7s Step #1: 1054500K .......... .......... .......... .......... .......... 46% 200M 7s Step #1: 1054550K .......... .......... .......... .......... .......... 46% 177M 7s Step #1: 1054600K .......... .......... .......... .......... .......... 46% 192M 7s Step #1: 1054650K .......... .......... .......... .......... .......... 46% 188M 7s Step #1: 1054700K .......... .......... .......... .......... .......... 46% 214M 7s Step #1: 1054750K .......... .......... .......... .......... .......... 46% 99.6M 7s Step #1: 1054800K .......... .......... .......... .......... .......... 46% 199M 7s Step #1: 1054850K .......... .......... .......... .......... .......... 46% 194M 7s Step #1: 1054900K .......... .......... .......... .......... .......... 46% 197M 7s Step #1: 1054950K .......... .......... .......... .......... .......... 46% 172M 7s Step #1: 1055000K .......... .......... .......... .......... .......... 46% 197M 7s Step #1: 1055050K .......... .......... .......... .......... .......... 46% 206M 7s Step #1: 1055100K .......... .......... .......... .......... .......... 46% 200M 7s Step #1: 1055150K .......... .......... .......... .......... .......... 46% 147M 7s Step #1: 1055200K .......... .......... .......... .......... .......... 46% 200M 7s Step #1: 1055250K .......... .......... .......... .......... .......... 46% 188M 7s Step #1: 1055300K .......... .......... .......... .......... .......... 46% 198M 7s Step #1: 1055350K .......... .......... .......... .......... .......... 46% 180M 7s Step #1: 1055400K .......... .......... .......... .......... .......... 46% 196M 7s Step #1: 1055450K .......... .......... .......... .......... .......... 46% 183M 7s Step #1: 1055500K .......... .......... .......... .......... .......... 46% 182M 7s Step #1: 1055550K .......... .......... .......... .......... .......... 46% 165M 7s Step #1: 1055600K .......... .......... .......... .......... .......... 46% 218M 7s Step #1: 1055650K .......... .......... .......... .......... .......... 46% 188M 7s Step #1: 1055700K .......... .......... .......... .......... .......... 46% 173M 7s Step #1: 1055750K .......... .......... .......... .......... .......... 46% 182M 7s Step #1: 1055800K .......... .......... .......... .......... .......... 46% 180M 7s Step #1: 1055850K .......... .......... .......... .......... .......... 46% 210M 7s Step #1: 1055900K .......... .......... .......... .......... .......... 46% 65.5M 7s Step #1: 1055950K .......... .......... .......... .......... .......... 46% 161M 7s Step #1: 1056000K .......... .......... .......... .......... .......... 46% 198M 7s Step #1: 1056050K .......... .......... .......... .......... .......... 46% 198M 7s Step #1: 1056100K .......... .......... .......... .......... .......... 46% 200M 7s Step #1: 1056150K .......... .......... .......... .......... .......... 46% 192M 7s Step #1: 1056200K .......... .......... .......... .......... .......... 46% 189M 7s Step #1: 1056250K .......... .......... .......... .......... .......... 46% 206M 7s Step #1: 1056300K .......... .......... .......... .......... .......... 46% 218M 7s Step #1: 1056350K .......... .......... .......... .......... .......... 46% 158M 7s Step #1: 1056400K .......... .......... .......... .......... .......... 46% 179M 7s Step #1: 1056450K .......... .......... .......... .......... .......... 46% 191M 7s Step #1: 1056500K .......... .......... .......... .......... .......... 46% 208M 7s Step #1: 1056550K .......... .......... .......... .......... .......... 46% 187M 7s Step #1: 1056600K .......... .......... .......... .......... .......... 46% 207M 7s Step #1: 1056650K .......... .......... .......... .......... .......... 46% 188M 7s Step #1: 1056700K .......... .......... .......... .......... .......... 46% 180M 7s Step #1: 1056750K .......... .......... .......... .......... .......... 46% 161M 7s Step #1: 1056800K .......... .......... .......... .......... .......... 46% 215M 7s Step #1: 1056850K .......... .......... .......... .......... .......... 46% 206M 7s Step #1: 1056900K .......... .......... .......... .......... .......... 46% 178M 7s Step #1: 1056950K .......... .......... .......... .......... .......... 46% 166M 7s Step #1: 1057000K .......... .......... .......... .......... .......... 46% 203M 7s Step #1: 1057050K .......... .......... .......... .......... .......... 46% 174M 7s Step #1: 1057100K .......... .......... .......... .......... .......... 46% 188M 7s Step #1: 1057150K .......... .......... .......... .......... .......... 46% 161M 7s Step #1: 1057200K .......... .......... .......... .......... .......... 46% 193M 7s Step #1: 1057250K .......... .......... .......... .......... .......... 46% 219M 7s Step #1: 1057300K .......... .......... .......... .......... .......... 46% 212M 7s Step #1: 1057350K .......... .......... .......... .......... .......... 46% 185M 7s Step #1: 1057400K .......... .......... .......... .......... .......... 46% 200M 7s Step #1: 1057450K .......... .......... .......... .......... .......... 46% 202M 7s Step #1: 1057500K .......... .......... .......... .......... .......... 46% 212M 7s Step #1: 1057550K .......... .......... .......... .......... .......... 46% 174M 7s Step #1: 1057600K .......... .......... .......... .......... .......... 46% 183M 7s Step #1: 1057650K .......... .......... .......... .......... .......... 46% 201M 7s Step #1: 1057700K .......... .......... .......... .......... .......... 46% 203M 7s Step #1: 1057750K .......... .......... .......... .......... .......... 46% 181M 7s Step #1: 1057800K .......... .......... .......... .......... .......... 46% 184M 7s Step #1: 1057850K .......... .......... .......... .......... .......... 46% 201M 7s Step #1: 1057900K .......... .......... .......... .......... .......... 46% 198M 7s Step #1: 1057950K .......... .......... .......... .......... .......... 46% 156M 7s Step #1: 1058000K .......... .......... .......... .......... .......... 46% 205M 7s Step #1: 1058050K .......... .......... .......... .......... .......... 46% 208M 7s Step #1: 1058100K .......... .......... .......... .......... .......... 46% 202M 7s Step #1: 1058150K .......... .......... .......... .......... .......... 46% 182M 7s Step #1: 1058200K .......... .......... .......... .......... .......... 46% 172M 7s Step #1: 1058250K .......... .......... .......... .......... .......... 46% 198M 7s Step #1: 1058300K .......... .......... .......... .......... .......... 46% 215M 7s Step #1: 1058350K .......... .......... .......... .......... .......... 46% 185M 7s Step #1: 1058400K .......... .......... .......... .......... .......... 46% 199M 7s Step #1: 1058450K .......... .......... .......... .......... .......... 46% 182M 7s Step #1: 1058500K .......... .......... .......... .......... .......... 46% 192M 7s Step #1: 1058550K .......... .......... .......... .......... .......... 46% 166M 7s Step #1: 1058600K .......... .......... .......... .......... .......... 46% 207M 7s Step #1: 1058650K .......... .......... .......... .......... .......... 46% 195M 7s Step #1: 1058700K .......... .......... .......... .......... .......... 46% 66.0M 7s Step #1: 1058750K .......... .......... .......... .......... .......... 46% 169M 7s Step #1: 1058800K .......... .......... .......... .......... .......... 46% 207M 7s Step #1: 1058850K .......... .......... .......... .......... .......... 47% 212M 7s Step #1: 1058900K .......... .......... .......... .......... .......... 47% 186M 7s Step #1: 1058950K .......... .......... .......... .......... .......... 47% 176M 7s Step #1: 1059000K .......... .......... .......... .......... .......... 47% 191M 7s Step #1: 1059050K .......... .......... .......... .......... .......... 47% 206M 7s Step #1: 1059100K .......... .......... .......... .......... .......... 47% 202M 7s Step #1: 1059150K .......... .......... .......... .......... .......... 47% 172M 7s Step #1: 1059200K .......... .......... .......... .......... .......... 47% 232M 7s Step #1: 1059250K .......... .......... .......... .......... .......... 47% 213M 7s Step #1: 1059300K .......... .......... .......... .......... .......... 47% 218M 7s Step #1: 1059350K .......... .......... .......... .......... .......... 47% 179M 7s Step #1: 1059400K .......... .......... .......... .......... .......... 47% 208M 7s Step #1: 1059450K .......... .......... .......... .......... .......... 47% 212M 7s Step #1: 1059500K .......... .......... .......... .......... .......... 47% 204M 7s Step #1: 1059550K .......... .......... .......... .......... .......... 47% 172M 7s Step #1: 1059600K .......... .......... .......... .......... .......... 47% 208M 7s Step #1: 1059650K .......... .......... .......... .......... .......... 47% 208M 7s Step #1: 1059700K .......... .......... .......... .......... .......... 47% 193M 7s Step #1: 1059750K .......... .......... .......... .......... .......... 47% 160M 7s Step #1: 1059800K .......... .......... .......... .......... .......... 47% 196M 7s Step #1: 1059850K .......... .......... .......... .......... .......... 47% 209M 7s Step #1: 1059900K .......... .......... .......... .......... .......... 47% 203M 7s Step #1: 1059950K .......... .......... .......... .......... .......... 47% 171M 7s Step #1: 1060000K .......... .......... .......... .......... .......... 47% 194M 7s Step #1: 1060050K .......... .......... .......... .......... .......... 47% 208M 7s Step #1: 1060100K .......... .......... .......... .......... .......... 47% 183M 7s Step #1: 1060150K .......... .......... .......... .......... .......... 47% 172M 7s Step #1: 1060200K .......... .......... .......... .......... .......... 47% 184M 7s Step #1: 1060250K .......... .......... .......... .......... .......... 47% 190M 7s Step #1: 1060300K .......... .......... .......... .......... .......... 47% 202M 7s Step #1: 1060350K .......... .......... .......... .......... .......... 47% 177M 7s Step #1: 1060400K .......... .......... .......... .......... .......... 47% 189M 7s Step #1: 1060450K .......... .......... .......... .......... .......... 47% 189M 7s Step #1: 1060500K .......... .......... .......... .......... .......... 47% 187M 7s Step #1: 1060550K .......... .......... .......... .......... .......... 47% 177M 7s Step #1: 1060600K .......... .......... .......... .......... .......... 47% 197M 7s Step #1: 1060650K .......... .......... .......... .......... .......... 47% 204M 7s Step #1: 1060700K .......... .......... .......... .......... .......... 47% 194M 7s Step #1: 1060750K .......... .......... .......... .......... .......... 47% 166M 7s Step #1: 1060800K .......... .......... .......... .......... .......... 47% 191M 7s Step #1: 1060850K .......... .......... .......... .......... .......... 47% 204M 7s Step #1: 1060900K .......... .......... .......... .......... .......... 47% 196M 7s Step #1: 1060950K .......... .......... .......... .......... .......... 47% 163M 7s Step #1: 1061000K .......... .......... .......... .......... .......... 47% 193M 7s Step #1: 1061050K .......... .......... .......... .......... .......... 47% 200M 7s Step #1: 1061100K .......... .......... .......... .......... .......... 47% 207M 7s Step #1: 1061150K .......... .......... .......... .......... .......... 47% 182M 7s Step #1: 1061200K .......... .......... .......... .......... .......... 47% 191M 7s Step #1: 1061250K .......... .......... .......... .......... .......... 47% 189M 7s Step #1: 1061300K .......... .......... .......... .......... .......... 47% 180M 7s Step #1: 1061350K .......... .......... .......... .......... .......... 47% 176M 7s Step #1: 1061400K .......... .......... .......... .......... .......... 47% 206M 7s Step #1: 1061450K .......... .......... .......... .......... .......... 47% 206M 7s Step #1: 1061500K .......... .......... .......... .......... .......... 47% 193M 7s Step #1: 1061550K .......... .......... .......... .......... .......... 47% 153M 7s Step #1: 1061600K .......... .......... .......... .......... .......... 47% 202M 7s Step #1: 1061650K .......... .......... .......... .......... .......... 47% 193M 7s Step #1: 1061700K .......... .......... .......... .......... .......... 47% 159M 7s Step #1: 1061750K .......... .......... .......... .......... .......... 47% 155M 7s Step #1: 1061800K .......... .......... .......... .......... .......... 47% 189M 7s Step #1: 1061850K .......... .......... .......... .......... .......... 47% 205M 7s Step #1: 1061900K .......... .......... .......... .......... .......... 47% 199M 7s Step #1: 1061950K .......... .......... .......... .......... .......... 47% 179M 7s Step #1: 1062000K .......... .......... .......... .......... .......... 47% 204M 7s Step #1: 1062050K .......... .......... .......... .......... .......... 47% 186M 7s Step #1: 1062100K .......... .......... .......... .......... .......... 47% 202M 7s Step #1: 1062150K .......... .......... .......... .......... .......... 47% 177M 7s Step #1: 1062200K .......... .......... .......... .......... .......... 47% 201M 7s Step #1: 1062250K .......... .......... .......... .......... .......... 47% 208M 7s Step #1: 1062300K .......... .......... .......... .......... .......... 47% 194M 7s Step #1: 1062350K .......... .......... .......... .......... .......... 47% 166M 7s Step #1: 1062400K .......... .......... .......... .......... .......... 47% 195M 7s Step #1: 1062450K .......... .......... .......... .......... .......... 47% 204M 7s Step #1: 1062500K .......... .......... .......... .......... .......... 47% 181M 7s Step #1: 1062550K .......... .......... .......... .......... .......... 47% 193M 7s Step #1: 1062600K .......... .......... .......... .......... .......... 47% 195M 7s Step #1: 1062650K .......... .......... .......... .......... .......... 47% 188M 7s Step #1: 1062700K .......... .......... .......... .......... .......... 47% 196M 7s Step #1: 1062750K .......... .......... .......... .......... .......... 47% 180M 7s Step #1: 1062800K .......... .......... .......... .......... .......... 47% 193M 7s Step #1: 1062850K .......... .......... .......... .......... .......... 47% 219M 7s Step #1: 1062900K .......... .......... .......... .......... .......... 47% 204M 7s Step #1: 1062950K .......... .......... .......... .......... .......... 47% 175M 7s Step #1: 1063000K .......... .......... .......... .......... .......... 47% 183M 7s Step #1: 1063050K .......... .......... .......... .......... .......... 47% 207M 7s Step #1: 1063100K .......... .......... .......... .......... .......... 47% 69.5M 7s Step #1: 1063150K .......... .......... .......... .......... .......... 47% 166M 7s Step #1: 1063200K .......... .......... .......... .......... .......... 47% 198M 7s Step #1: 1063250K .......... .......... .......... .......... .......... 47% 204M 7s Step #1: 1063300K .......... .......... .......... .......... .......... 47% 205M 7s Step #1: 1063350K .......... .......... .......... .......... .......... 47% 181M 7s Step #1: 1063400K .......... .......... .......... .......... .......... 47% 193M 7s Step #1: 1063450K .......... .......... .......... .......... .......... 47% 197M 7s Step #1: 1063500K .......... .......... .......... .......... .......... 47% 195M 7s Step #1: 1063550K .......... .......... .......... .......... .......... 47% 194M 7s Step #1: 1063600K .......... .......... .......... .......... .......... 47% 211M 7s Step #1: 1063650K .......... .......... .......... .......... .......... 47% 222M 7s Step #1: 1063700K .......... .......... .......... .......... .......... 47% 214M 7s Step #1: 1063750K .......... .......... .......... .......... .......... 47% 219M 7s Step #1: 1063800K .......... .......... .......... .......... .......... 47% 236M 7s Step #1: 1063850K .......... .......... .......... .......... .......... 47% 234M 7s Step #1: 1063900K .......... .......... .......... .......... .......... 47% 246M 7s Step #1: 1063950K .......... .......... .......... .......... .......... 47% 200M 7s Step #1: 1064000K .......... .......... .......... .......... .......... 47% 225M 7s Step #1: 1064050K .......... .......... .......... .......... .......... 47% 144M 7s Step #1: 1064100K .......... .......... .......... .......... .......... 47% 198M 7s Step #1: 1064150K .......... .......... .......... .......... .......... 47% 190M 7s Step #1: 1064200K .......... .......... .......... .......... .......... 47% 227M 7s Step #1: 1064250K .......... .......... .......... .......... .......... 47% 212M 7s Step #1: 1064300K .......... .......... .......... .......... .......... 47% 211M 7s Step #1: 1064350K .......... .......... .......... .......... .......... 47% 152M 7s Step #1: 1064400K .......... .......... .......... .......... .......... 47% 193M 7s Step #1: 1064450K .......... .......... .......... .......... .......... 47% 220M 7s Step #1: 1064500K .......... .......... .......... .......... .......... 47% 201M 7s Step #1: 1064550K .......... .......... .......... .......... .......... 47% 188M 7s Step #1: 1064600K .......... .......... .......... .......... .......... 47% 201M 7s Step #1: 1064650K .......... .......... .......... .......... .......... 47% 218M 7s Step #1: 1064700K .......... .......... .......... .......... .......... 47% 194M 7s Step #1: 1064750K .......... .......... .......... .......... .......... 47% 185M 7s Step #1: 1064800K .......... .......... .......... .......... .......... 47% 228M 7s Step #1: 1064850K .......... .......... .......... .......... .......... 47% 198M 7s Step #1: 1064900K .......... .......... .......... .......... .......... 47% 215M 7s Step #1: 1064950K .......... .......... .......... .......... .......... 47% 181M 7s Step #1: 1065000K .......... .......... .......... .......... .......... 47% 197M 7s Step #1: 1065050K .......... .......... .......... .......... .......... 47% 201M 7s Step #1: 1065100K .......... .......... .......... .......... .......... 47% 208M 7s Step #1: 1065150K .......... .......... .......... .......... .......... 47% 180M 7s Step #1: 1065200K .......... .......... .......... .......... .......... 47% 211M 7s Step #1: 1065250K .......... .......... .......... .......... .......... 47% 199M 7s Step #1: 1065300K .......... .......... .......... .......... .......... 47% 228M 7s Step #1: 1065350K .......... .......... .......... .......... .......... 47% 210M 7s Step #1: 1065400K .......... .......... .......... .......... .......... 47% 235M 7s Step #1: 1065450K .......... .......... .......... .......... .......... 47% 232M 7s Step #1: 1065500K .......... .......... .......... .......... .......... 47% 223M 7s Step #1: 1065550K .......... .......... .......... .......... .......... 47% 165M 7s Step #1: 1065600K .......... .......... .......... .......... .......... 47% 217M 7s Step #1: 1065650K .......... .......... .......... .......... .......... 47% 196M 7s Step #1: 1065700K .......... .......... .......... .......... .......... 47% 179M 7s Step #1: 1065750K .......... .......... .......... .......... .......... 47% 192M 7s Step #1: 1065800K .......... .......... .......... .......... .......... 47% 226M 7s Step #1: 1065850K .......... .......... .......... .......... .......... 47% 217M 7s Step #1: 1065900K .......... .......... .......... .......... .......... 47% 182M 7s Step #1: 1065950K .......... .......... .......... .......... .......... 47% 167M 7s Step #1: 1066000K .......... .......... .......... .......... .......... 47% 169M 7s Step #1: 1066050K .......... .......... .......... .......... .......... 47% 203M 7s Step #1: 1066100K .......... .......... .......... .......... .......... 47% 193M 7s Step #1: 1066150K .......... .......... .......... .......... .......... 47% 175M 7s Step #1: 1066200K .......... .......... .......... .......... .......... 47% 225M 7s Step #1: 1066250K .......... .......... .......... .......... .......... 47% 227M 7s Step #1: 1066300K .......... .......... .......... .......... .......... 47% 219M 7s Step #1: 1066350K .......... .......... .......... .......... .......... 47% 160M 7s Step #1: 1066400K .......... .......... .......... .......... .......... 47% 181M 7s Step #1: 1066450K .......... .......... .......... .......... .......... 47% 203M 7s Step #1: 1066500K .......... .......... .......... .......... .......... 47% 208M 7s Step #1: 1066550K .......... .......... .......... .......... .......... 47% 174M 7s Step #1: 1066600K .......... .......... .......... .......... .......... 47% 208M 7s Step #1: 1066650K .......... .......... .......... .......... .......... 47% 192M 7s Step #1: 1066700K .......... .......... .......... .......... .......... 47% 212M 7s Step #1: 1066750K .......... .......... .......... .......... .......... 47% 160M 7s Step #1: 1066800K .......... .......... .......... .......... .......... 47% 193M 7s Step #1: 1066850K .......... .......... .......... .......... .......... 47% 212M 7s Step #1: 1066900K .......... .......... .......... .......... .......... 47% 196M 7s Step #1: 1066950K .......... .......... .......... .......... .......... 47% 175M 7s Step #1: 1067000K .......... .......... .......... .......... .......... 47% 188M 7s Step #1: 1067050K .......... .......... .......... .......... .......... 47% 219M 7s Step #1: 1067100K .......... .......... .......... .......... .......... 47% 228M 7s Step #1: 1067150K .......... .......... .......... .......... .......... 47% 168M 7s Step #1: 1067200K .......... .......... .......... .......... .......... 47% 190M 7s Step #1: 1067250K .......... .......... .......... .......... .......... 47% 183M 7s Step #1: 1067300K .......... .......... .......... .......... .......... 47% 203M 7s Step #1: 1067350K .......... .......... .......... .......... .......... 47% 148M 7s Step #1: 1067400K .......... .......... .......... .......... .......... 47% 196M 7s Step #1: 1067450K .......... .......... .......... .......... .......... 47% 190M 7s Step #1: 1067500K .......... .......... .......... .......... .......... 47% 206M 7s Step #1: 1067550K .......... .......... .......... .......... .......... 47% 146M 7s Step #1: 1067600K .......... .......... .......... .......... .......... 47% 201M 7s Step #1: 1067650K .......... .......... .......... .......... .......... 47% 208M 7s Step #1: 1067700K .......... .......... .......... .......... .......... 47% 176M 7s Step #1: 1067750K .......... .......... .......... .......... .......... 47% 178M 7s Step #1: 1067800K .......... .......... .......... .......... .......... 47% 206M 7s Step #1: 1067850K .......... .......... .......... .......... .......... 47% 168M 7s Step #1: 1067900K .......... .......... .......... .......... .......... 47% 188M 7s Step #1: 1067950K .......... .......... .......... .......... .......... 47% 160M 7s Step #1: 1068000K .......... .......... .......... .......... .......... 47% 177M 7s Step #1: 1068050K .......... .......... .......... .......... .......... 47% 185M 7s Step #1: 1068100K .......... .......... .......... .......... .......... 47% 176M 7s Step #1: 1068150K .......... .......... .......... .......... .......... 47% 171M 7s Step #1: 1068200K .......... .......... .......... .......... .......... 47% 191M 7s Step #1: 1068250K .......... .......... .......... .......... .......... 47% 188M 7s Step #1: 1068300K .......... .......... .......... .......... .......... 47% 180M 7s Step #1: 1068350K .......... .......... .......... .......... .......... 47% 160M 7s Step #1: 1068400K .......... .......... .......... .......... .......... 47% 192M 7s Step #1: 1068450K .......... .......... .......... .......... .......... 47% 189M 7s Step #1: 1068500K .......... .......... .......... .......... .......... 47% 176M 7s Step #1: 1068550K .......... .......... .......... .......... .......... 47% 165M 7s Step #1: 1068600K .......... .......... .......... .......... .......... 47% 196M 7s Step #1: 1068650K .......... .......... .......... .......... .......... 47% 197M 7s Step #1: 1068700K .......... .......... .......... .......... .......... 47% 184M 7s Step #1: 1068750K .......... .......... .......... .......... .......... 47% 162M 7s Step #1: 1068800K .......... .......... .......... .......... .......... 47% 201M 7s Step #1: 1068850K .......... .......... .......... .......... .......... 47% 201M 7s Step #1: 1068900K .......... .......... .......... .......... .......... 47% 201M 7s Step #1: 1068950K .......... .......... .......... .......... .......... 47% 184M 7s Step #1: 1069000K .......... .......... .......... .......... .......... 47% 176M 7s Step #1: 1069050K .......... .......... .......... .......... .......... 47% 201M 7s Step #1: 1069100K .......... .......... .......... .......... .......... 47% 209M 7s Step #1: 1069150K .......... .......... .......... .......... .......... 47% 156M 7s Step #1: 1069200K .......... .......... .......... .......... .......... 47% 185M 7s Step #1: 1069250K .......... .......... .......... .......... .......... 47% 213M 7s Step #1: 1069300K .......... .......... .......... .......... .......... 47% 201M 7s Step #1: 1069350K .......... .......... .......... .......... .......... 47% 178M 7s Step #1: 1069400K .......... .......... .......... .......... .......... 47% 197M 7s Step #1: 1069450K .......... .......... .......... .......... .......... 47% 197M 7s Step #1: 1069500K .......... .......... .......... .......... .......... 47% 167M 7s Step #1: 1069550K .......... .......... .......... .......... .......... 47% 172M 7s Step #1: 1069600K .......... .......... .......... .......... .......... 47% 189M 7s Step #1: 1069650K .......... .......... .......... .......... .......... 47% 198M 7s Step #1: 1069700K .......... .......... .......... .......... .......... 47% 203M 7s Step #1: 1069750K .......... .......... .......... .......... .......... 47% 163M 7s Step #1: 1069800K .......... .......... .......... .......... .......... 47% 185M 7s Step #1: 1069850K .......... .......... .......... .......... .......... 47% 204M 7s Step #1: 1069900K .......... .......... .......... .......... .......... 47% 203M 7s Step #1: 1069950K .......... .......... .......... .......... .......... 47% 157M 7s Step #1: 1070000K .......... .......... .......... .......... .......... 47% 172M 7s Step #1: 1070050K .......... .......... .......... .......... .......... 47% 176M 7s Step #1: 1070100K .......... .......... .......... .......... .......... 47% 199M 7s Step #1: 1070150K .......... .......... .......... .......... .......... 47% 171M 7s Step #1: 1070200K .......... .......... .......... .......... .......... 47% 194M 7s Step #1: 1070250K .......... .......... .......... .......... .......... 47% 155M 7s Step #1: 1070300K .......... .......... .......... .......... .......... 47% 227M 7s Step #1: 1070350K .......... .......... .......... .......... .......... 47% 176M 7s Step #1: 1070400K .......... .......... .......... .......... .......... 47% 230M 7s Step #1: 1070450K .......... .......... .......... .......... .......... 47% 194M 7s Step #1: 1070500K .......... .......... .......... .......... .......... 47% 195M 7s Step #1: 1070550K .......... .......... .......... .......... .......... 47% 196M 7s Step #1: 1070600K .......... .......... .......... .......... .......... 47% 210M 7s Step #1: 1070650K .......... .......... .......... .......... .......... 47% 202M 7s Step #1: 1070700K .......... .......... .......... .......... .......... 47% 205M 7s Step #1: 1070750K .......... .......... .......... .......... .......... 47% 163M 7s Step #1: 1070800K .......... .......... .......... .......... .......... 47% 223M 7s Step #1: 1070850K .......... .......... .......... .......... .......... 47% 206M 7s Step #1: 1070900K .......... .......... .......... .......... .......... 47% 196M 7s Step #1: 1070950K .......... .......... .......... .......... .......... 47% 168M 7s Step #1: 1071000K .......... .......... .......... .......... .......... 47% 187M 7s Step #1: 1071050K .......... .......... .......... .......... .......... 47% 189M 7s Step #1: 1071100K .......... .......... .......... .......... .......... 47% 197M 7s Step #1: 1071150K .......... .......... .......... .......... .......... 47% 158M 7s Step #1: 1071200K .......... .......... .......... .......... .......... 47% 218M 7s Step #1: 1071250K .......... .......... .......... .......... .......... 47% 186M 7s Step #1: 1071300K .......... .......... .......... .......... .......... 47% 170M 7s Step #1: 1071350K .......... .......... .......... .......... .......... 47% 175M 7s Step #1: 1071400K .......... .......... .......... .......... .......... 47% 209M 7s Step #1: 1071450K .......... .......... .......... .......... .......... 47% 182M 7s Step #1: 1071500K .......... .......... .......... .......... .......... 47% 187M 7s Step #1: 1071550K .......... .......... .......... .......... .......... 47% 161M 7s Step #1: 1071600K .......... .......... .......... .......... .......... 47% 215M 7s Step #1: 1071650K .......... .......... .......... .......... .......... 47% 210M 7s Step #1: 1071700K .......... .......... .......... .......... .......... 47% 204M 7s Step #1: 1071750K .......... .......... .......... .......... .......... 47% 178M 7s Step #1: 1071800K .......... .......... .......... .......... .......... 47% 175M 7s Step #1: 1071850K .......... .......... .......... .......... .......... 47% 204M 7s Step #1: 1071900K .......... .......... .......... .......... .......... 47% 194M 7s Step #1: 1071950K .......... .......... .......... .......... .......... 47% 163M 7s Step #1: 1072000K .......... .......... .......... .......... .......... 47% 186M 7s Step #1: 1072050K .......... .......... .......... .......... .......... 47% 187M 7s Step #1: 1072100K .......... .......... .......... .......... .......... 47% 191M 7s Step #1: 1072150K .......... .......... .......... .......... .......... 47% 177M 7s Step #1: 1072200K .......... .......... .......... .......... .......... 47% 206M 7s Step #1: 1072250K .......... .......... .......... .......... .......... 47% 193M 7s Step #1: 1072300K .......... .......... .......... .......... .......... 47% 173M 7s Step #1: 1072350K .......... .......... .......... .......... .......... 47% 158M 7s Step #1: 1072400K .......... .......... .......... .......... .......... 47% 205M 7s Step #1: 1072450K .......... .......... .......... .......... .......... 47% 202M 7s Step #1: 1072500K .......... .......... .......... .......... .......... 47% 193M 7s Step #1: 1072550K .......... .......... .......... .......... .......... 47% 158M 7s Step #1: 1072600K .......... .......... .......... .......... .......... 47% 179M 7s Step #1: 1072650K .......... .......... .......... .......... .......... 47% 188M 7s Step #1: 1072700K .......... .......... .......... .......... .......... 47% 201M 7s Step #1: 1072750K .......... .......... .......... .......... .......... 47% 170M 7s Step #1: 1072800K .......... .......... .......... .......... .......... 47% 181M 7s Step #1: 1072850K .......... .......... .......... .......... .......... 47% 180M 7s Step #1: 1072900K .......... .......... .......... .......... .......... 47% 206M 7s Step #1: 1072950K .......... .......... .......... .......... .......... 47% 193M 7s Step #1: 1073000K .......... .......... .......... .......... .......... 47% 206M 7s Step #1: 1073050K .......... .......... .......... .......... .......... 47% 184M 7s Step #1: 1073100K .......... .......... .......... .......... .......... 47% 201M 7s Step #1: 1073150K .......... .......... .......... .......... .......... 47% 179M 7s Step #1: 1073200K .......... .......... .......... .......... .......... 47% 205M 7s Step #1: 1073250K .......... .......... .......... .......... .......... 47% 200M 7s Step #1: 1073300K .......... .......... .......... .......... .......... 47% 186M 7s Step #1: 1073350K .......... .......... .......... .......... .......... 47% 175M 7s Step #1: 1073400K .......... .......... .......... .......... .......... 47% 193M 7s Step #1: 1073450K .......... .......... .......... .......... .......... 47% 184M 7s Step #1: 1073500K .......... .......... .......... .......... .......... 47% 200M 7s Step #1: 1073550K .......... .......... .......... .......... .......... 47% 170M 7s Step #1: 1073600K .......... .......... .......... .......... .......... 47% 186M 7s Step #1: 1073650K .......... .......... .......... .......... .......... 47% 206M 7s Step #1: 1073700K .......... .......... .......... .......... .......... 47% 200M 7s Step #1: 1073750K .......... .......... .......... .......... .......... 47% 163M 7s Step #1: 1073800K .......... .......... .......... .......... .......... 47% 201M 7s Step #1: 1073850K .......... .......... .......... .......... .......... 47% 186M 7s Step #1: 1073900K .......... .......... .......... .......... .......... 47% 201M 7s Step #1: 1073950K .......... .......... .......... .......... .......... 47% 151M 7s Step #1: 1074000K .......... .......... .......... .......... .......... 47% 206M 7s Step #1: 1074050K .......... .......... .......... .......... .......... 47% 183M 7s Step #1: 1074100K .......... .......... .......... .......... .......... 47% 192M 7s Step #1: 1074150K .......... .......... .......... .......... .......... 47% 187M 7s Step #1: 1074200K .......... .......... .......... .......... .......... 47% 211M 7s Step #1: 1074250K .......... .......... .......... .......... .......... 47% 183M 7s Step #1: 1074300K .......... .......... .......... .......... .......... 47% 190M 7s Step #1: 1074350K .......... .......... .......... .......... .......... 47% 165M 7s Step #1: 1074400K .......... .......... .......... .......... .......... 47% 202M 7s Step #1: 1074450K .......... .......... .......... .......... .......... 47% 209M 7s Step #1: 1074500K .......... .......... .......... .......... .......... 47% 206M 7s Step #1: 1074550K .......... .......... .......... .......... .......... 47% 170M 7s Step #1: 1074600K .......... .......... .......... .......... .......... 47% 177M 7s Step #1: 1074650K .......... .......... .......... .......... .......... 47% 191M 7s Step #1: 1074700K .......... .......... .......... .......... .......... 47% 203M 7s Step #1: 1074750K .......... .......... .......... .......... .......... 47% 172M 7s Step #1: 1074800K .......... .......... .......... .......... .......... 47% 178M 7s Step #1: 1074850K .......... .......... .......... .......... .......... 47% 185M 7s Step #1: 1074900K .......... .......... .......... .......... .......... 47% 198M 7s Step #1: 1074950K .......... .......... .......... .......... .......... 47% 166M 7s Step #1: 1075000K .......... .......... .......... .......... .......... 47% 189M 7s Step #1: 1075050K .......... .......... .......... .......... .......... 47% 185M 7s Step #1: 1075100K .......... .......... .......... .......... .......... 47% 201M 7s Step #1: 1075150K .......... .......... .......... .......... .......... 47% 180M 7s Step #1: 1075200K .......... .......... .......... .......... .......... 47% 208M 7s Step #1: 1075250K .......... .......... .......... .......... .......... 47% 192M 7s Step #1: 1075300K .......... .......... .......... .......... .......... 47% 209M 7s Step #1: 1075350K .......... .......... .......... .......... .......... 47% 185M 7s Step #1: 1075400K .......... .......... .......... .......... .......... 47% 182M 7s Step #1: 1075450K .......... .......... .......... .......... .......... 47% 216M 7s Step #1: 1075500K .......... .......... .......... .......... .......... 47% 204M 7s Step #1: 1075550K .......... .......... .......... .......... .......... 47% 167M 7s Step #1: 1075600K .......... .......... .......... .......... .......... 47% 194M 7s Step #1: 1075650K .......... .......... .......... .......... .......... 47% 200M 7s Step #1: 1075700K .......... .......... .......... .......... .......... 47% 205M 7s Step #1: 1075750K .......... .......... .......... .......... .......... 47% 168M 7s Step #1: 1075800K .......... .......... .......... .......... .......... 47% 184M 7s Step #1: 1075850K .......... .......... .......... .......... .......... 47% 167M 7s Step #1: 1075900K .......... .......... .......... .......... .......... 47% 182M 7s Step #1: 1075950K .......... .......... .......... .......... .......... 47% 160M 7s Step #1: 1076000K .......... .......... .......... .......... .......... 47% 205M 7s Step #1: 1076050K .......... .......... .......... .......... .......... 47% 193M 7s Step #1: 1076100K .......... .......... .......... .......... .......... 47% 204M 7s Step #1: 1076150K .......... .......... .......... .......... .......... 47% 175M 7s Step #1: 1076200K .......... .......... .......... .......... .......... 47% 181M 7s Step #1: 1076250K .......... .......... .......... .......... .......... 47% 201M 7s Step #1: 1076300K .......... .......... .......... .......... .......... 47% 245M 7s Step #1: 1076350K .......... .......... .......... .......... .......... 47% 200M 7s Step #1: 1076400K .......... .......... .......... .......... .......... 47% 238M 7s Step #1: 1076450K .......... .......... .......... .......... .......... 47% 128M 7s Step #1: 1076500K .......... .......... .......... .......... .......... 47% 161M 7s Step #1: 1076550K .......... .......... .......... .......... .......... 47% 171M 7s Step #1: 1076600K .......... .......... .......... .......... .......... 47% 183M 7s Step #1: 1076650K .......... .......... .......... .......... .......... 47% 189M 7s Step #1: 1076700K .......... .......... .......... .......... .......... 47% 220M 7s Step #1: 1076750K .......... .......... .......... .......... .......... 47% 195M 7s Step #1: 1076800K .......... .......... .......... .......... .......... 47% 227M 7s Step #1: 1076850K .......... .......... .......... .......... .......... 47% 236M 7s Step #1: 1076900K .......... .......... .......... .......... .......... 47% 227M 7s Step #1: 1076950K .......... .......... .......... .......... .......... 47% 218M 7s Step #1: 1077000K .......... .......... .......... .......... .......... 47% 246M 7s Step #1: 1077050K .......... .......... .......... .......... .......... 47% 230M 7s Step #1: 1077100K .......... .......... .......... .......... .......... 47% 238M 7s Step #1: 1077150K .......... .......... .......... .......... .......... 47% 167M 7s Step #1: 1077200K .......... .......... .......... .......... .......... 47% 220M 7s Step #1: 1077250K .......... .......... .......... .......... .......... 47% 180M 7s Step #1: 1077300K .......... .......... .......... .......... .......... 47% 173M 7s Step #1: 1077350K .......... .......... .......... .......... .......... 47% 167M 7s Step #1: 1077400K .......... .......... .......... .......... .......... 47% 178M 7s Step #1: 1077450K .......... .......... .......... .......... .......... 47% 194M 7s Step #1: 1077500K .......... .......... .......... .......... .......... 47% 197M 7s Step #1: 1077550K .......... .......... .......... .......... .......... 47% 172M 7s Step #1: 1077600K .......... .......... .......... .......... .......... 47% 191M 7s Step #1: 1077650K .......... .......... .......... .......... .......... 47% 181M 7s Step #1: 1077700K .......... .......... .......... .......... .......... 47% 204M 7s Step #1: 1077750K .......... .......... .......... .......... .......... 47% 168M 7s Step #1: 1077800K .......... .......... .......... .......... .......... 47% 216M 7s Step #1: 1077850K .......... .......... .......... .......... .......... 47% 199M 7s Step #1: 1077900K .......... .......... .......... .......... .......... 47% 193M 7s Step #1: 1077950K .......... .......... .......... .......... .......... 47% 172M 7s Step #1: 1078000K .......... .......... .......... .......... .......... 47% 194M 7s Step #1: 1078050K .......... .......... .......... .......... .......... 47% 212M 7s Step #1: 1078100K .......... .......... .......... .......... .......... 47% 192M 7s Step #1: 1078150K .......... .......... .......... .......... .......... 47% 179M 7s Step #1: 1078200K .......... .......... .......... .......... .......... 47% 201M 7s Step #1: 1078250K .......... .......... .......... .......... .......... 47% 177M 7s Step #1: 1078300K .......... .......... .......... .......... .......... 47% 188M 7s Step #1: 1078350K .......... .......... .......... .......... .......... 47% 167M 7s Step #1: 1078400K .......... .......... .......... .......... .......... 47% 198M 7s Step #1: 1078450K .......... .......... .......... .......... .......... 47% 176M 7s Step #1: 1078500K .......... .......... .......... .......... .......... 47% 177M 7s Step #1: 1078550K .......... .......... .......... .......... .......... 47% 166M 7s Step #1: 1078600K .......... .......... .......... .......... .......... 47% 188M 7s Step #1: 1078650K .......... .......... .......... .......... .......... 47% 188M 7s Step #1: 1078700K .......... .......... .......... .......... .......... 47% 195M 7s Step #1: 1078750K .......... .......... .......... .......... .......... 47% 161M 7s Step #1: 1078800K .......... .......... .......... .......... .......... 47% 183M 7s Step #1: 1078850K .......... .......... .......... .......... .......... 47% 191M 7s Step #1: 1078900K .......... .......... .......... .......... .......... 47% 200M 7s Step #1: 1078950K .......... .......... .......... .......... .......... 47% 170M 7s Step #1: 1079000K .......... .......... .......... .......... .......... 47% 180M 7s Step #1: 1079050K .......... .......... .......... .......... .......... 47% 192M 7s Step #1: 1079100K .......... .......... .......... .......... .......... 47% 204M 7s Step #1: 1079150K .......... .......... .......... .......... .......... 47% 166M 7s Step #1: 1079200K .......... .......... .......... .......... .......... 47% 183M 7s Step #1: 1079250K .......... .......... .......... .......... .......... 47% 200M 7s Step #1: 1079300K .......... .......... .......... .......... .......... 47% 193M 7s Step #1: 1079350K .......... .......... .......... .......... .......... 47% 165M 7s Step #1: 1079400K .......... .......... .......... .......... .......... 47% 189M 7s Step #1: 1079450K .......... .......... .......... .......... .......... 47% 196M 7s Step #1: 1079500K .......... .......... .......... .......... .......... 47% 205M 7s Step #1: 1079550K .......... .......... .......... .......... .......... 47% 162M 7s Step #1: 1079600K .......... .......... .......... .......... .......... 47% 185M 7s Step #1: 1079650K .......... .......... .......... .......... .......... 47% 207M 7s Step #1: 1079700K .......... .......... .......... .......... .......... 47% 172M 7s Step #1: 1079750K .......... .......... .......... .......... .......... 47% 186M 7s Step #1: 1079800K .......... .......... .......... .......... .......... 47% 198M 7s Step #1: 1079850K .......... .......... .......... .......... .......... 47% 182M 7s Step #1: 1079900K .......... .......... .......... .......... .......... 47% 218M 7s Step #1: 1079950K .......... .......... .......... .......... .......... 47% 186M 7s Step #1: 1080000K .......... .......... .......... .......... .......... 47% 188M 7s Step #1: 1080050K .......... .......... .......... .......... .......... 47% 178M 7s Step #1: 1080100K .......... .......... .......... .......... .......... 47% 202M 7s Step #1: 1080150K .......... .......... .......... .......... .......... 47% 181M 7s Step #1: 1080200K .......... .......... .......... .......... .......... 47% 191M 7s Step #1: 1080250K .......... .......... .......... .......... .......... 47% 193M 7s Step #1: 1080300K .......... .......... .......... .......... .......... 47% 199M 7s Step #1: 1080350K .......... .......... .......... .......... .......... 47% 174M 7s Step #1: 1080400K .......... .......... .......... .......... .......... 47% 203M 7s Step #1: 1080450K .......... .......... .......... .......... .......... 47% 196M 7s Step #1: 1080500K .......... .......... .......... .......... .......... 47% 185M 7s Step #1: 1080550K .......... .......... .......... .......... .......... 47% 174M 7s Step #1: 1080600K .......... .......... .......... .......... .......... 47% 194M 7s Step #1: 1080650K .......... .......... .......... .......... .......... 47% 199M 7s Step #1: 1080700K .......... .......... .......... .......... .......... 47% 195M 7s Step #1: 1080750K .......... .......... .......... .......... .......... 47% 151M 7s Step #1: 1080800K .......... .......... .......... .......... .......... 47% 184M 7s Step #1: 1080850K .......... .......... .......... .......... .......... 47% 199M 7s Step #1: 1080900K .......... .......... .......... .......... .......... 47% 201M 7s Step #1: 1080950K .......... .......... .......... .......... .......... 47% 161M 7s Step #1: 1081000K .......... .......... .......... .......... .......... 47% 183M 7s Step #1: 1081050K .......... .......... .......... .......... .......... 47% 191M 7s Step #1: 1081100K .......... .......... .......... .......... .......... 47% 190M 7s Step #1: 1081150K .......... .......... .......... .......... .......... 47% 154M 7s Step #1: 1081200K .......... .......... .......... .......... .......... 47% 203M 7s Step #1: 1081250K .......... .......... .......... .......... .......... 47% 198M 7s Step #1: 1081300K .......... .......... .......... .......... .......... 47% 198M 7s Step #1: 1081350K .......... .......... .......... .......... .......... 48% 168M 7s Step #1: 1081400K .......... .......... .......... .......... .......... 48% 210M 7s Step #1: 1081450K .......... .......... .......... .......... .......... 48% 210M 7s Step #1: 1081500K .......... .......... .......... .......... .......... 48% 189M 7s Step #1: 1081550K .......... .......... .......... .......... .......... 48% 155M 7s Step #1: 1081600K .......... .......... .......... .......... .......... 48% 205M 7s Step #1: 1081650K .......... .......... .......... .......... .......... 48% 208M 7s Step #1: 1081700K .......... .......... .......... .......... .......... 48% 210M 7s Step #1: 1081750K .......... .......... .......... .......... .......... 48% 192M 7s Step #1: 1081800K .......... .......... .......... .......... .......... 48% 186M 7s Step #1: 1081850K .......... .......... .......... .......... .......... 48% 193M 7s Step #1: 1081900K .......... .......... .......... .......... .......... 48% 203M 7s Step #1: 1081950K .......... .......... .......... .......... .......... 48% 170M 7s Step #1: 1082000K .......... .......... .......... .......... .......... 48% 196M 7s Step #1: 1082050K .......... .......... .......... .......... .......... 48% 193M 7s Step #1: 1082100K .......... .......... .......... .......... .......... 48% 197M 7s Step #1: 1082150K .......... .......... .......... .......... .......... 48% 175M 7s Step #1: 1082200K .......... .......... .......... .......... .......... 48% 200M 7s Step #1: 1082250K .......... .......... .......... .......... .......... 48% 207M 7s Step #1: 1082300K .......... .......... .......... .......... .......... 48% 191M 7s Step #1: 1082350K .......... .......... .......... .......... .......... 48% 171M 7s Step #1: 1082400K .......... .......... .......... .......... .......... 48% 194M 7s Step #1: 1082450K .......... .......... .......... .......... .......... 48% 197M 7s Step #1: 1082500K .......... .......... .......... .......... .......... 48% 195M 7s Step #1: 1082550K .......... .......... .......... .......... .......... 48% 169M 7s Step #1: 1082600K .......... .......... .......... .......... .......... 48% 194M 7s Step #1: 1082650K .......... .......... .......... .......... .......... 48% 186M 7s Step #1: 1082700K .......... .......... .......... .......... .......... 48% 193M 7s Step #1: 1082750K .......... .......... .......... .......... .......... 48% 167M 7s Step #1: 1082800K .......... .......... .......... .......... .......... 48% 197M 7s Step #1: 1082850K .......... .......... .......... .......... .......... 48% 211M 7s Step #1: 1082900K .......... .......... .......... .......... .......... 48% 195M 7s Step #1: 1082950K .......... .......... .......... .......... .......... 48% 179M 7s Step #1: 1083000K .......... .......... .......... .......... .......... 48% 212M 7s Step #1: 1083050K .......... .......... .......... .......... .......... 48% 203M 7s Step #1: 1083100K .......... .......... .......... .......... .......... 48% 189M 7s Step #1: 1083150K .......... .......... .......... .......... .......... 48% 170M 7s Step #1: 1083200K .......... .......... .......... .......... .......... 48% 213M 7s Step #1: 1083250K .......... .......... .......... .......... .......... 48% 213M 7s Step #1: 1083300K .......... .......... .......... .......... .......... 48% 200M 7s Step #1: 1083350K .......... .......... .......... .......... .......... 48% 165M 7s Step #1: 1083400K .......... .......... .......... .......... .......... 48% 198M 7s Step #1: 1083450K .......... .......... .......... .......... .......... 48% 150M 7s Step #1: 1083500K .......... .......... .......... .......... .......... 48% 168M 7s Step #1: 1083550K .......... .......... .......... .......... .......... 48% 111M 7s Step #1: 1083600K .......... .......... .......... .......... .......... 48% 156M 7s Step #1: 1083650K .......... .......... .......... .......... .......... 48% 175M 7s Step #1: 1083700K .......... .......... .......... .......... .......... 48% 176M 7s Step #1: 1083750K .......... .......... .......... .......... .......... 48% 135M 7s Step #1: 1083800K .......... .......... .......... .......... .......... 48% 130M 7s Step #1: 1083850K .......... .......... .......... .......... .......... 48% 139M 7s Step #1: 1083900K .......... .......... .......... .......... .......... 48% 135M 7s Step #1: 1083950K .......... .......... .......... .......... .......... 48% 125M 7s Step #1: 1084000K .......... .......... .......... .......... .......... 48% 158M 7s Step #1: 1084050K .......... .......... .......... .......... .......... 48% 195M 7s Step #1: 1084100K .......... .......... .......... .......... .......... 48% 205M 7s Step #1: 1084150K .......... .......... .......... .......... .......... 48% 174M 7s Step #1: 1084200K .......... .......... .......... .......... .......... 48% 198M 7s Step #1: 1084250K .......... .......... .......... .......... .......... 48% 166M 7s Step #1: 1084300K .......... .......... .......... .......... .......... 48% 150M 7s Step #1: 1084350K .......... .......... .......... .......... .......... 48% 123M 7s Step #1: 1084400K .......... .......... .......... .......... .......... 48% 120M 7s Step #1: 1084450K .......... .......... .......... .......... .......... 48% 146M 7s Step #1: 1084500K .......... .......... .......... .......... .......... 48% 159M 7s Step #1: 1084550K .......... .......... .......... .......... .......... 48% 130M 7s Step #1: 1084600K .......... .......... .......... .......... .......... 48% 122M 7s Step #1: 1084650K .......... .......... .......... .......... .......... 48% 123M 7s Step #1: 1084700K .......... .......... .......... .......... .......... 48% 121M 7s Step #1: 1084750K .......... .......... .......... .......... .......... 48% 107M 7s Step #1: 1084800K .......... .......... .......... .......... .......... 48% 142M 7s Step #1: 1084850K .......... .......... .......... .......... .......... 48% 124M 7s Step #1: 1084900K .......... .......... .......... .......... .......... 48% 142M 7s Step #1: 1084950K .......... .......... .......... .......... .......... 48% 119M 7s Step #1: 1085000K .......... .......... .......... .......... .......... 48% 125M 7s Step #1: 1085050K .......... .......... .......... .......... .......... 48% 120M 7s Step #1: 1085100K .......... .......... .......... .......... .......... 48% 135M 7s Step #1: 1085150K .......... .......... .......... .......... .......... 48% 108M 7s Step #1: 1085200K .......... .......... .......... .......... .......... 48% 134M 7s Step #1: 1085250K .......... .......... .......... .......... .......... 48% 129M 7s Step #1: 1085300K .......... .......... .......... .......... .......... 48% 128M 7s Step #1: 1085350K .......... .......... .......... .......... .......... 48% 114M 7s Step #1: 1085400K .......... .......... .......... .......... .......... 48% 125M 7s Step #1: 1085450K .......... .......... .......... .......... .......... 48% 140M 7s Step #1: 1085500K .......... .......... .......... .......... .......... 48% 145M 7s Step #1: 1085550K .......... .......... .......... .......... .......... 48% 92.2M 7s Step #1: 1085600K .......... .......... .......... .......... .......... 48% 132M 7s Step #1: 1085650K .......... .......... .......... .......... .......... 48% 146M 7s Step #1: 1085700K .......... .......... .......... .......... .......... 48% 135M 7s Step #1: 1085750K .......... .......... .......... .......... .......... 48% 106M 7s Step #1: 1085800K .......... .......... .......... .......... .......... 48% 134M 7s Step #1: 1085850K .......... .......... .......... .......... .......... 48% 133M 7s Step #1: 1085900K .......... .......... .......... .......... .......... 48% 151M 7s Step #1: 1085950K .......... .......... .......... .......... .......... 48% 103M 7s Step #1: 1086000K .......... .......... .......... .......... .......... 48% 121M 7s Step #1: 1086050K .......... .......... .......... .......... .......... 48% 123M 7s Step #1: 1086100K .......... .......... .......... .......... .......... 48% 137M 7s Step #1: 1086150K .......... .......... .......... .......... .......... 48% 135M 7s Step #1: 1086200K .......... .......... .......... .......... .......... 48% 143M 7s Step #1: 1086250K .......... .......... .......... .......... .......... 48% 135M 7s Step #1: 1086300K .......... .......... .......... .......... .......... 48% 148M 7s Step #1: 1086350K .......... .......... .......... .......... .......... 48% 103M 7s Step #1: 1086400K .......... .......... .......... .......... .......... 48% 127M 7s Step #1: 1086450K .......... .......... .......... .......... .......... 48% 153M 7s Step #1: 1086500K .......... .......... .......... .......... .......... 48% 136M 7s Step #1: 1086550K .......... .......... .......... .......... .......... 48% 116M 7s Step #1: 1086600K .......... .......... .......... .......... .......... 48% 148M 7s Step #1: 1086650K .......... .......... .......... .......... .......... 48% 131M 7s Step #1: 1086700K .......... .......... .......... .......... .......... 48% 140M 7s Step #1: 1086750K .......... .......... .......... .......... .......... 48% 112M 7s Step #1: 1086800K .......... .......... .......... .......... .......... 48% 147M 7s Step #1: 1086850K .......... .......... .......... .......... .......... 48% 138M 7s Step #1: 1086900K .......... .......... .......... .......... .......... 48% 120M 7s Step #1: 1086950K .......... .......... .......... .......... .......... 48% 126M 7s Step #1: 1087000K .......... .......... .......... .......... .......... 48% 148M 7s Step #1: 1087050K .......... .......... .......... .......... .......... 48% 144M 7s Step #1: 1087100K .......... .......... .......... .......... .......... 48% 131M 7s Step #1: 1087150K .......... .......... .......... .......... .......... 48% 110M 7s Step #1: 1087200K .......... .......... .......... .......... .......... 48% 147M 7s Step #1: 1087250K .......... .......... .......... .......... .......... 48% 147M 7s Step #1: 1087300K .......... .......... .......... .......... .......... 48% 134M 7s Step #1: 1087350K .......... .......... .......... .......... .......... 48% 109M 7s Step #1: 1087400K .......... .......... .......... .......... .......... 48% 139M 7s Step #1: 1087450K .......... .......... .......... .......... .......... 48% 150M 7s Step #1: 1087500K .......... .......... .......... .......... .......... 48% 163M 7s Step #1: 1087550K .......... .......... .......... .......... .......... 48% 120M 7s Step #1: 1087600K .......... .......... .......... .......... .......... 48% 144M 7s Step #1: 1087650K .......... .......... .......... .......... .......... 48% 113M 7s Step #1: 1087700K .......... .......... .......... .......... .......... 48% 137M 7s Step #1: 1087750K .......... .......... .......... .......... .......... 48% 131M 7s Step #1: 1087800K .......... .......... .......... .......... .......... 48% 136M 7s Step #1: 1087850K .......... .......... .......... .......... .......... 48% 188M 7s Step #1: 1087900K .......... .......... .......... .......... .......... 48% 221M 7s Step #1: 1087950K .......... .......... .......... .......... .......... 48% 181M 7s Step #1: 1088000K .......... .......... .......... .......... .......... 48% 241M 7s Step #1: 1088050K .......... .......... .......... .......... .......... 48% 237M 7s Step #1: 1088100K .......... .......... .......... .......... .......... 48% 245M 7s Step #1: 1088150K .......... .......... .......... .......... .......... 48% 70.8M 7s Step #1: 1088200K .......... .......... .......... .......... .......... 48% 215M 7s Step #1: 1088250K .......... .......... .......... .......... .......... 48% 238M 7s Step #1: 1088300K .......... .......... .......... .......... .......... 48% 251M 7s Step #1: 1088350K .......... .......... .......... .......... .......... 48% 209M 7s Step #1: 1088400K .......... .......... .......... .......... .......... 48% 231M 7s Step #1: 1088450K .......... .......... .......... .......... .......... 48% 234M 7s Step #1: 1088500K .......... .......... .......... .......... .......... 48% 228M 7s Step #1: 1088550K .......... .......... .......... .......... .......... 48% 141M 7s Step #1: 1088600K .......... .......... .......... .......... .......... 48% 158M 7s Step #1: 1088650K .......... .......... .......... .......... .......... 48% 156M 7s Step #1: 1088700K .......... .......... .......... .......... .......... 48% 145M 7s Step #1: 1088750K .......... .......... .......... .......... .......... 48% 105M 7s Step #1: 1088800K .......... .......... .......... .......... .......... 48% 149M 7s Step #1: 1088850K .......... .......... .......... .......... .......... 48% 150M 7s Step #1: 1088900K .......... .......... .......... .......... .......... 48% 154M 7s Step #1: 1088950K .......... .......... .......... .......... .......... 48% 112M 7s Step #1: 1089000K .......... .......... .......... .......... .......... 48% 134M 7s Step #1: 1089050K .......... .......... .......... .......... .......... 48% 139M 7s Step #1: 1089100K .......... .......... .......... .......... .......... 48% 139M 7s Step #1: 1089150K .......... .......... .......... .......... .......... 48% 122M 7s Step #1: 1089200K .......... .......... .......... .......... .......... 48% 134M 7s Step #1: 1089250K .......... .......... .......... .......... .......... 48% 124M 7s Step #1: 1089300K .......... .......... .......... .......... .......... 48% 134M 7s Step #1: 1089350K .......... .......... .......... .......... .......... 48% 134M 7s Step #1: 1089400K .......... .......... .......... .......... .......... 48% 138M 7s Step #1: 1089450K .......... .......... .......... .......... .......... 48% 140M 7s Step #1: 1089500K .......... .......... .......... .......... .......... 48% 132M 7s Step #1: 1089550K .......... .......... .......... .......... .......... 48% 116M 7s Step #1: 1089600K .......... .......... .......... .......... .......... 48% 144M 7s Step #1: 1089650K .......... .......... .......... .......... .......... 48% 137M 7s Step #1: 1089700K .......... .......... .......... .......... .......... 48% 139M 7s Step #1: 1089750K .......... .......... .......... .......... .......... 48% 124M 7s Step #1: 1089800K .......... .......... .......... .......... .......... 48% 136M 7s Step #1: 1089850K .......... .......... .......... .......... .......... 48% 153M 7s Step #1: 1089900K .......... .......... .......... .......... .......... 48% 159M 7s Step #1: 1089950K .......... .......... .......... .......... .......... 48% 94.9M 7s Step #1: 1090000K .......... .......... .......... .......... .......... 48% 148M 7s Step #1: 1090050K .......... .......... .......... .......... .......... 48% 145M 7s Step #1: 1090100K .......... .......... .......... .......... .......... 48% 150M 7s Step #1: 1090150K .......... .......... .......... .......... .......... 48% 117M 7s Step #1: 1090200K .......... .......... .......... .......... .......... 48% 128M 7s Step #1: 1090250K .......... .......... .......... .......... .......... 48% 158M 7s Step #1: 1090300K .......... .......... .......... .......... .......... 48% 146M 7s Step #1: 1090350K .......... .......... .......... .......... .......... 48% 118M 7s Step #1: 1090400K .......... .......... .......... .......... .......... 48% 141M 7s Step #1: 1090450K .......... .......... .......... .......... .......... 48% 57.7M 7s Step #1: 1090500K .......... .......... .......... .......... .......... 48% 175M 7s Step #1: 1090550K .......... .......... .......... .......... .......... 48% 141M 7s Step #1: 1090600K .......... .......... .......... .......... .......... 48% 147M 7s Step #1: 1090650K .......... .......... .......... .......... .......... 48% 148M 7s Step #1: 1090700K .......... .......... .......... .......... .......... 48% 139M 7s Step #1: 1090750K .......... .......... .......... .......... .......... 48% 101M 7s Step #1: 1090800K .......... .......... .......... .......... .......... 48% 147M 7s Step #1: 1090850K .......... .......... .......... .......... .......... 48% 188M 7s Step #1: 1090900K .......... .......... .......... .......... .......... 48% 147M 7s Step #1: 1090950K .......... .......... .......... .......... .......... 48% 148M 7s Step #1: 1091000K .......... .......... .......... .......... .......... 48% 147M 7s Step #1: 1091050K .......... .......... .......... .......... .......... 48% 150M 7s Step #1: 1091100K .......... .......... .......... .......... .......... 48% 131M 7s Step #1: 1091150K .......... .......... .......... .......... .......... 48% 112M 7s Step #1: 1091200K .......... .......... .......... .......... .......... 48% 131M 7s Step #1: 1091250K .......... .......... .......... .......... .......... 48% 133M 7s Step #1: 1091300K .......... .......... .......... .......... .......... 48% 130M 7s Step #1: 1091350K .......... .......... .......... .......... .......... 48% 127M 7s Step #1: 1091400K .......... .......... .......... .......... .......... 48% 129M 7s Step #1: 1091450K .......... .......... .......... .......... .......... 48% 131M 7s Step #1: 1091500K .......... .......... .......... .......... .......... 48% 134M 7s Step #1: 1091550K .......... .......... .......... .......... .......... 48% 109M 7s Step #1: 1091600K .......... .......... .......... .......... .......... 48% 152M 7s Step #1: 1091650K .......... .......... .......... .......... .......... 48% 121M 7s Step #1: 1091700K .......... .......... .......... .......... .......... 48% 151M 7s Step #1: 1091750K .......... .......... .......... .......... .......... 48% 130M 7s Step #1: 1091800K .......... .......... .......... .......... .......... 48% 147M 7s Step #1: 1091850K .......... .......... .......... .......... .......... 48% 209M 7s Step #1: 1091900K .......... .......... .......... .......... .......... 48% 207M 7s Step #1: 1091950K .......... .......... .......... .......... .......... 48% 167M 7s Step #1: 1092000K .......... .......... .......... .......... .......... 48% 194M 7s Step #1: 1092050K .......... .......... .......... .......... .......... 48% 207M 7s Step #1: 1092100K .......... .......... .......... .......... .......... 48% 192M 7s Step #1: 1092150K .......... .......... .......... .......... .......... 48% 177M 7s Step #1: 1092200K .......... .......... .......... .......... .......... 48% 189M 7s Step #1: 1092250K .......... .......... .......... .......... .......... 48% 190M 7s Step #1: 1092300K .......... .......... .......... .......... .......... 48% 220M 7s Step #1: 1092350K .......... .......... .......... .......... .......... 48% 147M 7s Step #1: 1092400K .......... .......... .......... .......... .......... 48% 206M 7s Step #1: 1092450K .......... .......... .......... .......... .......... 48% 198M 7s Step #1: 1092500K .......... .......... .......... .......... .......... 48% 62.2M 7s Step #1: 1092550K .......... .......... .......... .......... .......... 48% 188M 7s Step #1: 1092600K .......... .......... .......... .......... .......... 48% 211M 7s Step #1: 1092650K .......... .......... .......... .......... .......... 48% 179M 7s Step #1: 1092700K .......... .......... .......... .......... .......... 48% 214M 7s Step #1: 1092750K .......... .......... .......... .......... .......... 48% 174M 7s Step #1: 1092800K .......... .......... .......... .......... .......... 48% 191M 7s Step #1: 1092850K .......... .......... .......... .......... .......... 48% 209M 7s Step #1: 1092900K .......... .......... .......... .......... .......... 48% 211M 7s Step #1: 1092950K .......... .......... .......... .......... .......... 48% 207M 7s Step #1: 1093000K .......... .......... .......... .......... .......... 48% 180M 7s Step #1: 1093050K .......... .......... .......... .......... .......... 48% 192M 7s Step #1: 1093100K .......... .......... .......... .......... .......... 48% 206M 7s Step #1: 1093150K .......... .......... .......... .......... .......... 48% 177M 7s Step #1: 1093200K .......... .......... .......... .......... .......... 48% 201M 7s Step #1: 1093250K .......... .......... .......... .......... .......... 48% 201M 7s Step #1: 1093300K .......... .......... .......... .......... .......... 48% 176M 7s Step #1: 1093350K .......... .......... .......... .......... .......... 48% 164M 7s Step #1: 1093400K .......... .......... .......... .......... .......... 48% 219M 7s Step #1: 1093450K .......... .......... .......... .......... .......... 48% 201M 7s Step #1: 1093500K .......... .......... .......... .......... .......... 48% 203M 7s Step #1: 1093550K .......... .......... .......... .......... .......... 48% 166M 7s Step #1: 1093600K .......... .......... .......... .......... .......... 48% 203M 7s Step #1: 1093650K .......... .......... .......... .......... .......... 48% 196M 7s Step #1: 1093700K .......... .......... .......... .......... .......... 48% 202M 7s Step #1: 1093750K .......... .......... .......... .......... .......... 48% 169M 7s Step #1: 1093800K .......... .......... .......... .......... .......... 48% 182M 7s Step #1: 1093850K .......... .......... .......... .......... .......... 48% 202M 7s Step #1: 1093900K .......... .......... .......... .......... .......... 48% 212M 7s Step #1: 1093950K .......... .......... .......... .......... .......... 48% 174M 7s Step #1: 1094000K .......... .......... .......... .......... .......... 48% 179M 7s Step #1: 1094050K .......... .......... .......... .......... .......... 48% 172M 7s Step #1: 1094100K .......... .......... .......... .......... .......... 48% 200M 7s Step #1: 1094150K .......... .......... .......... .......... .......... 48% 181M 7s Step #1: 1094200K .......... .......... .......... .......... .......... 48% 188M 7s Step #1: 1094250K .......... .......... .......... .......... .......... 48% 202M 7s Step #1: 1094300K .......... .......... .......... .......... .......... 48% 188M 7s Step #1: 1094350K .......... .......... .......... .......... .......... 48% 175M 7s Step #1: 1094400K .......... .......... .......... .......... .......... 48% 191M 7s Step #1: 1094450K .......... .......... .......... .......... .......... 48% 200M 7s Step #1: 1094500K .......... .......... .......... .......... .......... 48% 111M 7s Step #1: 1094550K .......... .......... .......... .......... .......... 48% 184M 7s Step #1: 1094600K .......... .......... .......... .......... .......... 48% 156M 7s Step #1: 1094650K .......... .......... .......... .......... .......... 48% 196M 7s Step #1: 1094700K .......... .......... .......... .......... .......... 48% 197M 7s Step #1: 1094750K .......... .......... .......... .......... .......... 48% 160M 7s Step #1: 1094800K .......... .......... .......... .......... .......... 48% 198M 7s Step #1: 1094850K .......... .......... .......... .......... .......... 48% 235M 7s Step #1: 1094900K .......... .......... .......... .......... .......... 48% 215M 7s Step #1: 1094950K .......... .......... .......... .......... .......... 48% 170M 7s Step #1: 1095000K .......... .......... .......... .......... .......... 48% 191M 7s Step #1: 1095050K .......... .......... .......... .......... .......... 48% 208M 7s Step #1: 1095100K .......... .......... .......... .......... .......... 48% 179M 7s Step #1: 1095150K .......... .......... .......... .......... .......... 48% 166M 7s Step #1: 1095200K .......... .......... .......... .......... .......... 48% 207M 7s Step #1: 1095250K .......... .......... .......... .......... .......... 48% 68.2M 7s Step #1: 1095300K .......... .......... .......... .......... .......... 48% 216M 7s Step #1: 1095350K .......... .......... .......... .......... .......... 48% 181M 7s Step #1: 1095400K .......... .......... .......... .......... .......... 48% 191M 7s Step #1: 1095450K .......... .......... .......... .......... .......... 48% 190M 7s Step #1: 1095500K .......... .......... .......... .......... .......... 48% 211M 7s Step #1: 1095550K .......... .......... .......... .......... .......... 48% 179M 7s Step #1: 1095600K .......... .......... .......... .......... .......... 48% 220M 7s Step #1: 1095650K .......... .......... .......... .......... .......... 48% 185M 7s Step #1: 1095700K .......... .......... .......... .......... .......... 48% 200M 7s Step #1: 1095750K .......... .......... .......... .......... .......... 48% 200M 7s Step #1: 1095800K .......... .......... .......... .......... .......... 48% 222M 7s Step #1: 1095850K .......... .......... .......... .......... .......... 48% 183M 7s Step #1: 1095900K .......... .......... .......... .......... .......... 48% 191M 7s Step #1: 1095950K .......... .......... .......... .......... .......... 48% 190M 7s Step #1: 1096000K .......... .......... .......... .......... .......... 48% 203M 7s Step #1: 1096050K .......... .......... .......... .......... .......... 48% 167M 7s Step #1: 1096100K .......... .......... .......... .......... .......... 48% 191M 7s Step #1: 1096150K .......... .......... .......... .......... .......... 48% 192M 7s Step #1: 1096200K .......... .......... .......... .......... .......... 48% 216M 7s Step #1: 1096250K .......... .......... .......... .......... .......... 48% 188M 7s Step #1: 1096300K .......... .......... .......... .......... .......... 48% 199M 7s Step #1: 1096350K .......... .......... .......... .......... .......... 48% 160M 7s Step #1: 1096400K .......... .......... .......... .......... .......... 48% 68.4M 7s Step #1: 1096450K .......... .......... .......... .......... .......... 48% 204M 7s Step #1: 1096500K .......... .......... .......... .......... .......... 48% 206M 7s Step #1: 1096550K .......... .......... .......... .......... .......... 48% 173M 7s Step #1: 1096600K .......... .......... .......... .......... .......... 48% 190M 7s Step #1: 1096650K .......... .......... .......... .......... .......... 48% 208M 7s Step #1: 1096700K .......... .......... .......... .......... .......... 48% 203M 7s Step #1: 1096750K .......... .......... .......... .......... .......... 48% 160M 7s Step #1: 1096800K .......... .......... .......... .......... .......... 48% 187M 7s Step #1: 1096850K .......... .......... .......... .......... .......... 48% 190M 7s Step #1: 1096900K .......... .......... .......... .......... .......... 48% 221M 7s Step #1: 1096950K .......... .......... .......... .......... .......... 48% 157M 7s Step #1: 1097000K .......... .......... .......... .......... .......... 48% 205M 7s Step #1: 1097050K .......... .......... .......... .......... .......... 48% 212M 7s Step #1: 1097100K .......... .......... .......... .......... .......... 48% 182M 7s Step #1: 1097150K .......... .......... .......... .......... .......... 48% 154M 7s Step #1: 1097200K .......... .......... .......... .......... .......... 48% 196M 7s Step #1: 1097250K .......... .......... .......... .......... .......... 48% 215M 7s Step #1: 1097300K .......... .......... .......... .......... .......... 48% 205M 7s Step #1: 1097350K .......... .......... .......... .......... .......... 48% 187M 7s Step #1: 1097400K .......... .......... .......... .......... .......... 48% 180M 7s Step #1: 1097450K .......... .......... .......... .......... .......... 48% 201M 7s Step #1: 1097500K .......... .......... .......... .......... .......... 48% 210M 7s Step #1: 1097550K .......... .......... .......... .......... .......... 48% 171M 7s Step #1: 1097600K .......... .......... .......... .......... .......... 48% 208M 7s Step #1: 1097650K .......... .......... .......... .......... .......... 48% 198M 7s Step #1: 1097700K .......... .......... .......... .......... .......... 48% 188M 7s Step #1: 1097750K .......... .......... .......... .......... .......... 48% 160M 7s Step #1: 1097800K .......... .......... .......... .......... .......... 48% 195M 7s Step #1: 1097850K .......... .......... .......... .......... .......... 48% 206M 7s Step #1: 1097900K .......... .......... .......... .......... .......... 48% 192M 7s Step #1: 1097950K .......... .......... .......... .......... .......... 48% 150M 7s Step #1: 1098000K .......... .......... .......... .......... .......... 48% 200M 7s Step #1: 1098050K .......... .......... .......... .......... .......... 48% 203M 7s Step #1: 1098100K .......... .......... .......... .......... .......... 48% 201M 7s Step #1: 1098150K .......... .......... .......... .......... .......... 48% 160M 7s Step #1: 1098200K .......... .......... .......... .......... .......... 48% 192M 7s Step #1: 1098250K .......... .......... .......... .......... .......... 48% 201M 7s Step #1: 1098300K .......... .......... .......... .......... .......... 48% 130M 7s Step #1: 1098350K .......... .......... .......... .......... .......... 48% 172M 7s Step #1: 1098400K .......... .......... .......... .......... .......... 48% 210M 7s Step #1: 1098450K .......... .......... .......... .......... .......... 48% 155M 7s Step #1: 1098500K .......... .......... .......... .......... .......... 48% 204M 7s Step #1: 1098550K .......... .......... .......... .......... .......... 48% 182M 7s Step #1: 1098600K .......... .......... .......... .......... .......... 48% 227M 7s Step #1: 1098650K .......... .......... .......... .......... .......... 48% 187M 7s Step #1: 1098700K .......... .......... .......... .......... .......... 48% 190M 7s Step #1: 1098750K .......... .......... .......... .......... .......... 48% 173M 7s Step #1: 1098800K .......... .......... .......... .......... .......... 48% 206M 7s Step #1: 1098850K .......... .......... .......... .......... .......... 48% 208M 7s Step #1: 1098900K .......... .......... .......... .......... .......... 48% 182M 7s Step #1: 1098950K .......... .......... .......... .......... .......... 48% 188M 7s Step #1: 1099000K .......... .......... .......... .......... .......... 48% 235M 7s Step #1: 1099050K .......... .......... .......... .......... .......... 48% 194M 7s Step #1: 1099100K .......... .......... .......... .......... .......... 48% 212M 7s Step #1: 1099150K .......... .......... .......... .......... .......... 48% 204M 7s Step #1: 1099200K .......... .......... .......... .......... .......... 48% 216M 7s Step #1: 1099250K .......... .......... .......... .......... .......... 48% 203M 7s Step #1: 1099300K .......... .......... .......... .......... .......... 48% 194M 7s Step #1: 1099350K .......... .......... .......... .......... .......... 48% 175M 7s Step #1: 1099400K .......... .......... .......... .......... .......... 48% 186M 7s Step #1: 1099450K .......... .......... .......... .......... .......... 48% 200M 7s Step #1: 1099500K .......... .......... .......... .......... .......... 48% 215M 7s Step #1: 1099550K .......... .......... .......... .......... .......... 48% 165M 7s Step #1: 1099600K .......... .......... .......... .......... .......... 48% 204M 7s Step #1: 1099650K .......... .......... .......... .......... .......... 48% 206M 7s Step #1: 1099700K .......... .......... .......... .......... .......... 48% 211M 7s Step #1: 1099750K .......... .......... .......... .......... .......... 48% 181M 7s Step #1: 1099800K .......... .......... .......... .......... .......... 48% 226M 7s Step #1: 1099850K .......... .......... .......... .......... .......... 48% 187M 7s Step #1: 1099900K .......... .......... .......... .......... .......... 48% 213M 7s Step #1: 1099950K .......... .......... .......... .......... .......... 48% 160M 7s Step #1: 1100000K .......... .......... .......... .......... .......... 48% 189M 7s Step #1: 1100050K .......... .......... .......... .......... .......... 48% 122M 7s Step #1: 1100100K .......... .......... .......... .......... .......... 48% 187M 7s Step #1: 1100150K .......... .......... .......... .......... .......... 48% 157M 7s Step #1: 1100200K .......... .......... .......... .......... .......... 48% 180M 7s Step #1: 1100250K .......... .......... .......... .......... .......... 48% 213M 7s Step #1: 1100300K .......... .......... .......... .......... .......... 48% 207M 7s Step #1: 1100350K .......... .......... .......... .......... .......... 48% 181M 7s Step #1: 1100400K .......... .......... .......... .......... .......... 48% 191M 7s Step #1: 1100450K .......... .......... .......... .......... .......... 48% 150M 7s Step #1: 1100500K .......... .......... .......... .......... .......... 48% 179M 7s Step #1: 1100550K .......... .......... .......... .......... .......... 48% 170M 7s Step #1: 1100600K .......... .......... .......... .......... .......... 48% 199M 7s Step #1: 1100650K .......... .......... .......... .......... .......... 48% 237M 7s Step #1: 1100700K .......... .......... .......... .......... .......... 48% 205M 7s Step #1: 1100750K .......... .......... .......... .......... .......... 48% 199M 7s Step #1: 1100800K .......... .......... .......... .......... .......... 48% 213M 7s Step #1: 1100850K .......... .......... .......... .......... .......... 48% 214M 7s Step #1: 1100900K .......... .......... .......... .......... .......... 48% 184M 7s Step #1: 1100950K .......... .......... .......... .......... .......... 48% 173M 7s Step #1: 1101000K .......... .......... .......... .......... .......... 48% 179M 7s Step #1: 1101050K .......... .......... .......... .......... .......... 48% 194M 7s Step #1: 1101100K .......... .......... .......... .......... .......... 48% 193M 7s Step #1: 1101150K .......... .......... .......... .......... .......... 48% 167M 7s Step #1: 1101200K .......... .......... .......... .......... .......... 48% 65.9M 7s Step #1: 1101250K .......... .......... .......... .......... .......... 48% 222M 7s Step #1: 1101300K .......... .......... .......... .......... .......... 48% 217M 7s Step #1: 1101350K .......... .......... .......... .......... .......... 48% 207M 7s Step #1: 1101400K .......... .......... .......... .......... .......... 48% 245M 7s Step #1: 1101450K .......... .......... .......... .......... .......... 48% 224M 7s Step #1: 1101500K .......... .......... .......... .......... .......... 48% 102M 7s Step #1: 1101550K .......... .......... .......... .......... .......... 48% 107M 7s Step #1: 1101600K .......... .......... .......... .......... .......... 48% 169M 7s Step #1: 1101650K .......... .......... .......... .......... .......... 48% 95.7M 7s Step #1: 1101700K .......... .......... .......... .......... .......... 48% 99.9M 7s Step #1: 1101750K .......... .......... .......... .......... .......... 48% 106M 7s Step #1: 1101800K .......... .......... .......... .......... .......... 48% 187M 7s Step #1: 1101850K .......... .......... .......... .......... .......... 48% 170M 7s Step #1: 1101900K .......... .......... .......... .......... .......... 48% 204M 7s Step #1: 1101950K .......... .......... .......... .......... .......... 48% 161M 7s Step #1: 1102000K .......... .......... .......... .......... .......... 48% 200M 7s Step #1: 1102050K .......... .......... .......... .......... .......... 48% 155M 7s Step #1: 1102100K .......... .......... .......... .......... .......... 48% 175M 7s Step #1: 1102150K .......... .......... .......... .......... .......... 48% 192M 7s Step #1: 1102200K .......... .......... .......... .......... .......... 48% 225M 7s Step #1: 1102250K .......... .......... .......... .......... .......... 48% 161M 7s Step #1: 1102300K .......... .......... .......... .......... .......... 48% 209M 7s Step #1: 1102350K .......... .......... .......... .......... .......... 48% 184M 7s Step #1: 1102400K .......... .......... .......... .......... .......... 48% 116M 7s Step #1: 1102450K .......... .......... .......... .......... .......... 48% 175M 7s Step #1: 1102500K .......... .......... .......... .......... .......... 48% 205M 7s Step #1: 1102550K .......... .......... .......... .......... .......... 48% 158M 7s Step #1: 1102600K .......... .......... .......... .......... .......... 48% 187M 7s Step #1: 1102650K .......... .......... .......... .......... .......... 48% 209M 7s Step #1: 1102700K .......... .......... .......... .......... .......... 48% 196M 7s Step #1: 1102750K .......... .......... .......... .......... .......... 48% 149M 7s Step #1: 1102800K .......... .......... .......... .......... .......... 48% 184M 7s Step #1: 1102850K .......... .......... .......... .......... .......... 48% 197M 7s Step #1: 1102900K .......... .......... .......... .......... .......... 48% 208M 7s Step #1: 1102950K .......... .......... .......... .......... .......... 48% 179M 7s Step #1: 1103000K .......... .......... .......... .......... .......... 48% 218M 7s Step #1: 1103050K .......... .......... .......... .......... .......... 48% 236M 7s Step #1: 1103100K .......... .......... .......... .......... .......... 48% 229M 7s Step #1: 1103150K .......... .......... .......... .......... .......... 48% 195M 7s Step #1: 1103200K .......... .......... .......... .......... .......... 48% 221M 7s Step #1: 1103250K .......... .......... .......... .......... .......... 48% 229M 7s Step #1: 1103300K .......... .......... .......... .......... .......... 48% 250M 7s Step #1: 1103350K .......... .......... .......... .......... .......... 48% 216M 7s Step #1: 1103400K .......... .......... .......... .......... .......... 48% 216M 7s Step #1: 1103450K .......... .......... .......... .......... .......... 48% 217M 7s Step #1: 1103500K .......... .......... .......... .......... .......... 48% 232M 7s Step #1: 1103550K .......... .......... .......... .......... .......... 48% 61.3M 7s Step #1: 1103600K .......... .......... .......... .......... .......... 48% 203M 7s Step #1: 1103650K .......... .......... .......... .......... .......... 48% 229M 7s Step #1: 1103700K .......... .......... .......... .......... .......... 48% 224M 7s Step #1: 1103750K .......... .......... .......... .......... .......... 48% 147M 7s Step #1: 1103800K .......... .......... .......... .......... .......... 48% 202M 7s Step #1: 1103850K .......... .......... .......... .......... .......... 48% 102M 7s Step #1: 1103900K .......... .......... .......... .......... .......... 49% 140M 7s Step #1: 1103950K .......... .......... .......... .......... .......... 49% 144M 7s Step #1: 1104000K .......... .......... .......... .......... .......... 49% 197M 7s Step #1: 1104050K .......... .......... .......... .......... .......... 49% 179M 7s Step #1: 1104100K .......... .......... .......... .......... .......... 49% 179M 7s Step #1: 1104150K .......... .......... .......... .......... .......... 49% 180M 7s Step #1: 1104200K .......... .......... .......... .......... .......... 49% 196M 7s Step #1: 1104250K .......... .......... .......... .......... .......... 49% 170M 7s Step #1: 1104300K .......... .......... .......... .......... .......... 49% 182M 7s Step #1: 1104350K .......... .......... .......... .......... .......... 49% 178M 7s Step #1: 1104400K .......... .......... .......... .......... .......... 49% 203M 7s Step #1: 1104450K .......... .......... .......... .......... .......... 49% 181M 7s Step #1: 1104500K .......... .......... .......... .......... .......... 49% 195M 7s Step #1: 1104550K .......... .......... .......... .......... .......... 49% 166M 7s Step #1: 1104600K .......... .......... .......... .......... .......... 49% 199M 7s Step #1: 1104650K .......... .......... .......... .......... .......... 49% 219M 7s Step #1: 1104700K .......... .......... .......... .......... .......... 49% 205M 7s Step #1: 1104750K .......... .......... .......... .......... .......... 49% 177M 7s Step #1: 1104800K .......... .......... .......... .......... .......... 49% 178M 7s Step #1: 1104850K .......... .......... .......... .......... .......... 49% 176M 7s Step #1: 1104900K .......... .......... .......... .......... .......... 49% 196M 7s Step #1: 1104950K .......... .......... .......... .......... .......... 49% 185M 7s Step #1: 1105000K .......... .......... .......... .......... .......... 49% 178M 7s Step #1: 1105050K .......... .......... .......... .......... .......... 49% 180M 7s Step #1: 1105100K .......... .......... .......... .......... .......... 49% 73.7M 7s Step #1: 1105150K .......... .......... .......... .......... .......... 49% 60.4M 7s Step #1: 1105200K .......... .......... .......... .......... .......... 49% 208M 7s Step #1: 1105250K .......... .......... .......... .......... .......... 49% 215M 7s Step #1: 1105300K .......... .......... .......... .......... .......... 49% 194M 7s Step #1: 1105350K .......... .......... .......... .......... .......... 49% 185M 7s Step #1: 1105400K .......... .......... .......... .......... .......... 49% 203M 7s Step #1: 1105450K .......... .......... .......... .......... .......... 49% 207M 7s Step #1: 1105500K .......... .......... .......... .......... .......... 49% 181M 7s Step #1: 1105550K .......... .......... .......... .......... .......... 49% 182M 7s Step #1: 1105600K .......... .......... .......... .......... .......... 49% 184M 7s Step #1: 1105650K .......... .......... .......... .......... .......... 49% 200M 7s Step #1: 1105700K .......... .......... .......... .......... .......... 49% 201M 7s Step #1: 1105750K .......... .......... .......... .......... .......... 49% 181M 7s Step #1: 1105800K .......... .......... .......... .......... .......... 49% 207M 7s Step #1: 1105850K .......... .......... .......... .......... .......... 49% 174M 7s Step #1: 1105900K .......... .......... .......... .......... .......... 49% 190M 7s Step #1: 1105950K .......... .......... .......... .......... .......... 49% 171M 7s Step #1: 1106000K .......... .......... .......... .......... .......... 49% 194M 7s Step #1: 1106050K .......... .......... .......... .......... .......... 49% 194M 7s Step #1: 1106100K .......... .......... .......... .......... .......... 49% 183M 7s Step #1: 1106150K .......... .......... .......... .......... .......... 49% 178M 7s Step #1: 1106200K .......... .......... .......... .......... .......... 49% 201M 7s Step #1: 1106250K .......... .......... .......... .......... .......... 49% 197M 7s Step #1: 1106300K .......... .......... .......... .......... .......... 49% 184M 7s Step #1: 1106350K .......... .......... .......... .......... .......... 49% 143M 7s Step #1: 1106400K .......... .......... .......... .......... .......... 49% 202M 7s Step #1: 1106450K .......... .......... .......... .......... .......... 49% 195M 7s Step #1: 1106500K .......... .......... .......... .......... .......... 49% 196M 7s Step #1: 1106550K .......... .......... .......... .......... .......... 49% 106M 7s Step #1: 1106600K .......... .......... .......... .......... .......... 49% 169M 7s Step #1: 1106650K .......... .......... .......... .......... .......... 49% 182M 7s Step #1: 1106700K .......... .......... .......... .......... .......... 49% 209M 7s Step #1: 1106750K .......... .......... .......... .......... .......... 49% 151M 7s Step #1: 1106800K .......... .......... .......... .......... .......... 49% 193M 7s Step #1: 1106850K .......... .......... .......... .......... .......... 49% 167M 7s Step #1: 1106900K .......... .......... .......... .......... .......... 49% 204M 7s Step #1: 1106950K .......... .......... .......... .......... .......... 49% 170M 7s Step #1: 1107000K .......... .......... .......... .......... .......... 49% 203M 7s Step #1: 1107050K .......... .......... .......... .......... .......... 49% 179M 7s Step #1: 1107100K .......... .......... .......... .......... .......... 49% 120M 7s Step #1: 1107150K .......... .......... .......... .......... .......... 49% 169M 7s Step #1: 1107200K .......... .......... .......... .......... .......... 49% 66.9M 7s Step #1: 1107250K .......... .......... .......... .......... .......... 49% 193M 7s Step #1: 1107300K .......... .......... .......... .......... .......... 49% 215M 7s Step #1: 1107350K .......... .......... .......... .......... .......... 49% 205M 7s Step #1: 1107400K .......... .......... .......... .......... .......... 49% 187M 7s Step #1: 1107450K .......... .......... .......... .......... .......... 49% 207M 7s Step #1: 1107500K .......... .......... .......... .......... .......... 49% 205M 7s Step #1: 1107550K .......... .......... .......... .......... .......... 49% 178M 7s Step #1: 1107600K .......... .......... .......... .......... .......... 49% 180M 7s Step #1: 1107650K .......... .......... .......... .......... .......... 49% 204M 7s Step #1: 1107700K .......... .......... .......... .......... .......... 49% 216M 7s Step #1: 1107750K .......... .......... .......... .......... .......... 49% 171M 7s Step #1: 1107800K .......... .......... .......... .......... .......... 49% 194M 7s Step #1: 1107850K .......... .......... .......... .......... .......... 49% 205M 7s Step #1: 1107900K .......... .......... .......... .......... .......... 49% 187M 7s Step #1: 1107950K .......... .......... .......... .......... .......... 49% 164M 7s Step #1: 1108000K .......... .......... .......... .......... .......... 49% 221M 7s Step #1: 1108050K .......... .......... .......... .......... .......... 49% 201M 7s Step #1: 1108100K .......... .......... .......... .......... .......... 49% 188M 7s Step #1: 1108150K .......... .......... .......... .......... .......... 49% 159M 7s Step #1: 1108200K .......... .......... .......... .......... .......... 49% 197M 7s Step #1: 1108250K .......... .......... .......... .......... .......... 49% 206M 7s Step #1: 1108300K .......... .......... .......... .......... .......... 49% 208M 7s Step #1: 1108350K .......... .......... .......... .......... .......... 49% 165M 7s Step #1: 1108400K .......... .......... .......... .......... .......... 49% 195M 7s Step #1: 1108450K .......... .......... .......... .......... .......... 49% 193M 7s Step #1: 1108500K .......... .......... .......... .......... .......... 49% 178M 7s Step #1: 1108550K .......... .......... .......... .......... .......... 49% 180M 7s Step #1: 1108600K .......... .......... .......... .......... .......... 49% 196M 7s Step #1: 1108650K .......... .......... .......... .......... .......... 49% 182M 7s Step #1: 1108700K .......... .......... .......... .......... .......... 49% 212M 7s Step #1: 1108750K .......... .......... .......... .......... .......... 49% 178M 7s Step #1: 1108800K .......... .......... .......... .......... .......... 49% 193M 7s Step #1: 1108850K .......... .......... .......... .......... .......... 49% 199M 7s Step #1: 1108900K .......... .......... .......... .......... .......... 49% 198M 7s Step #1: 1108950K .......... .......... .......... .......... .......... 49% 161M 7s Step #1: 1109000K .......... .......... .......... .......... .......... 49% 206M 7s Step #1: 1109050K .......... .......... .......... .......... .......... 49% 203M 7s Step #1: 1109100K .......... .......... .......... .......... .......... 49% 189M 7s Step #1: 1109150K .......... .......... .......... .......... .......... 49% 120M 7s Step #1: 1109200K .......... .......... .......... .......... .......... 49% 150M 7s Step #1: 1109250K .......... .......... .......... .......... .......... 49% 58.5M 7s Step #1: 1109300K .......... .......... .......... .......... .......... 49% 197M 7s Step #1: 1109350K .......... .......... .......... .......... .......... 49% 177M 7s Step #1: 1109400K .......... .......... .......... .......... .......... 49% 193M 7s Step #1: 1109450K .......... .......... .......... .......... .......... 49% 198M 7s Step #1: 1109500K .......... .......... .......... .......... .......... 49% 189M 7s Step #1: 1109550K .......... .......... .......... .......... .......... 49% 178M 7s Step #1: 1109600K .......... .......... .......... .......... .......... 49% 198M 7s Step #1: 1109650K .......... .......... .......... .......... .......... 49% 166M 7s Step #1: 1109700K .......... .......... .......... .......... .......... 49% 171M 7s Step #1: 1109750K .......... .......... .......... .......... .......... 49% 173M 7s Step #1: 1109800K .......... .......... .......... .......... .......... 49% 206M 7s Step #1: 1109850K .......... .......... .......... .......... .......... 49% 194M 7s Step #1: 1109900K .......... .......... .......... .......... .......... 49% 180M 7s Step #1: 1109950K .......... .......... .......... .......... .......... 49% 165M 7s Step #1: 1110000K .......... .......... .......... .......... .......... 49% 201M 7s Step #1: 1110050K .......... .......... .......... .......... .......... 49% 206M 7s Step #1: 1110100K .......... .......... .......... .......... .......... 49% 208M 7s Step #1: 1110150K .......... .......... .......... .......... .......... 49% 170M 7s Step #1: 1110200K .......... .......... .......... .......... .......... 49% 214M 7s Step #1: 1110250K .......... .......... .......... .......... .......... 49% 179M 7s Step #1: 1110300K .......... .......... .......... .......... .......... 49% 198M 7s Step #1: 1110350K .......... .......... .......... .......... .......... 49% 180M 7s Step #1: 1110400K .......... .......... .......... .......... .......... 49% 190M 7s Step #1: 1110450K .......... .......... .......... .......... .......... 49% 101M 7s Step #1: 1110500K .......... .......... .......... .......... .......... 49% 173M 7s Step #1: 1110550K .......... .......... .......... .......... .......... 49% 172M 7s Step #1: 1110600K .......... .......... .......... .......... .......... 49% 170M 7s Step #1: 1110650K .......... .......... .......... .......... .......... 49% 176M 7s Step #1: 1110700K .......... .......... .......... .......... .......... 49% 189M 7s Step #1: 1110750K .......... .......... .......... .......... .......... 49% 167M 7s Step #1: 1110800K .......... .......... .......... .......... .......... 49% 195M 7s Step #1: 1110850K .......... .......... .......... .......... .......... 49% 197M 7s Step #1: 1110900K .......... .......... .......... .......... .......... 49% 186M 7s Step #1: 1110950K .......... .......... .......... .......... .......... 49% 154M 7s Step #1: 1111000K .......... .......... .......... .......... .......... 49% 176M 7s Step #1: 1111050K .......... .......... .......... .......... .......... 49% 195M 7s Step #1: 1111100K .......... .......... .......... .......... .......... 49% 207M 7s Step #1: 1111150K .......... .......... .......... .......... .......... 49% 171M 7s Step #1: 1111200K .......... .......... .......... .......... .......... 49% 192M 7s Step #1: 1111250K .......... .......... .......... .......... .......... 49% 199M 7s Step #1: 1111300K .......... .......... .......... .......... .......... 49% 64.8M 7s Step #1: 1111350K .......... .......... .......... .......... .......... 49% 184M 7s Step #1: 1111400K .......... .......... .......... .......... .......... 49% 226M 7s Step #1: 1111450K .......... .......... .......... .......... .......... 49% 190M 7s Step #1: 1111500K .......... .......... .......... .......... .......... 49% 199M 7s Step #1: 1111550K .......... .......... .......... .......... .......... 49% 168M 7s Step #1: 1111600K .......... .......... .......... .......... .......... 49% 210M 7s Step #1: 1111650K .......... .......... .......... .......... .......... 49% 213M 7s Step #1: 1111700K .......... .......... .......... .......... .......... 49% 174M 7s Step #1: 1111750K .......... .......... .......... .......... .......... 49% 172M 7s Step #1: 1111800K .......... .......... .......... .......... .......... 49% 204M 7s Step #1: 1111850K .......... .......... .......... .......... .......... 49% 198M 7s Step #1: 1111900K .......... .......... .......... .......... .......... 49% 208M 7s Step #1: 1111950K .......... .......... .......... .......... .......... 49% 159M 7s Step #1: 1112000K .......... .......... .......... .......... .......... 49% 185M 7s Step #1: 1112050K .......... .......... .......... .......... .......... 49% 193M 7s Step #1: 1112100K .......... .......... .......... .......... .......... 49% 194M 7s Step #1: 1112150K .......... .......... .......... .......... .......... 49% 183M 7s Step #1: 1112200K .......... .......... .......... .......... .......... 49% 203M 7s Step #1: 1112250K .......... .......... .......... .......... .......... 49% 194M 7s Step #1: 1112300K .......... .......... .......... .......... .......... 49% 189M 7s Step #1: 1112350K .......... .......... .......... .......... .......... 49% 171M 7s Step #1: 1112400K .......... .......... .......... .......... .......... 49% 201M 7s Step #1: 1112450K .......... .......... .......... .......... .......... 49% 193M 7s Step #1: 1112500K .......... .......... .......... .......... .......... 49% 194M 7s Step #1: 1112550K .......... .......... .......... .......... .......... 49% 176M 7s Step #1: 1112600K .......... .......... .......... .......... .......... 49% 201M 7s Step #1: 1112650K .......... .......... .......... .......... .......... 49% 186M 7s Step #1: 1112700K .......... .......... .......... .......... .......... 49% 196M 7s Step #1: 1112750K .......... .......... .......... .......... .......... 49% 166M 7s Step #1: 1112800K .......... .......... .......... .......... .......... 49% 204M 7s Step #1: 1112850K .......... .......... .......... .......... .......... 49% 173M 7s Step #1: 1112900K .......... .......... .......... .......... .......... 49% 192M 7s Step #1: 1112950K .......... .......... .......... .......... .......... 49% 181M 7s Step #1: 1113000K .......... .......... .......... .......... .......... 49% 182M 7s Step #1: 1113050K .......... .......... .......... .......... .......... 49% 205M 7s Step #1: 1113100K .......... .......... .......... .......... .......... 49% 115M 7s Step #1: 1113150K .......... .......... .......... .......... .......... 49% 145M 7s Step #1: 1113200K .......... .......... .......... .......... .......... 49% 186M 7s Step #1: 1113250K .......... .......... .......... .......... .......... 49% 174M 7s Step #1: 1113300K .......... .......... .......... .......... .......... 49% 140M 7s Step #1: 1113350K .......... .......... .......... .......... .......... 49% 62.9M 7s Step #1: 1113400K .......... .......... .......... .......... .......... 49% 202M 7s Step #1: 1113450K .......... .......... .......... .......... .......... 49% 165M 7s Step #1: 1113500K .......... .......... .......... .......... .......... 49% 128M 7s Step #1: 1113550K .......... .......... .......... .......... .......... 49% 122M 7s Step #1: 1113600K .......... .......... .......... .......... .......... 49% 152M 7s Step #1: 1113650K .......... .......... .......... .......... .......... 49% 131M 7s Step #1: 1113700K .......... .......... .......... .......... .......... 49% 151M 7s Step #1: 1113750K .......... .......... .......... .......... .......... 49% 173M 7s Step #1: 1113800K .......... .......... .......... .......... .......... 49% 186M 7s Step #1: 1113850K .......... .......... .......... .......... .......... 49% 192M 7s Step #1: 1113900K .......... .......... .......... .......... .......... 49% 191M 7s Step #1: 1113950K .......... .......... .......... .......... .......... 49% 158M 7s Step #1: 1114000K .......... .......... .......... .......... .......... 49% 191M 7s Step #1: 1114050K .......... .......... .......... .......... .......... 49% 200M 7s Step #1: 1114100K .......... .......... .......... .......... .......... 49% 169M 7s Step #1: 1114150K .......... .......... .......... .......... .......... 49% 152M 7s Step #1: 1114200K .......... .......... .......... .......... .......... 49% 195M 7s Step #1: 1114250K .......... .......... .......... .......... .......... 49% 199M 7s Step #1: 1114300K .......... .......... .......... .......... .......... 49% 186M 7s Step #1: 1114350K .......... .......... .......... .......... .......... 49% 174M 7s Step #1: 1114400K .......... .......... .......... .......... .......... 49% 192M 7s Step #1: 1114450K .......... .......... .......... .......... .......... 49% 193M 7s Step #1: 1114500K .......... .......... .......... .......... .......... 49% 207M 7s Step #1: 1114550K .......... .......... .......... .......... .......... 49% 168M 7s Step #1: 1114600K .......... .......... .......... .......... .......... 49% 213M 7s Step #1: 1114650K .......... .......... .......... .......... .......... 49% 201M 7s Step #1: 1114700K .......... .......... .......... .......... .......... 49% 211M 7s Step #1: 1114750K .......... .......... .......... .......... .......... 49% 182M 7s Step #1: 1114800K .......... .......... .......... .......... .......... 49% 173M 7s Step #1: 1114850K .......... .......... .......... .......... .......... 49% 166M 7s Step #1: 1114900K .......... .......... .......... .......... .......... 49% 200M 7s Step #1: 1114950K .......... .......... .......... .......... .......... 49% 171M 7s Step #1: 1115000K .......... .......... .......... .......... .......... 49% 173M 7s Step #1: 1115050K .......... .......... .......... .......... .......... 49% 182M 7s Step #1: 1115100K .......... .......... .......... .......... .......... 49% 201M 7s Step #1: 1115150K .......... .......... .......... .......... .......... 49% 165M 7s Step #1: 1115200K .......... .......... .......... .......... .......... 49% 160M 7s Step #1: 1115250K .......... .......... .......... .......... .......... 49% 204M 7s Step #1: 1115300K .......... .......... .......... .......... .......... 49% 177M 7s Step #1: 1115350K .......... .......... .......... .......... .......... 49% 160M 7s Step #1: 1115400K .......... .......... .......... .......... .......... 49% 66.9M 7s Step #1: 1115450K .......... .......... .......... .......... .......... 49% 205M 7s Step #1: 1115500K .......... .......... .......... .......... .......... 49% 180M 7s Step #1: 1115550K .......... .......... .......... .......... .......... 49% 160M 7s Step #1: 1115600K .......... .......... .......... .......... .......... 49% 201M 7s Step #1: 1115650K .......... .......... .......... .......... .......... 49% 186M 7s Step #1: 1115700K .......... .......... .......... .......... .......... 49% 211M 7s Step #1: 1115750K .......... .......... .......... .......... .......... 49% 187M 7s Step #1: 1115800K .......... .......... .......... .......... .......... 49% 210M 7s Step #1: 1115850K .......... .......... .......... .......... .......... 49% 215M 7s Step #1: 1115900K .......... .......... .......... .......... .......... 49% 197M 7s Step #1: 1115950K .......... .......... .......... .......... .......... 49% 180M 7s Step #1: 1116000K .......... .......... .......... .......... .......... 49% 195M 7s Step #1: 1116050K .......... .......... .......... .......... .......... 49% 173M 7s Step #1: 1116100K .......... .......... .......... .......... .......... 49% 213M 7s Step #1: 1116150K .......... .......... .......... .......... .......... 49% 182M 7s Step #1: 1116200K .......... .......... .......... .......... .......... 49% 218M 7s Step #1: 1116250K .......... .......... .......... .......... .......... 49% 203M 7s Step #1: 1116300K .......... .......... .......... .......... .......... 49% 184M 7s Step #1: 1116350K .......... .......... .......... .......... .......... 49% 174M 7s Step #1: 1116400K .......... .......... .......... .......... .......... 49% 208M 7s Step #1: 1116450K .......... .......... .......... .......... .......... 49% 191M 7s Step #1: 1116500K .......... .......... .......... .......... .......... 49% 212M 7s Step #1: 1116550K .......... .......... .......... .......... .......... 49% 180M 7s Step #1: 1116600K .......... .......... .......... .......... .......... 49% 189M 7s Step #1: 1116650K .......... .......... .......... .......... .......... 49% 189M 7s Step #1: 1116700K .......... .......... .......... .......... .......... 49% 193M 7s Step #1: 1116750K .......... .......... .......... .......... .......... 49% 153M 7s Step #1: 1116800K .......... .......... .......... .......... .......... 49% 203M 7s Step #1: 1116850K .......... .......... .......... .......... .......... 49% 177M 7s Step #1: 1116900K .......... .......... .......... .......... .......... 49% 193M 7s Step #1: 1116950K .......... .......... .......... .......... .......... 49% 181M 7s Step #1: 1117000K .......... .......... .......... .......... .......... 49% 208M 7s Step #1: 1117050K .......... .......... .......... .......... .......... 49% 181M 7s Step #1: 1117100K .......... .......... .......... .......... .......... 49% 177M 7s Step #1: 1117150K .......... .......... .......... .......... .......... 49% 174M 7s Step #1: 1117200K .......... .......... .......... .......... .......... 49% 193M 7s Step #1: 1117250K .......... .......... .......... .......... .......... 49% 181M 7s Step #1: 1117300K .......... .......... .......... .......... .......... 49% 202M 7s Step #1: 1117350K .......... .......... .......... .......... .......... 49% 181M 7s Step #1: 1117400K .......... .......... .......... .......... .......... 49% 204M 7s Step #1: 1117450K .......... .......... .......... .......... .......... 49% 68.9M 7s Step #1: 1117500K .......... .......... .......... .......... .......... 49% 201M 7s Step #1: 1117550K .......... .......... .......... .......... .......... 49% 166M 7s Step #1: 1117600K .......... .......... .......... .......... .......... 49% 186M 7s Step #1: 1117650K .......... .......... .......... .......... .......... 49% 217M 7s Step #1: 1117700K .......... .......... .......... .......... .......... 49% 211M 7s Step #1: 1117750K .......... .......... .......... .......... .......... 49% 173M 7s Step #1: 1117800K .......... .......... .......... .......... .......... 49% 215M 7s Step #1: 1117850K .......... .......... .......... .......... .......... 49% 194M 7s Step #1: 1117900K .......... .......... .......... .......... .......... 49% 197M 7s Step #1: 1117950K .......... .......... .......... .......... .......... 49% 160M 7s Step #1: 1118000K .......... .......... .......... .......... .......... 49% 210M 7s Step #1: 1118050K .......... .......... .......... .......... .......... 49% 216M 7s Step #1: 1118100K .......... .......... .......... .......... .......... 49% 198M 7s Step #1: 1118150K .......... .......... .......... .......... .......... 49% 170M 7s Step #1: 1118200K .......... .......... .......... .......... .......... 49% 202M 7s Step #1: 1118250K .......... .......... .......... .......... .......... 49% 213M 7s Step #1: 1118300K .......... .......... .......... .......... .......... 49% 207M 7s Step #1: 1118350K .......... .......... .......... .......... .......... 49% 164M 7s Step #1: 1118400K .......... .......... .......... .......... .......... 49% 188M 7s Step #1: 1118450K .......... .......... .......... .......... .......... 49% 202M 7s Step #1: 1118500K .......... .......... .......... .......... .......... 49% 198M 7s Step #1: 1118550K .......... .......... .......... .......... .......... 49% 176M 7s Step #1: 1118600K .......... .......... .......... .......... .......... 49% 188M 7s Step #1: 1118650K .......... .......... .......... .......... .......... 49% 184M 7s Step #1: 1118700K .......... .......... .......... .......... .......... 49% 194M 7s Step #1: 1118750K .......... .......... .......... .......... .......... 49% 169M 7s Step #1: 1118800K .......... .......... .......... .......... .......... 49% 205M 7s Step #1: 1118850K .......... .......... .......... .......... .......... 49% 199M 7s Step #1: 1118900K .......... .......... .......... .......... .......... 49% 193M 7s Step #1: 1118950K .......... .......... .......... .......... .......... 49% 178M 7s Step #1: 1119000K .......... .......... .......... .......... .......... 49% 190M 7s Step #1: 1119050K .......... .......... .......... .......... .......... 49% 212M 7s Step #1: 1119100K .......... .......... .......... .......... .......... 49% 195M 7s Step #1: 1119150K .......... .......... .......... .......... .......... 49% 152M 7s Step #1: 1119200K .......... .......... .......... .......... .......... 49% 204M 7s Step #1: 1119250K .......... .......... .......... .......... .......... 49% 211M 7s Step #1: 1119300K .......... .......... .......... .......... .......... 49% 193M 7s Step #1: 1119350K .......... .......... .......... .......... .......... 49% 181M 7s Step #1: 1119400K .......... .......... .......... .......... .......... 49% 185M 7s Step #1: 1119450K .......... .......... .......... .......... .......... 49% 197M 7s Step #1: 1119500K .......... .......... .......... .......... .......... 49% 66.6M 7s Step #1: 1119550K .......... .......... .......... .......... .......... 49% 185M 7s Step #1: 1119600K .......... .......... .......... .......... .......... 49% 192M 7s Step #1: 1119650K .......... .......... .......... .......... .......... 49% 189M 7s Step #1: 1119700K .......... .......... .......... .......... .......... 49% 209M 7s Step #1: 1119750K .......... .......... .......... .......... .......... 49% 182M 7s Step #1: 1119800K .......... .......... .......... .......... .......... 49% 216M 7s Step #1: 1119850K .......... .......... .......... .......... .......... 49% 202M 7s Step #1: 1119900K .......... .......... .......... .......... .......... 49% 179M 7s Step #1: 1119950K .......... .......... .......... .......... .......... 49% 174M 7s Step #1: 1120000K .......... .......... .......... .......... .......... 49% 196M 7s Step #1: 1120050K .......... .......... .......... .......... .......... 49% 191M 6s Step #1: 1120100K .......... .......... .......... .......... .......... 49% 204M 6s Step #1: 1120150K .......... .......... .......... .......... .......... 49% 199M 6s Step #1: 1120200K .......... .......... .......... .......... .......... 49% 164M 6s Step #1: 1120250K .......... .......... .......... .......... .......... 49% 197M 6s Step #1: 1120300K .......... .......... .......... .......... .......... 49% 217M 6s Step #1: 1120350K .......... .......... .......... .......... .......... 49% 176M 6s Step #1: 1120400K .......... .......... .......... .......... .......... 49% 181M 6s Step #1: 1120450K .......... .......... .......... .......... .......... 49% 214M 6s Step #1: 1120500K .......... .......... .......... .......... .......... 49% 206M 6s Step #1: 1120550K .......... .......... .......... .......... .......... 49% 167M 6s Step #1: 1120600K .......... .......... .......... .......... .......... 49% 198M 6s Step #1: 1120650K .......... .......... .......... .......... .......... 49% 206M 6s Step #1: 1120700K .......... .......... .......... .......... .......... 49% 192M 6s Step #1: 1120750K .......... .......... .......... .......... .......... 49% 162M 6s Step #1: 1120800K .......... .......... .......... .......... .......... 49% 141M 6s Step #1: 1120850K .......... .......... .......... .......... .......... 49% 124M 6s Step #1: 1120900K .......... .......... .......... .......... .......... 49% 123M 6s Step #1: 1120950K .......... .......... .......... .......... .......... 49% 116M 6s Step #1: 1121000K .......... .......... .......... .......... .......... 49% 136M 6s Step #1: 1121050K .......... .......... .......... .......... .......... 49% 147M 6s Step #1: 1121100K .......... .......... .......... .......... .......... 49% 140M 6s Step #1: 1121150K .......... .......... .......... .......... .......... 49% 105M 6s Step #1: 1121200K .......... .......... .......... .......... .......... 49% 136M 6s Step #1: 1121250K .......... .......... .......... .......... .......... 49% 178M 6s Step #1: 1121300K .......... .......... .......... .......... .......... 49% 178M 6s Step #1: 1121350K .......... .......... .......... .......... .......... 49% 120M 6s Step #1: 1121400K .......... .......... .......... .......... .......... 49% 130M 6s Step #1: 1121450K .......... .......... .......... .......... .......... 49% 150M 6s Step #1: 1121500K .......... .......... .......... .......... .......... 49% 135M 6s Step #1: 1121550K .......... .......... .......... .......... .......... 49% 51.3M 6s Step #1: 1121600K .......... .......... .......... .......... .......... 49% 120M 6s Step #1: 1121650K .......... .......... .......... .......... .......... 49% 145M 6s Step #1: 1121700K .......... .......... .......... .......... .......... 49% 140M 6s Step #1: 1121750K .......... .......... .......... .......... .......... 49% 129M 6s Step #1: 1121800K .......... .......... .......... .......... .......... 49% 123M 6s Step #1: 1121850K .......... .......... .......... .......... .......... 49% 132M 6s Step #1: 1121900K .......... .......... .......... .......... .......... 49% 147M 6s Step #1: 1121950K .......... .......... .......... .......... .......... 49% 163M 6s Step #1: 1122000K .......... .......... .......... .......... .......... 49% 205M 6s Step #1: 1122050K .......... .......... .......... .......... .......... 49% 201M 6s Step #1: 1122100K .......... .......... .......... .......... .......... 49% 197M 6s Step #1: 1122150K .......... .......... .......... .......... .......... 49% 191M 6s Step #1: 1122200K .......... .......... .......... .......... .......... 49% 177M 6s Step #1: 1122250K .......... .......... .......... .......... .......... 49% 205M 6s Step #1: 1122300K .......... .......... .......... .......... .......... 49% 195M 6s Step #1: 1122350K .......... .......... .......... .......... .......... 49% 176M 6s Step #1: 1122400K .......... .......... .......... .......... .......... 49% 210M 6s Step #1: 1122450K .......... .......... .......... .......... .......... 49% 204M 6s Step #1: 1122500K .......... .......... .......... .......... .......... 49% 205M 6s Step #1: 1122550K .......... .......... .......... .......... .......... 49% 157M 6s Step #1: 1122600K .......... .......... .......... .......... .......... 49% 202M 6s Step #1: 1122650K .......... .......... .......... .......... .......... 49% 188M 6s Step #1: 1122700K .......... .......... .......... .......... .......... 49% 191M 6s Step #1: 1122750K .......... .......... .......... .......... .......... 49% 170M 6s Step #1: 1122800K .......... .......... .......... .......... .......... 49% 203M 6s Step #1: 1122850K .......... .......... .......... .......... .......... 49% 202M 6s Step #1: 1122900K .......... .......... .......... .......... .......... 49% 178M 6s Step #1: 1122950K .......... .......... .......... .......... .......... 49% 184M 6s Step #1: 1123000K .......... .......... .......... .......... .......... 49% 175M 6s Step #1: 1123050K .......... .......... .......... .......... .......... 49% 219M 6s Step #1: 1123100K .......... .......... .......... .......... .......... 49% 210M 6s Step #1: 1123150K .......... .......... .......... .......... .......... 49% 175M 6s Step #1: 1123200K .......... .......... .......... .......... .......... 49% 182M 6s Step #1: 1123250K .......... .......... .......... .......... .......... 49% 161M 6s Step #1: 1123300K .......... .......... .......... .......... .......... 49% 182M 6s Step #1: 1123350K .......... .......... .......... .......... .......... 49% 183M 6s Step #1: 1123400K .......... .......... .......... .......... .......... 49% 204M 6s Step #1: 1123450K .......... .......... .......... .......... .......... 49% 148M 6s Step #1: 1123500K .......... .......... .......... .......... .......... 49% 187M 6s Step #1: 1123550K .......... .......... .......... .......... .......... 49% 174M 6s Step #1: 1123600K .......... .......... .......... .......... .......... 49% 71.3M 6s Step #1: 1123650K .......... .......... .......... .......... .......... 49% 198M 6s Step #1: 1123700K .......... .......... .......... .......... .......... 49% 200M 6s Step #1: 1123750K .......... .......... .......... .......... .......... 49% 162M 6s Step #1: 1123800K .......... .......... .......... .......... .......... 49% 195M 6s Step #1: 1123850K .......... .......... .......... .......... .......... 49% 200M 6s Step #1: 1123900K .......... .......... .......... .......... .......... 49% 211M 6s Step #1: 1123950K .......... .......... .......... .......... .......... 49% 166M 6s Step #1: 1124000K .......... .......... .......... .......... .......... 49% 200M 6s Step #1: 1124050K .......... .......... .......... .......... .......... 49% 212M 6s Step #1: 1124100K .......... .......... .......... .......... .......... 49% 199M 6s Step #1: 1124150K .......... .......... .......... .......... .......... 49% 175M 6s Step #1: 1124200K .......... .......... .......... .......... .......... 49% 194M 6s Step #1: 1124250K .......... .......... .......... .......... .......... 49% 182M 6s Step #1: 1124300K .......... .......... .......... .......... .......... 49% 208M 6s Step #1: 1124350K .......... .......... .......... .......... .......... 49% 169M 6s Step #1: 1124400K .......... .......... .......... .......... .......... 49% 202M 6s Step #1: 1124450K .......... .......... .......... .......... .......... 49% 202M 6s Step #1: 1124500K .......... .......... .......... .......... .......... 49% 174M 6s Step #1: 1124550K .......... .......... .......... .......... .......... 49% 158M 6s Step #1: 1124600K .......... .......... .......... .......... .......... 49% 197M 6s Step #1: 1124650K .......... .......... .......... .......... .......... 49% 205M 6s Step #1: 1124700K .......... .......... .......... .......... .......... 49% 200M 6s Step #1: 1124750K .......... .......... .......... .......... .......... 49% 149M 6s Step #1: 1124800K .......... .......... .......... .......... .......... 49% 181M 6s Step #1: 1124850K .......... .......... .......... .......... .......... 49% 215M 6s Step #1: 1124900K .......... .......... .......... .......... .......... 49% 200M 6s Step #1: 1124950K .......... .......... .......... .......... .......... 49% 189M 6s Step #1: 1125000K .......... .......... .......... .......... .......... 49% 210M 6s Step #1: 1125050K .......... .......... .......... .......... .......... 49% 197M 6s Step #1: 1125100K .......... .......... .......... .......... .......... 49% 174M 6s Step #1: 1125150K .......... .......... .......... .......... .......... 49% 164M 6s Step #1: 1125200K .......... .......... .......... .......... .......... 49% 202M 6s Step #1: 1125250K .......... .......... .......... .......... .......... 49% 202M 6s Step #1: 1125300K .......... .......... .......... .......... .......... 49% 178M 6s Step #1: 1125350K .......... .......... .......... .......... .......... 49% 182M 6s Step #1: 1125400K .......... .......... .......... .......... .......... 49% 207M 6s Step #1: 1125450K .......... .......... .......... .......... .......... 49% 205M 6s Step #1: 1125500K .......... .......... .......... .......... .......... 49% 190M 6s Step #1: 1125550K .......... .......... .......... .......... .......... 49% 160M 6s Step #1: 1125600K .......... .......... .......... .......... .......... 49% 206M 6s Step #1: 1125650K .......... .......... .......... .......... .......... 49% 69.2M 6s Step #1: 1125700K .......... .......... .......... .......... .......... 49% 203M 6s Step #1: 1125750K .......... .......... .......... .......... .......... 49% 185M 6s Step #1: 1125800K .......... .......... .......... .......... .......... 49% 231M 6s Step #1: 1125850K .......... .......... .......... .......... .......... 49% 248M 6s Step #1: 1125900K .......... .......... .......... .......... .......... 49% 214M 6s Step #1: 1125950K .......... .......... .......... .......... .......... 49% 171M 6s Step #1: 1126000K .......... .......... .......... .......... .......... 49% 170M 6s Step #1: 1126050K .......... .......... .......... .......... .......... 49% 186M 6s Step #1: 1126100K .......... .......... .......... .......... .......... 49% 203M 6s Step #1: 1126150K .......... .......... .......... .......... .......... 49% 176M 6s Step #1: 1126200K .......... .......... .......... .......... .......... 49% 196M 6s Step #1: 1126250K .......... .......... .......... .......... .......... 49% 186M 6s Step #1: 1126300K .......... .......... .......... .......... .......... 49% 202M 6s Step #1: 1126350K .......... .......... .......... .......... .......... 49% 174M 6s Step #1: 1126400K .......... .......... .......... .......... .......... 49% 199M 6s Step #1: 1126450K .......... .......... .......... .......... .......... 50% 180M 6s Step #1: 1126500K .......... .......... .......... .......... .......... 50% 189M 6s Step #1: 1126550K .......... .......... .......... .......... .......... 50% 182M 6s Step #1: 1126600K .......... .......... .......... .......... .......... 50% 170M 6s Step #1: 1126650K .......... .......... .......... .......... .......... 50% 196M 6s Step #1: 1126700K .......... .......... .......... .......... .......... 50% 224M 6s Step #1: 1126750K .......... .......... .......... .......... .......... 50% 167M 6s Step #1: 1126800K .......... .......... .......... .......... .......... 50% 196M 6s Step #1: 1126850K .......... .......... .......... .......... .......... 50% 208M 6s Step #1: 1126900K .......... .......... .......... .......... .......... 50% 211M 6s Step #1: 1126950K .......... .......... .......... .......... .......... 50% 180M 6s Step #1: 1127000K .......... .......... .......... .......... .......... 50% 186M 6s Step #1: 1127050K .......... .......... .......... .......... .......... 50% 192M 6s Step #1: 1127100K .......... .......... .......... .......... .......... 50% 180M 6s Step #1: 1127150K .......... .......... .......... .......... .......... 50% 170M 6s Step #1: 1127200K .......... .......... .......... .......... .......... 50% 197M 6s Step #1: 1127250K .......... .......... .......... .......... .......... 50% 202M 6s Step #1: 1127300K .......... .......... .......... .......... .......... 50% 206M 6s Step #1: 1127350K .......... .......... .......... .......... .......... 50% 167M 6s Step #1: 1127400K .......... .......... .......... .......... .......... 50% 209M 6s Step #1: 1127450K .......... .......... .......... .......... .......... 50% 193M 6s Step #1: 1127500K .......... .......... .......... .......... .......... 50% 197M 6s Step #1: 1127550K .......... .......... .......... .......... .......... 50% 158M 6s Step #1: 1127600K .......... .......... .......... .......... .......... 50% 187M 6s Step #1: 1127650K .......... .......... .......... .......... .......... 50% 202M 6s Step #1: 1127700K .......... .......... .......... .......... .......... 50% 64.4M 6s Step #1: 1127750K .......... .......... .......... .......... .......... 50% 192M 6s Step #1: 1127800K .......... .......... .......... .......... .......... 50% 236M 6s Step #1: 1127850K .......... .......... .......... .......... .......... 50% 189M 6s Step #1: 1127900K .......... .......... .......... .......... .......... 50% 227M 6s Step #1: 1127950K .......... .......... .......... .......... .......... 50% 180M 6s Step #1: 1128000K .......... .......... .......... .......... .......... 50% 185M 6s Step #1: 1128050K .......... .......... .......... .......... .......... 50% 190M 6s Step #1: 1128100K .......... .......... .......... .......... .......... 50% 207M 6s Step #1: 1128150K .......... .......... .......... .......... .......... 50% 190M 6s Step #1: 1128200K .......... .......... .......... .......... .......... 50% 212M 6s Step #1: 1128250K .......... .......... .......... .......... .......... 50% 183M 6s Step #1: 1128300K .......... .......... .......... .......... .......... 50% 206M 6s Step #1: 1128350K .......... .......... .......... .......... .......... 50% 160M 6s Step #1: 1128400K .......... .......... .......... .......... .......... 50% 189M 6s Step #1: 1128450K .......... .......... .......... .......... .......... 50% 198M 6s Step #1: 1128500K .......... .......... .......... .......... .......... 50% 192M 6s Step #1: 1128550K .......... .......... .......... .......... .......... 50% 158M 6s Step #1: 1128600K .......... .......... .......... .......... .......... 50% 188M 6s Step #1: 1128650K .......... .......... .......... .......... .......... 50% 197M 6s Step #1: 1128700K .......... .......... .......... .......... .......... 50% 223M 6s Step #1: 1128750K .......... .......... .......... .......... .......... 50% 175M 6s Step #1: 1128800K .......... .......... .......... .......... .......... 50% 203M 6s Step #1: 1128850K .......... .......... .......... .......... .......... 50% 189M 6s Step #1: 1128900K .......... .......... .......... .......... .......... 50% 193M 6s Step #1: 1128950K .......... .......... .......... .......... .......... 50% 191M 6s Step #1: 1129000K .......... .......... .......... .......... .......... 50% 202M 6s Step #1: 1129050K .......... .......... .......... .......... .......... 50% 211M 6s Step #1: 1129100K .......... .......... .......... .......... .......... 50% 190M 6s Step #1: 1129150K .......... .......... .......... .......... .......... 50% 162M 6s Step #1: 1129200K .......... .......... .......... .......... .......... 50% 204M 6s Step #1: 1129250K .......... .......... .......... .......... .......... 50% 192M 6s Step #1: 1129300K .......... .......... .......... .......... .......... 50% 188M 6s Step #1: 1129350K .......... .......... .......... .......... .......... 50% 170M 6s Step #1: 1129400K .......... .......... .......... .......... .......... 50% 174M 6s Step #1: 1129450K .......... .......... .......... .......... .......... 50% 179M 6s Step #1: 1129500K .......... .......... .......... .......... .......... 50% 207M 6s Step #1: 1129550K .......... .......... .......... .......... .......... 50% 170M 6s Step #1: 1129600K .......... .......... .......... .......... .......... 50% 199M 6s Step #1: 1129650K .......... .......... .......... .......... .......... 50% 201M 6s Step #1: 1129700K .......... .......... .......... .......... .......... 50% 203M 6s Step #1: 1129750K .......... .......... .......... .......... .......... 50% 63.9M 6s Step #1: 1129800K .......... .......... .......... .......... .......... 50% 203M 6s Step #1: 1129850K .......... .......... .......... .......... .......... 50% 208M 6s Step #1: 1129900K .......... .......... .......... .......... .......... 50% 187M 6s Step #1: 1129950K .......... .......... .......... .......... .......... 50% 153M 6s Step #1: 1130000K .......... .......... .......... .......... .......... 50% 231M 6s Step #1: 1130050K .......... .......... .......... .......... .......... 50% 206M 6s Step #1: 1130100K .......... .......... .......... .......... .......... 50% 186M 6s Step #1: 1130150K .......... .......... .......... .......... .......... 50% 170M 6s Step #1: 1130200K .......... .......... .......... .......... .......... 50% 199M 6s Step #1: 1130250K .......... .......... .......... .......... .......... 50% 188M 6s Step #1: 1130300K .......... .......... .......... .......... .......... 50% 197M 6s Step #1: 1130350K .......... .......... .......... .......... .......... 50% 159M 6s Step #1: 1130400K .......... .......... .......... .......... .......... 50% 198M 6s Step #1: 1130450K .......... .......... .......... .......... .......... 50% 198M 6s Step #1: 1130500K .......... .......... .......... .......... .......... 50% 199M 6s Step #1: 1130550K .......... .......... .......... .......... .......... 50% 180M 6s Step #1: 1130600K .......... .......... .......... .......... .......... 50% 204M 6s Step #1: 1130650K .......... .......... .......... .......... .......... 50% 199M 6s Step #1: 1130700K .......... .......... .......... .......... .......... 50% 191M 6s Step #1: 1130750K .......... .......... .......... .......... .......... 50% 177M 6s Step #1: 1130800K .......... .......... .......... .......... .......... 50% 196M 6s Step #1: 1130850K .......... .......... .......... .......... .......... 50% 176M 6s Step #1: 1130900K .......... .......... .......... .......... .......... 50% 185M 6s Step #1: 1130950K .......... .......... .......... .......... .......... 50% 182M 6s Step #1: 1131000K .......... .......... .......... .......... .......... 50% 186M 6s Step #1: 1131050K .......... .......... .......... .......... .......... 50% 203M 6s Step #1: 1131100K .......... .......... .......... .......... .......... 50% 207M 6s Step #1: 1131150K .......... .......... .......... .......... .......... 50% 183M 6s Step #1: 1131200K .......... .......... .......... .......... .......... 50% 188M 6s Step #1: 1131250K .......... .......... .......... .......... .......... 50% 107M 6s Step #1: 1131300K .......... .......... .......... .......... .......... 50% 185M 6s Step #1: 1131350K .......... .......... .......... .......... .......... 50% 176M 6s Step #1: 1131400K .......... .......... .......... .......... .......... 50% 192M 6s Step #1: 1131450K .......... .......... .......... .......... .......... 50% 187M 6s Step #1: 1131500K .......... .......... .......... .......... .......... 50% 194M 6s Step #1: 1131550K .......... .......... .......... .......... .......... 50% 163M 6s Step #1: 1131600K .......... .......... .......... .......... .......... 50% 196M 6s Step #1: 1131650K .......... .......... .......... .......... .......... 50% 201M 6s Step #1: 1131700K .......... .......... .......... .......... .......... 50% 188M 6s Step #1: 1131750K .......... .......... .......... .......... .......... 50% 177M 6s Step #1: 1131800K .......... .......... .......... .......... .......... 50% 66.6M 6s Step #1: 1131850K .......... .......... .......... .......... .......... 50% 202M 6s Step #1: 1131900K .......... .......... .......... .......... .......... 50% 215M 6s Step #1: 1131950K .......... .......... .......... .......... .......... 50% 150M 6s Step #1: 1132000K .......... .......... .......... .......... .......... 50% 199M 6s Step #1: 1132050K .......... .......... .......... .......... .......... 50% 193M 6s Step #1: 1132100K .......... .......... .......... .......... .......... 50% 191M 6s Step #1: 1132150K .......... .......... .......... .......... .......... 50% 186M 6s Step #1: 1132200K .......... .......... .......... .......... .......... 50% 185M 6s Step #1: 1132250K .......... .......... .......... .......... .......... 50% 217M 6s Step #1: 1132300K .......... .......... .......... .......... .......... 50% 179M 6s Step #1: 1132350K .......... .......... .......... .......... .......... 50% 167M 6s Step #1: 1132400K .......... .......... .......... .......... .......... 50% 201M 6s Step #1: 1132450K .......... .......... .......... .......... .......... 50% 193M 6s Step #1: 1132500K .......... .......... .......... .......... .......... 50% 206M 6s Step #1: 1132550K .......... .......... .......... .......... .......... 50% 185M 6s Step #1: 1132600K .......... .......... .......... .......... .......... 50% 194M 6s Step #1: 1132650K .......... .......... .......... .......... .......... 50% 208M 6s Step #1: 1132700K .......... .......... .......... .......... .......... 50% 174M 6s Step #1: 1132750K .......... .......... .......... .......... .......... 50% 156M 6s Step #1: 1132800K .......... .......... .......... .......... .......... 50% 184M 6s Step #1: 1132850K .......... .......... .......... .......... .......... 50% 188M 6s Step #1: 1132900K .......... .......... .......... .......... .......... 50% 203M 6s Step #1: 1132950K .......... .......... .......... .......... .......... 50% 187M 6s Step #1: 1133000K .......... .......... .......... .......... .......... 50% 182M 6s Step #1: 1133050K .......... .......... .......... .......... .......... 50% 183M 6s Step #1: 1133100K .......... .......... .......... .......... .......... 50% 189M 6s Step #1: 1133150K .......... .......... .......... .......... .......... 50% 161M 6s Step #1: 1133200K .......... .......... .......... .......... .......... 50% 195M 6s Step #1: 1133250K .......... .......... .......... .......... .......... 50% 208M 6s Step #1: 1133300K .......... .......... .......... .......... .......... 50% 210M 6s Step #1: 1133350K .......... .......... .......... .......... .......... 50% 179M 6s Step #1: 1133400K .......... .......... .......... .......... .......... 50% 195M 6s Step #1: 1133450K .......... .......... .......... .......... .......... 50% 205M 6s Step #1: 1133500K .......... .......... .......... .......... .......... 50% 199M 6s Step #1: 1133550K .......... .......... .......... .......... .......... 50% 182M 6s Step #1: 1133600K .......... .......... .......... .......... .......... 50% 188M 6s Step #1: 1133650K .......... .......... .......... .......... .......... 50% 191M 6s Step #1: 1133700K .......... .......... .......... .......... .......... 50% 204M 6s Step #1: 1133750K .......... .......... .......... .......... .......... 50% 172M 6s Step #1: 1133800K .......... .......... .......... .......... .......... 50% 202M 6s Step #1: 1133850K .......... .......... .......... .......... .......... 50% 67.4M 6s Step #1: 1133900K .......... .......... .......... .......... .......... 50% 198M 6s Step #1: 1133950K .......... .......... .......... .......... .......... 50% 173M 6s Step #1: 1134000K .......... .......... .......... .......... .......... 50% 209M 6s Step #1: 1134050K .......... .......... .......... .......... .......... 50% 222M 6s Step #1: 1134100K .......... .......... .......... .......... .......... 50% 212M 6s Step #1: 1134150K .......... .......... .......... .......... .......... 50% 177M 6s Step #1: 1134200K .......... .......... .......... .......... .......... 50% 190M 6s Step #1: 1134250K .......... .......... .......... .......... .......... 50% 195M 6s Step #1: 1134300K .......... .......... .......... .......... .......... 50% 205M 6s Step #1: 1134350K .......... .......... .......... .......... .......... 50% 166M 6s Step #1: 1134400K .......... .......... .......... .......... .......... 50% 197M 6s Step #1: 1134450K .......... .......... .......... .......... .......... 50% 185M 6s Step #1: 1134500K .......... .......... .......... .......... .......... 50% 197M 6s Step #1: 1134550K .......... .......... .......... .......... .......... 50% 184M 6s Step #1: 1134600K .......... .......... .......... .......... .......... 50% 209M 6s Step #1: 1134650K .......... .......... .......... .......... .......... 50% 197M 6s Step #1: 1134700K .......... .......... .......... .......... .......... 50% 204M 6s Step #1: 1134750K .......... .......... .......... .......... .......... 50% 163M 6s Step #1: 1134800K .......... .......... .......... .......... .......... 50% 205M 6s Step #1: 1134850K .......... .......... .......... .......... .......... 50% 203M 6s Step #1: 1134900K .......... .......... .......... .......... .......... 50% 224M 6s Step #1: 1134950K .......... .......... .......... .......... .......... 50% 173M 6s Step #1: 1135000K .......... .......... .......... .......... .......... 50% 177M 6s Step #1: 1135050K .......... .......... .......... .......... .......... 50% 190M 6s Step #1: 1135100K .......... .......... .......... .......... .......... 50% 208M 6s Step #1: 1135150K .......... .......... .......... .......... .......... 50% 160M 6s Step #1: 1135200K .......... .......... .......... .......... .......... 50% 188M 6s Step #1: 1135250K .......... .......... .......... .......... .......... 50% 207M 6s Step #1: 1135300K .......... .......... .......... .......... .......... 50% 201M 6s Step #1: 1135350K .......... .......... .......... .......... .......... 50% 187M 6s Step #1: 1135400K .......... .......... .......... .......... .......... 50% 193M 6s Step #1: 1135450K .......... .......... .......... .......... .......... 50% 214M 6s Step #1: 1135500K .......... .......... .......... .......... .......... 50% 203M 6s Step #1: 1135550K .......... .......... .......... .......... .......... 50% 156M 6s Step #1: 1135600K .......... .......... .......... .......... .......... 50% 208M 6s Step #1: 1135650K .......... .......... .......... .......... .......... 50% 205M 6s Step #1: 1135700K .......... .......... .......... .......... .......... 50% 172M 6s Step #1: 1135750K .......... .......... .......... .......... .......... 50% 179M 6s Step #1: 1135800K .......... .......... .......... .......... .......... 50% 188M 6s Step #1: 1135850K .......... .......... .......... .......... .......... 50% 188M 6s Step #1: 1135900K .......... .......... .......... .......... .......... 50% 66.5M 6s Step #1: 1135950K .......... .......... .......... .......... .......... 50% 182M 6s Step #1: 1136000K .......... .......... .......... .......... .......... 50% 218M 6s Step #1: 1136050K .......... .......... .......... .......... .......... 50% 203M 6s Step #1: 1136100K .......... .......... .......... .......... .......... 50% 204M 6s Step #1: 1136150K .......... .......... .......... .......... .......... 50% 185M 6s Step #1: 1136200K .......... .......... .......... .......... .......... 50% 219M 6s Step #1: 1136250K .......... .......... .......... .......... .......... 50% 199M 6s Step #1: 1136300K .......... .......... .......... .......... .......... 50% 193M 6s Step #1: 1136350K .......... .......... .......... .......... .......... 50% 166M 6s Step #1: 1136400K .......... .......... .......... .......... .......... 50% 209M 6s Step #1: 1136450K .......... .......... .......... .......... .......... 50% 209M 6s Step #1: 1136500K .......... .......... .......... .......... .......... 50% 205M 6s Step #1: 1136550K .......... .......... .......... .......... .......... 50% 172M 6s Step #1: 1136600K .......... .......... .......... .......... .......... 50% 174M 6s Step #1: 1136650K .......... .......... .......... .......... .......... 50% 205M 6s Step #1: 1136700K .......... .......... .......... .......... .......... 50% 206M 6s Step #1: 1136750K .......... .......... .......... .......... .......... 50% 169M 6s Step #1: 1136800K .......... .......... .......... .......... .......... 50% 185M 6s Step #1: 1136850K .......... .......... .......... .......... .......... 50% 189M 6s Step #1: 1136900K .......... .......... .......... .......... .......... 50% 205M 6s Step #1: 1136950K .......... .......... .......... .......... .......... 50% 170M 6s Step #1: 1137000K .......... .......... .......... .......... .......... 50% 212M 6s Step #1: 1137050K .......... .......... .......... .......... .......... 50% 197M 6s Step #1: 1137100K .......... .......... .......... .......... .......... 50% 173M 6s Step #1: 1137150K .......... .......... .......... .......... .......... 50% 162M 6s Step #1: 1137200K .......... .......... .......... .......... .......... 50% 195M 6s Step #1: 1137250K .......... .......... .......... .......... .......... 50% 215M 6s Step #1: 1137300K .......... .......... .......... .......... .......... 50% 194M 6s Step #1: 1137350K .......... .......... .......... .......... .......... 50% 196M 6s Step #1: 1137400K .......... .......... .......... .......... .......... 50% 191M 6s Step #1: 1137450K .......... .......... .......... .......... .......... 50% 184M 6s Step #1: 1137500K .......... .......... .......... .......... .......... 50% 202M 6s Step #1: 1137550K .......... .......... .......... .......... .......... 50% 184M 6s Step #1: 1137600K .......... .......... .......... .......... .......... 50% 178M 6s Step #1: 1137650K .......... .......... .......... .......... .......... 50% 193M 6s Step #1: 1137700K .......... .......... .......... .......... .......... 50% 212M 6s Step #1: 1137750K .......... .......... .......... .......... .......... 50% 182M 6s Step #1: 1137800K .......... .......... .......... .......... .......... 50% 204M 6s Step #1: 1137850K .......... .......... .......... .......... .......... 50% 212M 6s Step #1: 1137900K .......... .......... .......... .......... .......... 50% 209M 6s Step #1: 1137950K .......... .......... .......... .......... .......... 50% 63.0M 6s Step #1: 1138000K .......... .......... .......... .......... .......... 50% 191M 6s Step #1: 1138050K .......... .......... .......... .......... .......... 50% 194M 6s Step #1: 1138100K .......... .......... .......... .......... .......... 50% 194M 6s Step #1: 1138150K .......... .......... .......... .......... .......... 50% 158M 6s Step #1: 1138200K .......... .......... .......... .......... .......... 50% 187M 6s Step #1: 1138250K .......... .......... .......... .......... .......... 50% 193M 6s Step #1: 1138300K .......... .......... .......... .......... .......... 50% 200M 6s Step #1: 1138350K .......... .......... .......... .......... .......... 50% 160M 6s Step #1: 1138400K .......... .......... .......... .......... .......... 50% 186M 6s Step #1: 1138450K .......... .......... .......... .......... .......... 50% 201M 6s Step #1: 1138500K .......... .......... .......... .......... .......... 50% 193M 6s Step #1: 1138550K .......... .......... .......... .......... .......... 50% 179M 6s Step #1: 1138600K .......... .......... .......... .......... .......... 50% 195M 6s Step #1: 1138650K .......... .......... .......... .......... .......... 50% 205M 6s Step #1: 1138700K .......... .......... .......... .......... .......... 50% 188M 6s Step #1: 1138750K .......... .......... .......... .......... .......... 50% 157M 6s Step #1: 1138800K .......... .......... .......... .......... .......... 50% 197M 6s Step #1: 1138850K .......... .......... .......... .......... .......... 50% 191M 6s Step #1: 1138900K .......... .......... .......... .......... .......... 50% 215M 6s Step #1: 1138950K .......... .......... .......... .......... .......... 50% 164M 6s Step #1: 1139000K .......... .......... .......... .......... .......... 50% 204M 6s Step #1: 1139050K .......... .......... .......... .......... .......... 50% 202M 6s Step #1: 1139100K .......... .......... .......... .......... .......... 50% 201M 6s Step #1: 1139150K .......... .......... .......... .......... .......... 50% 171M 6s Step #1: 1139200K .......... .......... .......... .......... .......... 50% 212M 6s Step #1: 1139250K .......... .......... .......... .......... .......... 50% 221M 6s Step #1: 1139300K .......... .......... .......... .......... .......... 50% 205M 6s Step #1: 1139350K .......... .......... .......... .......... .......... 50% 186M 6s Step #1: 1139400K .......... .......... .......... .......... .......... 50% 168M 6s Step #1: 1139450K .......... .......... .......... .......... .......... 50% 205M 6s Step #1: 1139500K .......... .......... .......... .......... .......... 50% 182M 6s Step #1: 1139550K .......... .......... .......... .......... .......... 50% 157M 6s Step #1: 1139600K .......... .......... .......... .......... .......... 50% 177M 6s Step #1: 1139650K .......... .......... .......... .......... .......... 50% 202M 6s Step #1: 1139700K .......... .......... .......... .......... .......... 50% 210M 6s Step #1: 1139750K .......... .......... .......... .......... .......... 50% 191M 6s Step #1: 1139800K .......... .......... .......... .......... .......... 50% 233M 6s Step #1: 1139850K .......... .......... .......... .......... .......... 50% 192M 6s Step #1: 1139900K .......... .......... .......... .......... .......... 50% 191M 6s Step #1: 1139950K .......... .......... .......... .......... .......... 50% 64.7M 6s Step #1: 1140000K .......... .......... .......... .......... .......... 50% 212M 6s Step #1: 1140050K .......... .......... .......... .......... .......... 50% 205M 6s Step #1: 1140100K .......... .......... .......... .......... .......... 50% 211M 6s Step #1: 1140150K .......... .......... .......... .......... .......... 50% 180M 6s Step #1: 1140200K .......... .......... .......... .......... .......... 50% 226M 6s Step #1: 1140250K .......... .......... .......... .......... .......... 50% 211M 6s Step #1: 1140300K .......... .......... .......... .......... .......... 50% 197M 6s Step #1: 1140350K .......... .......... .......... .......... .......... 50% 168M 6s Step #1: 1140400K .......... .......... .......... .......... .......... 50% 203M 6s Step #1: 1140450K .......... .......... .......... .......... .......... 50% 204M 6s Step #1: 1140500K .......... .......... .......... .......... .......... 50% 210M 6s Step #1: 1140550K .......... .......... .......... .......... .......... 50% 179M 6s Step #1: 1140600K .......... .......... .......... .......... .......... 50% 205M 6s Step #1: 1140650K .......... .......... .......... .......... .......... 50% 166M 6s Step #1: 1140700K .......... .......... .......... .......... .......... 50% 206M 6s Step #1: 1140750K .......... .......... .......... .......... .......... 50% 167M 6s Step #1: 1140800K .......... .......... .......... .......... .......... 50% 198M 6s Step #1: 1140850K .......... .......... .......... .......... .......... 50% 201M 6s Step #1: 1140900K .......... .......... .......... .......... .......... 50% 207M 6s Step #1: 1140950K .......... .......... .......... .......... .......... 50% 181M 6s Step #1: 1141000K .......... .......... .......... .......... .......... 50% 203M 6s Step #1: 1141050K .......... .......... .......... .......... .......... 50% 170M 6s Step #1: 1141100K .......... .......... .......... .......... .......... 50% 174M 6s Step #1: 1141150K .......... .......... .......... .......... .......... 50% 164M 6s Step #1: 1141200K .......... .......... .......... .......... .......... 50% 181M 6s Step #1: 1141250K .......... .......... .......... .......... .......... 50% 191M 6s Step #1: 1141300K .......... .......... .......... .......... .......... 50% 203M 6s Step #1: 1141350K .......... .......... .......... .......... .......... 50% 181M 6s Step #1: 1141400K .......... .......... .......... .......... .......... 50% 176M 6s Step #1: 1141450K .......... .......... .......... .......... .......... 50% 213M 6s Step #1: 1141500K .......... .......... .......... .......... .......... 50% 201M 6s Step #1: 1141550K .......... .......... .......... .......... .......... 50% 175M 6s Step #1: 1141600K .......... .......... .......... .......... .......... 50% 202M 6s Step #1: 1141650K .......... .......... .......... .......... .......... 50% 189M 6s Step #1: 1141700K .......... .......... .......... .......... .......... 50% 213M 6s Step #1: 1141750K .......... .......... .......... .......... .......... 50% 176M 6s Step #1: 1141800K .......... .......... .......... .......... .......... 50% 192M 6s Step #1: 1141850K .......... .......... .......... .......... .......... 50% 207M 6s Step #1: 1141900K .......... .......... .......... .......... .......... 50% 189M 6s Step #1: 1141950K .......... .......... .......... .......... .......... 50% 166M 6s Step #1: 1142000K .......... .......... .......... .......... .......... 50% 67.7M 6s Step #1: 1142050K .......... .......... .......... .......... .......... 50% 182M 6s Step #1: 1142100K .......... .......... .......... .......... .......... 50% 214M 6s Step #1: 1142150K .......... .......... .......... .......... .......... 50% 190M 6s Step #1: 1142200K .......... .......... .......... .......... .......... 50% 206M 6s Step #1: 1142250K .......... .......... .......... .......... .......... 50% 126M 6s Step #1: 1142300K .......... .......... .......... .......... .......... 50% 202M 6s Step #1: 1142350K .......... .......... .......... .......... .......... 50% 180M 6s Step #1: 1142400K .......... .......... .......... .......... .......... 50% 203M 6s Step #1: 1142450K .......... .......... .......... .......... .......... 50% 196M 6s Step #1: 1142500K .......... .......... .......... .......... .......... 50% 198M 6s Step #1: 1142550K .......... .......... .......... .......... .......... 50% 161M 6s Step #1: 1142600K .......... .......... .......... .......... .......... 50% 193M 6s Step #1: 1142650K .......... .......... .......... .......... .......... 50% 201M 6s Step #1: 1142700K .......... .......... .......... .......... .......... 50% 205M 6s Step #1: 1142750K .......... .......... .......... .......... .......... 50% 171M 6s Step #1: 1142800K .......... .......... .......... .......... .......... 50% 207M 6s Step #1: 1142850K .......... .......... .......... .......... .......... 50% 198M 6s Step #1: 1142900K .......... .......... .......... .......... .......... 50% 187M 6s Step #1: 1142950K .......... .......... .......... .......... .......... 50% 168M 6s Step #1: 1143000K .......... .......... .......... .......... .......... 50% 193M 6s Step #1: 1143050K .......... .......... .......... .......... .......... 50% 182M 6s Step #1: 1143100K .......... .......... .......... .......... .......... 50% 184M 6s Step #1: 1143150K .......... .......... .......... .......... .......... 50% 166M 6s Step #1: 1143200K .......... .......... .......... .......... .......... 50% 185M 6s Step #1: 1143250K .......... .......... .......... .......... .......... 50% 202M 6s Step #1: 1143300K .......... .......... .......... .......... .......... 50% 192M 6s Step #1: 1143350K .......... .......... .......... .......... .......... 50% 179M 6s Step #1: 1143400K .......... .......... .......... .......... .......... 50% 198M 6s Step #1: 1143450K .......... .......... .......... .......... .......... 50% 191M 6s Step #1: 1143500K .......... .......... .......... .......... .......... 50% 201M 6s Step #1: 1143550K .......... .......... .......... .......... .......... 50% 185M 6s Step #1: 1143600K .......... .......... .......... .......... .......... 50% 193M 6s Step #1: 1143650K .......... .......... .......... .......... .......... 50% 182M 6s Step #1: 1143700K .......... .......... .......... .......... .......... 50% 191M 6s Step #1: 1143750K .......... .......... .......... .......... .......... 50% 185M 6s Step #1: 1143800K .......... .......... .......... .......... .......... 50% 201M 6s Step #1: 1143850K .......... .......... .......... .......... .......... 50% 182M 6s Step #1: 1143900K .......... .......... .......... .......... .......... 50% 203M 6s Step #1: 1143950K .......... .......... .......... .......... .......... 50% 165M 6s Step #1: 1144000K .......... .......... .......... .......... .......... 50% 187M 6s Step #1: 1144050K .......... .......... .......... .......... .......... 50% 41.3M 6s Step #1: 1144100K .......... .......... .......... .......... .......... 50% 213M 6s Step #1: 1144150K .......... .......... .......... .......... .......... 50% 196M 6s Step #1: 1144200K .......... .......... .......... .......... .......... 50% 191M 6s Step #1: 1144250K .......... .......... .......... .......... .......... 50% 203M 6s Step #1: 1144300K .......... .......... .......... .......... .......... 50% 198M 6s Step #1: 1144350K .......... .......... .......... .......... .......... 50% 166M 6s Step #1: 1144400K .......... .......... .......... .......... .......... 50% 191M 6s Step #1: 1144450K .......... .......... .......... .......... .......... 50% 204M 6s Step #1: 1144500K .......... .......... .......... .......... .......... 50% 199M 6s Step #1: 1144550K .......... .......... .......... .......... .......... 50% 175M 6s Step #1: 1144600K .......... .......... .......... .......... .......... 50% 200M 6s Step #1: 1144650K .......... .......... .......... .......... .......... 50% 217M 6s Step #1: 1144700K .......... .......... .......... .......... .......... 50% 200M 6s Step #1: 1144750K .......... .......... .......... .......... .......... 50% 179M 6s Step #1: 1144800K .......... .......... .......... .......... .......... 50% 212M 6s Step #1: 1144850K .......... .......... .......... .......... .......... 50% 212M 6s Step #1: 1144900K .......... .......... .......... .......... .......... 50% 193M 6s Step #1: 1144950K .......... .......... .......... .......... .......... 50% 184M 6s Step #1: 1145000K .......... .......... .......... .......... .......... 50% 192M 6s Step #1: 1145050K .......... .......... .......... .......... .......... 50% 202M 6s Step #1: 1145100K .......... .......... .......... .......... .......... 50% 183M 6s Step #1: 1145150K .......... .......... .......... .......... .......... 50% 176M 6s Step #1: 1145200K .......... .......... .......... .......... .......... 50% 201M 6s Step #1: 1145250K .......... .......... .......... .......... .......... 50% 193M 6s Step #1: 1145300K .......... .......... .......... .......... .......... 50% 229M 6s Step #1: 1145350K .......... .......... .......... .......... .......... 50% 178M 6s Step #1: 1145400K .......... .......... .......... .......... .......... 50% 199M 6s Step #1: 1145450K .......... .......... .......... .......... .......... 50% 210M 6s Step #1: 1145500K .......... .......... .......... .......... .......... 50% 182M 6s Step #1: 1145550K .......... .......... .......... .......... .......... 50% 187M 6s Step #1: 1145600K .......... .......... .......... .......... .......... 50% 211M 6s Step #1: 1145650K .......... .......... .......... .......... .......... 50% 211M 6s Step #1: 1145700K .......... .......... .......... .......... .......... 50% 192M 6s Step #1: 1145750K .......... .......... .......... .......... .......... 50% 192M 6s Step #1: 1145800K .......... .......... .......... .......... .......... 50% 190M 6s Step #1: 1145850K .......... .......... .......... .......... .......... 50% 204M 6s Step #1: 1145900K .......... .......... .......... .......... .......... 50% 213M 6s Step #1: 1145950K .......... .......... .......... .......... .......... 50% 172M 6s Step #1: 1146000K .......... .......... .......... .......... .......... 50% 179M 6s Step #1: 1146050K .......... .......... .......... .......... .......... 50% 218M 6s Step #1: 1146100K .......... .......... .......... .......... .......... 50% 65.7M 6s Step #1: 1146150K .......... .......... .......... .......... .......... 50% 221M 6s Step #1: 1146200K .......... .......... .......... .......... .......... 50% 202M 6s Step #1: 1146250K .......... .......... .......... .......... .......... 50% 186M 6s Step #1: 1146300K .......... .......... .......... .......... .......... 50% 184M 6s Step #1: 1146350K .......... .......... .......... .......... .......... 50% 182M 6s Step #1: 1146400K .......... .......... .......... .......... .......... 50% 216M 6s Step #1: 1146450K .......... .......... .......... .......... .......... 50% 221M 6s Step #1: 1146500K .......... .......... .......... .......... .......... 50% 187M 6s Step #1: 1146550K .......... .......... .......... .......... .......... 50% 162M 6s Step #1: 1146600K .......... .......... .......... .......... .......... 50% 214M 6s Step #1: 1146650K .......... .......... .......... .......... .......... 50% 202M 6s Step #1: 1146700K .......... .......... .......... .......... .......... 50% 192M 6s Step #1: 1146750K .......... .......... .......... .......... .......... 50% 178M 6s Step #1: 1146800K .......... .......... .......... .......... .......... 50% 196M 6s Step #1: 1146850K .......... .......... .......... .......... .......... 50% 213M 6s Step #1: 1146900K .......... .......... .......... .......... .......... 50% 210M 6s Step #1: 1146950K .......... .......... .......... .......... .......... 50% 175M 6s Step #1: 1147000K .......... .......... .......... .......... .......... 50% 207M 6s Step #1: 1147050K .......... .......... .......... .......... .......... 50% 179M 6s Step #1: 1147100K .......... .......... .......... .......... .......... 50% 193M 6s Step #1: 1147150K .......... .......... .......... .......... .......... 50% 166M 6s Step #1: 1147200K .......... .......... .......... .......... .......... 50% 211M 6s Step #1: 1147250K .......... .......... .......... .......... .......... 50% 197M 6s Step #1: 1147300K .......... .......... .......... .......... .......... 50% 177M 6s Step #1: 1147350K .......... .......... .......... .......... .......... 50% 180M 6s Step #1: 1147400K .......... .......... .......... .......... .......... 50% 209M 6s Step #1: 1147450K .......... .......... .......... .......... .......... 50% 196M 6s Step #1: 1147500K .......... .......... .......... .......... .......... 50% 186M 6s Step #1: 1147550K .......... .......... .......... .......... .......... 50% 169M 6s Step #1: 1147600K .......... .......... .......... .......... .......... 50% 213M 6s Step #1: 1147650K .......... .......... .......... .......... .......... 50% 200M 6s Step #1: 1147700K .......... .......... .......... .......... .......... 50% 197M 6s Step #1: 1147750K .......... .......... .......... .......... .......... 50% 167M 6s Step #1: 1147800K .......... .......... .......... .......... .......... 50% 180M 6s Step #1: 1147850K .......... .......... .......... .......... .......... 50% 204M 6s Step #1: 1147900K .......... .......... .......... .......... .......... 50% 212M 6s Step #1: 1147950K .......... .......... .......... .......... .......... 50% 157M 6s Step #1: 1148000K .......... .......... .......... .......... .......... 50% 184M 6s Step #1: 1148050K .......... .......... .......... .......... .......... 50% 193M 6s Step #1: 1148100K .......... .......... .......... .......... .......... 50% 215M 6s Step #1: 1148150K .......... .......... .......... .......... .......... 50% 65.2M 6s Step #1: 1148200K .......... .......... .......... .......... .......... 50% 199M 6s Step #1: 1148250K .......... .......... .......... .......... .......... 50% 225M 6s Step #1: 1148300K .......... .......... .......... .......... .......... 50% 198M 6s Step #1: 1148350K .......... .......... .......... .......... .......... 50% 167M 6s Step #1: 1148400K .......... .......... .......... .......... .......... 50% 207M 6s Step #1: 1148450K .......... .......... .......... .......... .......... 50% 164M 6s Step #1: 1148500K .......... .......... .......... .......... .......... 50% 219M 6s Step #1: 1148550K .......... .......... .......... .......... .......... 50% 171M 6s Step #1: 1148600K .......... .......... .......... .......... .......... 50% 199M 6s Step #1: 1148650K .......... .......... .......... .......... .......... 50% 219M 6s Step #1: 1148700K .......... .......... .......... .......... .......... 50% 206M 6s Step #1: 1148750K .......... .......... .......... .......... .......... 50% 155M 6s Step #1: 1148800K .......... .......... .......... .......... .......... 50% 206M 6s Step #1: 1148850K .......... .......... .......... .......... .......... 50% 182M 6s Step #1: 1148900K .......... .......... .......... .......... .......... 50% 205M 6s Step #1: 1148950K .......... .......... .......... .......... .......... 51% 186M 6s Step #1: 1149000K .......... .......... .......... .......... .......... 51% 210M 6s Step #1: 1149050K .......... .......... .......... .......... .......... 51% 190M 6s Step #1: 1149100K .......... .......... .......... .......... .......... 51% 182M 6s Step #1: 1149150K .......... .......... .......... .......... .......... 51% 169M 6s Step #1: 1149200K .......... .......... .......... .......... .......... 51% 201M 6s Step #1: 1149250K .......... .......... .......... .......... .......... 51% 198M 6s Step #1: 1149300K .......... .......... .......... .......... .......... 51% 208M 6s Step #1: 1149350K .......... .......... .......... .......... .......... 51% 160M 6s Step #1: 1149400K .......... .......... .......... .......... .......... 51% 207M 6s Step #1: 1149450K .......... .......... .......... .......... .......... 51% 203M 6s Step #1: 1149500K .......... .......... .......... .......... .......... 51% 212M 6s Step #1: 1149550K .......... .......... .......... .......... .......... 51% 156M 6s Step #1: 1149600K .......... .......... .......... .......... .......... 51% 200M 6s Step #1: 1149650K .......... .......... .......... .......... .......... 51% 205M 6s Step #1: 1149700K .......... .......... .......... .......... .......... 51% 203M 6s Step #1: 1149750K .......... .......... .......... .......... .......... 51% 184M 6s Step #1: 1149800K .......... .......... .......... .......... .......... 51% 209M 6s Step #1: 1149850K .......... .......... .......... .......... .......... 51% 176M 6s Step #1: 1149900K .......... .......... .......... .......... .......... 51% 208M 6s Step #1: 1149950K .......... .......... .......... .......... .......... 51% 175M 6s Step #1: 1150000K .......... .......... .......... .......... .......... 51% 212M 6s Step #1: 1150050K .......... .......... .......... .......... .......... 51% 194M 6s Step #1: 1150100K .......... .......... .......... .......... .......... 51% 183M 6s Step #1: 1150150K .......... .......... .......... .......... .......... 51% 177M 6s Step #1: 1150200K .......... .......... .......... .......... .......... 51% 67.5M 6s Step #1: 1150250K .......... .......... .......... .......... .......... 51% 215M 6s Step #1: 1150300K .......... .......... .......... .......... .......... 51% 213M 6s Step #1: 1150350K .......... .......... .......... .......... .......... 51% 160M 6s Step #1: 1150400K .......... .......... .......... .......... .......... 51% 188M 6s Step #1: 1150450K .......... .......... .......... .......... .......... 51% 207M 6s Step #1: 1150500K .......... .......... .......... .......... .......... 51% 190M 6s Step #1: 1150550K .......... .......... .......... .......... .......... 51% 183M 6s Step #1: 1150600K .......... .......... .......... .......... .......... 51% 145M 6s Step #1: 1150650K .......... .......... .......... .......... .......... 51% 131M 6s Step #1: 1150700K .......... .......... .......... .......... .......... 51% 182M 6s Step #1: 1150750K .......... .......... .......... .......... .......... 51% 127M 6s Step #1: 1150800K .......... .......... .......... .......... .......... 51% 194M 6s Step #1: 1150850K .......... .......... .......... .......... .......... 51% 173M 6s Step #1: 1150900K .......... .......... .......... .......... .......... 51% 183M 6s Step #1: 1150950K .......... .......... .......... .......... .......... 51% 172M 6s Step #1: 1151000K .......... .......... .......... .......... .......... 51% 189M 6s Step #1: 1151050K .......... .......... .......... .......... .......... 51% 187M 6s Step #1: 1151100K .......... .......... .......... .......... .......... 51% 197M 6s Step #1: 1151150K .......... .......... .......... .......... .......... 51% 159M 6s Step #1: 1151200K .......... .......... .......... .......... .......... 51% 182M 6s Step #1: 1151250K .......... .......... .......... .......... .......... 51% 200M 6s Step #1: 1151300K .......... .......... .......... .......... .......... 51% 204M 6s Step #1: 1151350K .......... .......... .......... .......... .......... 51% 168M 6s Step #1: 1151400K .......... .......... .......... .......... .......... 51% 154M 6s Step #1: 1151450K .......... .......... .......... .......... .......... 51% 128M 6s Step #1: 1151500K .......... .......... .......... .......... .......... 51% 164M 6s Step #1: 1151550K .......... .......... .......... .......... .......... 51% 119M 6s Step #1: 1151600K .......... .......... .......... .......... .......... 51% 134M 6s Step #1: 1151650K .......... .......... .......... .......... .......... 51% 131M 6s Step #1: 1151700K .......... .......... .......... .......... .......... 51% 156M 6s Step #1: 1151750K .......... .......... .......... .......... .......... 51% 130M 6s Step #1: 1151800K .......... .......... .......... .......... .......... 51% 136M 6s Step #1: 1151850K .......... .......... .......... .......... .......... 51% 150M 6s Step #1: 1151900K .......... .......... .......... .......... .......... 51% 148M 6s Step #1: 1151950K .......... .......... .......... .......... .......... 51% 116M 6s Step #1: 1152000K .......... .......... .......... .......... .......... 51% 148M 6s Step #1: 1152050K .......... .......... .......... .......... .......... 51% 190M 6s Step #1: 1152100K .......... .......... .......... .......... .......... 51% 172M 6s Step #1: 1152150K .......... .......... .......... .......... .......... 51% 154M 6s Step #1: 1152200K .......... .......... .......... .......... .......... 51% 180M 6s Step #1: 1152250K .......... .......... .......... .......... .......... 51% 57.5M 6s Step #1: 1152300K .......... .......... .......... .......... .......... 51% 144M 6s Step #1: 1152350K .......... .......... .......... .......... .......... 51% 116M 6s Step #1: 1152400K .......... .......... .......... .......... .......... 51% 163M 6s Step #1: 1152450K .......... .......... .......... .......... .......... 51% 146M 6s Step #1: 1152500K .......... .......... .......... .......... .......... 51% 164M 6s Step #1: 1152550K .......... .......... .......... .......... .......... 51% 166M 6s Step #1: 1152600K .......... .......... .......... .......... .......... 51% 205M 6s Step #1: 1152650K .......... .......... .......... .......... .......... 51% 181M 6s Step #1: 1152700K .......... .......... .......... .......... .......... 51% 182M 6s Step #1: 1152750K .......... .......... .......... .......... .......... 51% 170M 6s Step #1: 1152800K .......... .......... .......... .......... .......... 51% 209M 6s Step #1: 1152850K .......... .......... .......... .......... .......... 51% 212M 6s Step #1: 1152900K .......... .......... .......... .......... .......... 51% 183M 6s Step #1: 1152950K .......... .......... .......... .......... .......... 51% 172M 6s Step #1: 1153000K .......... .......... .......... .......... .......... 51% 199M 6s Step #1: 1153050K .......... .......... .......... .......... .......... 51% 195M 6s Step #1: 1153100K .......... .......... .......... .......... .......... 51% 198M 6s Step #1: 1153150K .......... .......... .......... .......... .......... 51% 165M 6s Step #1: 1153200K .......... .......... .......... .......... .......... 51% 189M 6s Step #1: 1153250K .......... .......... .......... .......... .......... 51% 199M 6s Step #1: 1153300K .......... .......... .......... .......... .......... 51% 204M 6s Step #1: 1153350K .......... .......... .......... .......... .......... 51% 185M 6s Step #1: 1153400K .......... .......... .......... .......... .......... 51% 212M 6s Step #1: 1153450K .......... .......... .......... .......... .......... 51% 176M 6s Step #1: 1153500K .......... .......... .......... .......... .......... 51% 196M 6s Step #1: 1153550K .......... .......... .......... .......... .......... 51% 172M 6s Step #1: 1153600K .......... .......... .......... .......... .......... 51% 184M 6s Step #1: 1153650K .......... .......... .......... .......... .......... 51% 186M 6s Step #1: 1153700K .......... .......... .......... .......... .......... 51% 193M 6s Step #1: 1153750K .......... .......... .......... .......... .......... 51% 180M 6s Step #1: 1153800K .......... .......... .......... .......... .......... 51% 189M 6s Step #1: 1153850K .......... .......... .......... .......... .......... 51% 207M 6s Step #1: 1153900K .......... .......... .......... .......... .......... 51% 200M 6s Step #1: 1153950K .......... .......... .......... .......... .......... 51% 155M 6s Step #1: 1154000K .......... .......... .......... .......... .......... 51% 214M 6s Step #1: 1154050K .......... .......... .......... .......... .......... 51% 187M 6s Step #1: 1154100K .......... .......... .......... .......... .......... 51% 202M 6s Step #1: 1154150K .......... .......... .......... .......... .......... 51% 190M 6s Step #1: 1154200K .......... .......... .......... .......... .......... 51% 171M 6s Step #1: 1154250K .......... .......... .......... .......... .......... 51% 208M 6s Step #1: 1154300K .......... .......... .......... .......... .......... 51% 69.0M 6s Step #1: 1154350K .......... .......... .......... .......... .......... 51% 164M 6s Step #1: 1154400K .......... .......... .......... .......... .......... 51% 204M 6s Step #1: 1154450K .......... .......... .......... .......... .......... 51% 209M 6s Step #1: 1154500K .......... .......... .......... .......... .......... 51% 259M 6s Step #1: 1154550K .......... .......... .......... .......... .......... 51% 217M 6s Step #1: 1154600K .......... .......... .......... .......... .......... 51% 221M 6s Step #1: 1154650K .......... .......... .......... .......... .......... 51% 233M 6s Step #1: 1154700K .......... .......... .......... .......... .......... 51% 250M 6s Step #1: 1154750K .......... .......... .......... .......... .......... 51% 188M 6s Step #1: 1154800K .......... .......... .......... .......... .......... 51% 126M 6s Step #1: 1154850K .......... .......... .......... .......... .......... 51% 208M 6s Step #1: 1154900K .......... .......... .......... .......... .......... 51% 201M 6s Step #1: 1154950K .......... .......... .......... .......... .......... 51% 169M 6s Step #1: 1155000K .......... .......... .......... .......... .......... 51% 198M 6s Step #1: 1155050K .......... .......... .......... .......... .......... 51% 216M 6s Step #1: 1155100K .......... .......... .......... .......... .......... 51% 209M 6s Step #1: 1155150K .......... .......... .......... .......... .......... 51% 180M 6s Step #1: 1155200K .......... .......... .......... .......... .......... 51% 194M 6s Step #1: 1155250K .......... .......... .......... .......... .......... 51% 192M 6s Step #1: 1155300K .......... .......... .......... .......... .......... 51% 206M 6s Step #1: 1155350K .......... .......... .......... .......... .......... 51% 178M 6s Step #1: 1155400K .......... .......... .......... .......... .......... 51% 201M 6s Step #1: 1155450K .......... .......... .......... .......... .......... 51% 202M 6s Step #1: 1155500K .......... .......... .......... .......... .......... 51% 204M 6s Step #1: 1155550K .......... .......... .......... .......... .......... 51% 175M 6s Step #1: 1155600K .......... .......... .......... .......... .......... 51% 184M 6s Step #1: 1155650K .......... .......... .......... .......... .......... 51% 205M 6s Step #1: 1155700K .......... .......... .......... .......... .......... 51% 198M 6s Step #1: 1155750K .......... .......... .......... .......... .......... 51% 162M 6s Step #1: 1155800K .......... .......... .......... .......... .......... 51% 212M 6s Step #1: 1155850K .......... .......... .......... .......... .......... 51% 195M 6s Step #1: 1155900K .......... .......... .......... .......... .......... 51% 202M 6s Step #1: 1155950K .......... .......... .......... .......... .......... 51% 168M 6s Step #1: 1156000K .......... .......... .......... .......... .......... 51% 192M 6s Step #1: 1156050K .......... .......... .......... .......... .......... 51% 205M 6s Step #1: 1156100K .......... .......... .......... .......... .......... 51% 206M 6s Step #1: 1156150K .......... .......... .......... .......... .......... 51% 163M 6s Step #1: 1156200K .......... .......... .......... .......... .......... 51% 178M 6s Step #1: 1156250K .......... .......... .......... .......... .......... 51% 188M 6s Step #1: 1156300K .......... .......... .......... .......... .......... 51% 216M 6s Step #1: 1156350K .......... .......... .......... .......... .......... 51% 62.3M 6s Step #1: 1156400K .......... .......... .......... .......... .......... 51% 211M 6s Step #1: 1156450K .......... .......... .......... .......... .......... 51% 218M 6s Step #1: 1156500K .......... .......... .......... .......... .......... 51% 202M 6s Step #1: 1156550K .......... .......... .......... .......... .......... 51% 183M 6s Step #1: 1156600K .......... .......... .......... .......... .......... 51% 189M 6s Step #1: 1156650K .......... .......... .......... .......... .......... 51% 212M 6s Step #1: 1156700K .......... .......... .......... .......... .......... 51% 206M 6s Step #1: 1156750K .......... .......... .......... .......... .......... 51% 178M 6s Step #1: 1156800K .......... .......... .......... .......... .......... 51% 184M 6s Step #1: 1156850K .......... .......... .......... .......... .......... 51% 206M 6s Step #1: 1156900K .......... .......... .......... .......... .......... 51% 215M 6s Step #1: 1156950K .......... .......... .......... .......... .......... 51% 186M 6s Step #1: 1157000K .......... .......... .......... .......... .......... 51% 205M 6s Step #1: 1157050K .......... .......... .......... .......... .......... 51% 205M 6s Step #1: 1157100K .......... .......... .......... .......... .......... 51% 199M 6s Step #1: 1157150K .......... .......... .......... .......... .......... 51% 166M 6s Step #1: 1157200K .......... .......... .......... .......... .......... 51% 196M 6s Step #1: 1157250K .......... .......... .......... .......... .......... 51% 203M 6s Step #1: 1157300K .......... .......... .......... .......... .......... 51% 199M 6s Step #1: 1157350K .......... .......... .......... .......... .......... 51% 119M 6s Step #1: 1157400K .......... .......... .......... .......... .......... 51% 200M 6s Step #1: 1157450K .......... .......... .......... .......... .......... 51% 189M 6s Step #1: 1157500K .......... .......... .......... .......... .......... 51% 190M 6s Step #1: 1157550K .......... .......... .......... .......... .......... 51% 158M 6s Step #1: 1157600K .......... .......... .......... .......... .......... 51% 195M 6s Step #1: 1157650K .......... .......... .......... .......... .......... 51% 190M 6s Step #1: 1157700K .......... .......... .......... .......... .......... 51% 208M 6s Step #1: 1157750K .......... .......... .......... .......... .......... 51% 187M 6s Step #1: 1157800K .......... .......... .......... .......... .......... 51% 179M 6s Step #1: 1157850K .......... .......... .......... .......... .......... 51% 209M 6s Step #1: 1157900K .......... .......... .......... .......... .......... 51% 217M 6s Step #1: 1157950K .......... .......... .......... .......... .......... 51% 164M 6s Step #1: 1158000K .......... .......... .......... .......... .......... 51% 204M 6s Step #1: 1158050K .......... .......... .......... .......... .......... 51% 187M 6s Step #1: 1158100K .......... .......... .......... .......... .......... 51% 192M 6s Step #1: 1158150K .......... .......... .......... .......... .......... 51% 177M 6s Step #1: 1158200K .......... .......... .......... .......... .......... 51% 190M 6s Step #1: 1158250K .......... .......... .......... .......... .......... 51% 201M 6s Step #1: 1158300K .......... .......... .......... .......... .......... 51% 196M 6s Step #1: 1158350K .......... .......... .......... .......... .......... 51% 177M 6s Step #1: 1158400K .......... .......... .......... .......... .......... 51% 66.6M 6s Step #1: 1158450K .......... .......... .......... .......... .......... 51% 187M 6s Step #1: 1158500K .......... .......... .......... .......... .......... 51% 186M 6s Step #1: 1158550K .......... .......... .......... .......... .......... 51% 196M 6s Step #1: 1158600K .......... .......... .......... .......... .......... 51% 191M 6s Step #1: 1158650K .......... .......... .......... .......... .......... 51% 193M 6s Step #1: 1158700K .......... .......... .......... .......... .......... 51% 208M 6s Step #1: 1158750K .......... .......... .......... .......... .......... 51% 168M 6s Step #1: 1158800K .......... .......... .......... .......... .......... 51% 203M 6s Step #1: 1158850K .......... .......... .......... .......... .......... 51% 215M 6s Step #1: 1158900K .......... .......... .......... .......... .......... 51% 203M 6s Step #1: 1158950K .......... .......... .......... .......... .......... 51% 190M 6s Step #1: 1159000K .......... .......... .......... .......... .......... 51% 199M 6s Step #1: 1159050K .......... .......... .......... .......... .......... 51% 210M 6s Step #1: 1159100K .......... .......... .......... .......... .......... 51% 185M 6s Step #1: 1159150K .......... .......... .......... .......... .......... 51% 170M 6s Step #1: 1159200K .......... .......... .......... .......... .......... 51% 190M 6s Step #1: 1159250K .......... .......... .......... .......... .......... 51% 212M 6s Step #1: 1159300K .......... .......... .......... .......... .......... 51% 198M 6s Step #1: 1159350K .......... .......... .......... .......... .......... 51% 171M 6s Step #1: 1159400K .......... .......... .......... .......... .......... 51% 209M 6s Step #1: 1159450K .......... .......... .......... .......... .......... 51% 200M 6s Step #1: 1159500K .......... .......... .......... .......... .......... 51% 219M 6s Step #1: 1159550K .......... .......... .......... .......... .......... 51% 153M 6s Step #1: 1159600K .......... .......... .......... .......... .......... 51% 194M 6s Step #1: 1159650K .......... .......... .......... .......... .......... 51% 199M 6s Step #1: 1159700K .......... .......... .......... .......... .......... 51% 201M 6s Step #1: 1159750K .......... .......... .......... .......... .......... 51% 174M 6s Step #1: 1159800K .......... .......... .......... .......... .......... 51% 208M 6s Step #1: 1159850K .......... .......... .......... .......... .......... 51% 185M 6s Step #1: 1159900K .......... .......... .......... .......... .......... 51% 188M 6s Step #1: 1159950K .......... .......... .......... .......... .......... 51% 171M 6s Step #1: 1160000K .......... .......... .......... .......... .......... 51% 182M 6s Step #1: 1160050K .......... .......... .......... .......... .......... 51% 192M 6s Step #1: 1160100K .......... .......... .......... .......... .......... 51% 193M 6s Step #1: 1160150K .......... .......... .......... .......... .......... 51% 179M 6s Step #1: 1160200K .......... .......... .......... .......... .......... 51% 197M 6s Step #1: 1160250K .......... .......... .......... .......... .......... 51% 208M 6s Step #1: 1160300K .......... .......... .......... .......... .......... 51% 198M 6s Step #1: 1160350K .......... .......... .......... .......... .......... 51% 164M 6s Step #1: 1160400K .......... .......... .......... .......... .......... 51% 200M 6s Step #1: 1160450K .......... .......... .......... .......... .......... 51% 69.6M 6s Step #1: 1160500K .......... .......... .......... .......... .......... 51% 208M 6s Step #1: 1160550K .......... .......... .......... .......... .......... 51% 170M 6s Step #1: 1160600K .......... .......... .......... .......... .......... 51% 191M 6s Step #1: 1160650K .......... .......... .......... .......... .......... 51% 223M 6s Step #1: 1160700K .......... .......... .......... .......... .......... 51% 221M 6s Step #1: 1160750K .......... .......... .......... .......... .......... 51% 165M 6s Step #1: 1160800K .......... .......... .......... .......... .......... 51% 215M 6s Step #1: 1160850K .......... .......... .......... .......... .......... 51% 179M 6s Step #1: 1160900K .......... .......... .......... .......... .......... 51% 202M 6s Step #1: 1160950K .......... .......... .......... .......... .......... 51% 174M 6s Step #1: 1161000K .......... .......... .......... .......... .......... 51% 199M 6s Step #1: 1161050K .......... .......... .......... .......... .......... 51% 211M 6s Step #1: 1161100K .......... .......... .......... .......... .......... 51% 202M 6s Step #1: 1161150K .......... .......... .......... .......... .......... 51% 160M 6s Step #1: 1161200K .......... .......... .......... .......... .......... 51% 213M 6s Step #1: 1161250K .......... .......... .......... .......... .......... 51% 210M 6s Step #1: 1161300K .......... .......... .......... .......... .......... 51% 173M 6s Step #1: 1161350K .......... .......... .......... .......... .......... 51% 176M 6s Step #1: 1161400K .......... .......... .......... .......... .......... 51% 195M 6s Step #1: 1161450K .......... .......... .......... .......... .......... 51% 196M 6s Step #1: 1161500K .......... .......... .......... .......... .......... 51% 194M 6s Step #1: 1161550K .......... .......... .......... .......... .......... 51% 167M 6s Step #1: 1161600K .......... .......... .......... .......... .......... 51% 210M 6s Step #1: 1161650K .......... .......... .......... .......... .......... 51% 182M 6s Step #1: 1161700K .......... .......... .......... .......... .......... 51% 205M 6s Step #1: 1161750K .......... .......... .......... .......... .......... 51% 171M 6s Step #1: 1161800K .......... .......... .......... .......... .......... 51% 182M 6s Step #1: 1161850K .......... .......... .......... .......... .......... 51% 205M 6s Step #1: 1161900K .......... .......... .......... .......... .......... 51% 181M 6s Step #1: 1161950K .......... .......... .......... .......... .......... 51% 172M 6s Step #1: 1162000K .......... .......... .......... .......... .......... 51% 207M 6s Step #1: 1162050K .......... .......... .......... .......... .......... 51% 193M 6s Step #1: 1162100K .......... .......... .......... .......... .......... 51% 163M 6s Step #1: 1162150K .......... .......... .......... .......... .......... 51% 166M 6s Step #1: 1162200K .......... .......... .......... .......... .......... 51% 192M 6s Step #1: 1162250K .......... .......... .......... .......... .......... 51% 198M 6s Step #1: 1162300K .......... .......... .......... .......... .......... 51% 174M 6s Step #1: 1162350K .......... .......... .......... .......... .......... 51% 155M 6s Step #1: 1162400K .......... .......... .......... .......... .......... 51% 188M 6s Step #1: 1162450K .......... .......... .......... .......... .......... 51% 196M 6s Step #1: 1162500K .......... .......... .......... .......... .......... 51% 67.9M 6s Step #1: 1162550K .......... .......... .......... .......... .......... 51% 173M 6s Step #1: 1162600K .......... .......... .......... .......... .......... 51% 231M 6s Step #1: 1162650K .......... .......... .......... .......... .......... 51% 196M 6s Step #1: 1162700K .......... .......... .......... .......... .......... 51% 207M 6s Step #1: 1162750K .......... .......... .......... .......... .......... 51% 155M 6s Step #1: 1162800K .......... .......... .......... .......... .......... 51% 205M 6s Step #1: 1162850K .......... .......... .......... .......... .......... 51% 198M 6s Step #1: 1162900K .......... .......... .......... .......... .......... 51% 191M 6s Step #1: 1162950K .......... .......... .......... .......... .......... 51% 178M 6s Step #1: 1163000K .......... .......... .......... .......... .......... 51% 194M 6s Step #1: 1163050K .......... .......... .......... .......... .......... 51% 208M 6s Step #1: 1163100K .......... .......... .......... .......... .......... 51% 207M 6s Step #1: 1163150K .......... .......... .......... .......... .......... 51% 171M 6s Step #1: 1163200K .......... .......... .......... .......... .......... 51% 198M 6s Step #1: 1163250K .......... .......... .......... .......... .......... 51% 207M 6s Step #1: 1163300K .......... .......... .......... .......... .......... 51% 197M 6s Step #1: 1163350K .......... .......... .......... .......... .......... 51% 166M 6s Step #1: 1163400K .......... .......... .......... .......... .......... 51% 203M 6s Step #1: 1163450K .......... .......... .......... .......... .......... 51% 197M 6s Step #1: 1163500K .......... .......... .......... .......... .......... 51% 208M 6s Step #1: 1163550K .......... .......... .......... .......... .......... 51% 151M 6s Step #1: 1163600K .......... .......... .......... .......... .......... 51% 205M 6s Step #1: 1163650K .......... .......... .......... .......... .......... 51% 187M 6s Step #1: 1163700K .......... .......... .......... .......... .......... 51% 195M 6s Step #1: 1163750K .......... .......... .......... .......... .......... 51% 143M 6s Step #1: 1163800K .......... .......... .......... .......... .......... 51% 172M 6s Step #1: 1163850K .......... .......... .......... .......... .......... 51% 204M 6s Step #1: 1163900K .......... .......... .......... .......... .......... 51% 180M 6s Step #1: 1163950K .......... .......... .......... .......... .......... 51% 177M 6s Step #1: 1164000K .......... .......... .......... .......... .......... 51% 207M 6s Step #1: 1164050K .......... .......... .......... .......... .......... 51% 190M 6s Step #1: 1164100K .......... .......... .......... .......... .......... 51% 199M 6s Step #1: 1164150K .......... .......... .......... .......... .......... 51% 180M 6s Step #1: 1164200K .......... .......... .......... .......... .......... 51% 188M 6s Step #1: 1164250K .......... .......... .......... .......... .......... 51% 203M 6s Step #1: 1164300K .......... .......... .......... .......... .......... 51% 192M 6s Step #1: 1164350K .......... .......... .......... .......... .......... 51% 158M 6s Step #1: 1164400K .......... .......... .......... .......... .......... 51% 200M 6s Step #1: 1164450K .......... .......... .......... .......... .......... 51% 191M 6s Step #1: 1164500K .......... .......... .......... .......... .......... 51% 182M 6s Step #1: 1164550K .......... .......... .......... .......... .......... 51% 53.7M 6s Step #1: 1164600K .......... .......... .......... .......... .......... 51% 197M 6s Step #1: 1164650K .......... .......... .......... .......... .......... 51% 198M 6s Step #1: 1164700K .......... .......... .......... .......... .......... 51% 196M 6s Step #1: 1164750K .......... .......... .......... .......... .......... 51% 175M 6s Step #1: 1164800K .......... .......... .......... .......... .......... 51% 198M 6s Step #1: 1164850K .......... .......... .......... .......... .......... 51% 207M 6s Step #1: 1164900K .......... .......... .......... .......... .......... 51% 197M 6s Step #1: 1164950K .......... .......... .......... .......... .......... 51% 175M 6s Step #1: 1165000K .......... .......... .......... .......... .......... 51% 193M 6s Step #1: 1165050K .......... .......... .......... .......... .......... 51% 200M 6s Step #1: 1165100K .......... .......... .......... .......... .......... 51% 204M 6s Step #1: 1165150K .......... .......... .......... .......... .......... 51% 151M 6s Step #1: 1165200K .......... .......... .......... .......... .......... 51% 186M 6s Step #1: 1165250K .......... .......... .......... .......... .......... 51% 212M 6s Step #1: 1165300K .......... .......... .......... .......... .......... 51% 203M 6s Step #1: 1165350K .......... .......... .......... .......... .......... 51% 172M 6s Step #1: 1165400K .......... .......... .......... .......... .......... 51% 191M 6s Step #1: 1165450K .......... .......... .......... .......... .......... 51% 199M 6s Step #1: 1165500K .......... .......... .......... .......... .......... 51% 188M 6s Step #1: 1165550K .......... .......... .......... .......... .......... 51% 173M 6s Step #1: 1165600K .......... .......... .......... .......... .......... 51% 206M 6s Step #1: 1165650K .......... .......... .......... .......... .......... 51% 188M 6s Step #1: 1165700K .......... .......... .......... .......... .......... 51% 189M 6s Step #1: 1165750K .......... .......... .......... .......... .......... 51% 170M 6s Step #1: 1165800K .......... .......... .......... .......... .......... 51% 199M 6s Step #1: 1165850K .......... .......... .......... .......... .......... 51% 199M 6s Step #1: 1165900K .......... .......... .......... .......... .......... 51% 177M 6s Step #1: 1165950K .......... .......... .......... .......... .......... 51% 167M 6s Step #1: 1166000K .......... .......... .......... .......... .......... 51% 199M 6s Step #1: 1166050K .......... .......... .......... .......... .......... 51% 188M 6s Step #1: 1166100K .......... .......... .......... .......... .......... 51% 198M 6s Step #1: 1166150K .......... .......... .......... .......... .......... 51% 178M 6s Step #1: 1166200K .......... .......... .......... .......... .......... 51% 198M 6s Step #1: 1166250K .......... .......... .......... .......... .......... 51% 196M 6s Step #1: 1166300K .......... .......... .......... .......... .......... 51% 200M 6s Step #1: 1166350K .......... .......... .......... .......... .......... 51% 174M 6s Step #1: 1166400K .......... .......... .......... .......... .......... 51% 210M 6s Step #1: 1166450K .......... .......... .......... .......... .......... 51% 206M 6s Step #1: 1166500K .......... .......... .......... .......... .......... 51% 192M 6s Step #1: 1166550K .......... .......... .......... .......... .......... 51% 178M 6s Step #1: 1166600K .......... .......... .......... .......... .......... 51% 65.7M 6s Step #1: 1166650K .......... .......... .......... .......... .......... 51% 216M 6s Step #1: 1166700K .......... .......... .......... .......... .......... 51% 200M 6s Step #1: 1166750K .......... .......... .......... .......... .......... 51% 164M 6s Step #1: 1166800K .......... .......... .......... .......... .......... 51% 216M 6s Step #1: 1166850K .......... .......... .......... .......... .......... 51% 192M 6s Step #1: 1166900K .......... .......... .......... .......... .......... 51% 190M 6s Step #1: 1166950K .......... .......... .......... .......... .......... 51% 176M 6s Step #1: 1167000K .......... .......... .......... .......... .......... 51% 188M 6s Step #1: 1167050K .......... .......... .......... .......... .......... 51% 215M 6s Step #1: 1167100K .......... .......... .......... .......... .......... 51% 207M 6s Step #1: 1167150K .......... .......... .......... .......... .......... 51% 169M 6s Step #1: 1167200K .......... .......... .......... .......... .......... 51% 200M 6s Step #1: 1167250K .......... .......... .......... .......... .......... 51% 197M 6s Step #1: 1167300K .......... .......... .......... .......... .......... 51% 202M 6s Step #1: 1167350K .......... .......... .......... .......... .......... 51% 183M 6s Step #1: 1167400K .......... .......... .......... .......... .......... 51% 199M 6s Step #1: 1167450K .......... .......... .......... .......... .......... 51% 198M 6s Step #1: 1167500K .......... .......... .......... .......... .......... 51% 225M 6s Step #1: 1167550K .......... .......... .......... .......... .......... 51% 151M 6s Step #1: 1167600K .......... .......... .......... .......... .......... 51% 203M 6s Step #1: 1167650K .......... .......... .......... .......... .......... 51% 202M 6s Step #1: 1167700K .......... .......... .......... .......... .......... 51% 207M 6s Step #1: 1167750K .......... .......... .......... .......... .......... 51% 182M 6s Step #1: 1167800K .......... .......... .......... .......... .......... 51% 190M 6s Step #1: 1167850K .......... .......... .......... .......... .......... 51% 205M 6s Step #1: 1167900K .......... .......... .......... .......... .......... 51% 208M 6s Step #1: 1167950K .......... .......... .......... .......... .......... 51% 165M 6s Step #1: 1168000K .......... .......... .......... .......... .......... 51% 198M 6s Step #1: 1168050K .......... .......... .......... .......... .......... 51% 196M 6s Step #1: 1168100K .......... .......... .......... .......... .......... 51% 193M 6s Step #1: 1168150K .......... .......... .......... .......... .......... 51% 181M 6s Step #1: 1168200K .......... .......... .......... .......... .......... 51% 187M 6s Step #1: 1168250K .......... .......... .......... .......... .......... 51% 190M 6s Step #1: 1168300K .......... .......... .......... .......... .......... 51% 206M 6s Step #1: 1168350K .......... .......... .......... .......... .......... 51% 178M 6s Step #1: 1168400K .......... .......... .......... .......... .......... 51% 203M 6s Step #1: 1168450K .......... .......... .......... .......... .......... 51% 191M 6s Step #1: 1168500K .......... .......... .......... .......... .......... 51% 203M 6s Step #1: 1168550K .......... .......... .......... .......... .......... 51% 169M 6s Step #1: 1168600K .......... .......... .......... .......... .......... 51% 205M 6s Step #1: 1168650K .......... .......... .......... .......... .......... 51% 68.9M 6s Step #1: 1168700K .......... .......... .......... .......... .......... 51% 200M 6s Step #1: 1168750K .......... .......... .......... .......... .......... 51% 181M 6s Step #1: 1168800K .......... .......... .......... .......... .......... 51% 168M 6s Step #1: 1168850K .......... .......... .......... .......... .......... 51% 204M 6s Step #1: 1168900K .......... .......... .......... .......... .......... 51% 196M 6s Step #1: 1168950K .......... .......... .......... .......... .......... 51% 183M 6s Step #1: 1169000K .......... .......... .......... .......... .......... 51% 190M 6s Step #1: 1169050K .......... .......... .......... .......... .......... 51% 176M 6s Step #1: 1169100K .......... .......... .......... .......... .......... 51% 208M 6s Step #1: 1169150K .......... .......... .......... .......... .......... 51% 167M 6s Step #1: 1169200K .......... .......... .......... .......... .......... 51% 196M 6s Step #1: 1169250K .......... .......... .......... .......... .......... 51% 214M 6s Step #1: 1169300K .......... .......... .......... .......... .......... 51% 190M 6s Step #1: 1169350K .......... .......... .......... .......... .......... 51% 180M 6s Step #1: 1169400K .......... .......... .......... .......... .......... 51% 210M 6s Step #1: 1169450K .......... .......... .......... .......... .......... 51% 193M 6s Step #1: 1169500K .......... .......... .......... .......... .......... 51% 195M 6s Step #1: 1169550K .......... .......... .......... .......... .......... 51% 178M 6s Step #1: 1169600K .......... .......... .......... .......... .......... 51% 185M 6s Step #1: 1169650K .......... .......... .......... .......... .......... 51% 184M 6s Step #1: 1169700K .......... .......... .......... .......... .......... 51% 198M 6s Step #1: 1169750K .......... .......... .......... .......... .......... 51% 179M 6s Step #1: 1169800K .......... .......... .......... .......... .......... 51% 208M 6s Step #1: 1169850K .......... .......... .......... .......... .......... 51% 192M 6s Step #1: 1169900K .......... .......... .......... .......... .......... 51% 205M 6s Step #1: 1169950K .......... .......... .......... .......... .......... 51% 181M 6s Step #1: 1170000K .......... .......... .......... .......... .......... 51% 221M 6s Step #1: 1170050K .......... .......... .......... .......... .......... 51% 189M 6s Step #1: 1170100K .......... .......... .......... .......... .......... 51% 193M 6s Step #1: 1170150K .......... .......... .......... .......... .......... 51% 178M 6s Step #1: 1170200K .......... .......... .......... .......... .......... 51% 203M 6s Step #1: 1170250K .......... .......... .......... .......... .......... 51% 200M 6s Step #1: 1170300K .......... .......... .......... .......... .......... 51% 204M 6s Step #1: 1170350K .......... .......... .......... .......... .......... 51% 158M 6s Step #1: 1170400K .......... .......... .......... .......... .......... 51% 210M 6s Step #1: 1170450K .......... .......... .......... .......... .......... 51% 213M 6s Step #1: 1170500K .......... .......... .......... .......... .......... 51% 216M 6s Step #1: 1170550K .......... .......... .......... .......... .......... 51% 180M 6s Step #1: 1170600K .......... .......... .......... .......... .......... 51% 183M 6s Step #1: 1170650K .......... .......... .......... .......... .......... 51% 189M 6s Step #1: 1170700K .......... .......... .......... .......... .......... 51% 68.4M 6s Step #1: 1170750K .......... .......... .......... .......... .......... 51% 157M 6s Step #1: 1170800K .......... .......... .......... .......... .......... 51% 213M 6s Step #1: 1170850K .......... .......... .......... .......... .......... 51% 194M 6s Step #1: 1170900K .......... .......... .......... .......... .......... 51% 216M 6s Step #1: 1170950K .......... .......... .......... .......... .......... 51% 161M 6s Step #1: 1171000K .......... .......... .......... .......... .......... 51% 220M 6s Step #1: 1171050K .......... .......... .......... .......... .......... 51% 221M 6s Step #1: 1171100K .......... .......... .......... .......... .......... 51% 185M 6s Step #1: 1171150K .......... .......... .......... .......... .......... 51% 162M 6s Step #1: 1171200K .......... .......... .......... .......... .......... 51% 215M 6s Step #1: 1171250K .......... .......... .......... .......... .......... 51% 208M 6s Step #1: 1171300K .......... .......... .......... .......... .......... 51% 207M 6s Step #1: 1171350K .......... .......... .......... .......... .......... 51% 198M 6s Step #1: 1171400K .......... .......... .......... .......... .......... 51% 182M 6s Step #1: 1171450K .......... .......... .......... .......... .......... 51% 209M 6s Step #1: 1171500K .......... .......... .......... .......... .......... 52% 210M 6s Step #1: 1171550K .......... .......... .......... .......... .......... 52% 171M 6s Step #1: 1171600K .......... .......... .......... .......... .......... 52% 186M 6s Step #1: 1171650K .......... .......... .......... .......... .......... 52% 204M 6s Step #1: 1171700K .......... .......... .......... .......... ...[91m....... 52% 207M 6s Step #1: 1171750K .......... .......... .......... .......... .......... 52% 188M 6s Step #1: 1171800K .......... .......... .......... .......... .......... 52% 206M 6s Step #1: 1171850K .......... .......... .......... .......... .......... 52% 201M 6s Step #1: 1171900K .......... .......... .......... .......... .......... 52% 199M 6s Step #1: 1171950K .......... .......... .......... .......... .......... 52% 167M 6s Step #1: 1172000K .......... .......... .......... .......... .......... 52% 182M 6s Step #1: 1172050K .......... .......... .......... .......... .......... 52% 190M 6s Step #1: 1172100K .......... .......... .......... .......... .......... 52% 186M 6s Step #1: 1172150K .......... .......... .......... .......... .......... 52% 170M 6s Step #1: 1172200K .......... .......... .......... .......... .......... 52% 205M 6s Step #1: 1172250K .......... .......... .......... .......... .......... 52% 197M 6s Step #1: 1172300K .......... .......... .......... .......... .......... 52% 193M 6s Step #1: 1172350K .......... .......... .......... .......... .......... 52% 173M 6s Step #1: 1172400K .......... .......... .......... .......... .......... 52% 197M 6s Step #1: 1172450K .......... .......... .......... .......... .......... 52% 192M 6s Step #1: 1172500K .......... .......... .......... .......... .......... 52% 187M 6s Step #1: 1172550K .......... .......... .......... .......... .......... 52% 181M 6s Step #1: 1172600K .......... .......... .......... .......... .......... 52% 186M 6s Step #1: 1172650K .......... .......... .......... .......... .......... 52% 189M 6s Step #1: 1172700K .......... .......... .......... .......... .......... 52% 183M 6s Step #1: 1172750K .......... .......... .......... .......... .......... 52% 63.7M 6s Step #1: 1172800K .......... .......... .......... .......... .......... 52% 201M 6s Step #1: 1172850K .......... .......... .......... .......... .......... 52% 191M 6s Step #1: 1172900K .......... .......... .......... .......... .......... 52% 193M 6s Step #1: 1172950K .......... .......... .......... .......... .......... 52% 184M 6s Step #1: 1173000K .......... .......... .......... .......... .......... 52% 197M 6s Step #1: 1173050K .......... .......... .......... .......... .......... 52% 196M 6s Step #1: 1173100K .......... .......... .......... .......... .......... 52% 212M 6s Step #1: 1173150K .......... .......... .......... .......... .......... 52% 165M 6s Step #1: 1173200K .......... .......... .......... .......... .......... 52% 211M 6s Step #1: 1173250K .......... .......... .......... .......... .......... 52% 206M 6s Step #1: 1173300K .......... .......... .......... .......... .......... 52% 217M 6s Step #1: 1173350K .......... .......... .......... .......... .......... 52% 161M 6s Step #1: 1173400K .......... .......... .......... .......... .......... 52% 170M 6s Step #1: 1173450K .......... .......... .......... .......... .......... 52% 210M 6s Step #1: 1173500K .......... .......... .......... .......... .......... 52% 176M 6s Step #1: 1173550K .......... .......... .......... .......... .......... 52% 167M 6s Step #1: 1173600K .......... .......... .......... .......... .......... 52% 202M 6s Step #1: 1173650K .......... .......... .......... .......... .......... 52% 184M 6s Step #1: 1173700K .......... .......... .......... .......... .......... 52% 209M 6s Step #1: 1173750K .......... .......... .......... .......... .......... 52% 187M 6s Step #1: 1173800K .......... .......... .......... .......... .......... 52% 201M 6s Step #1: 1173850K .......... .......... .......... .......... .......... 52% 207M 6s Step #1: 1173900K .......... .......... .......... .......... .......... 52% 176M 6s Step #1: 1173950K .......... .......... .......... .......... .......... 52% 125M 6s Step #1: 1174000K .......... .......... .......... .......... .......... 52% 184M 6s Step #1: 1174050K .......... .......... .......... .......... .......... 52% 201M 6s Step #1: 1174100K .......... .......... .......... .......... .......... 52% 197M 6s Step #1: 1174150K .......... .......... .......... .......... .......... 52% 138M 6s Step #1: 1174200K .......... .......... .......... .......... .......... 52% 177M 6s Step #1: 1174250K .......... .......... .......... .......... .......... 52% 153M 6s Step #1: 1174300K .......... .......... .......... .......... .......... 52% 149M 6s Step #1: 1174350K .......... .......... .......... .......... .......... 52% 108M 6s Step #1: 1174400K .......... .......... .......... .......... .......... 52% 128M 6s Step #1: 1174450K .......... .......... .......... .......... .......... 52% 126M 6s Step #1: 1174500K .......... .......... .......... .......... .......... 52% 143M 6s Step #1: 1174550K .......... .......... .......... .......... .......... 52% 124M 6s Step #1: 1174600K .......... .......... .......... .......... .......... 52% 132M 6s Step #1: 1174650K .......... .......... .......... .......... .......... 52% 123M 6s Step #1: 1174700K .......... .......... .......... .......... .......... 52% 121M 6s Step #1: 1174750K .......... .......... .......... .......... .......... 52% 117M 6s Step #1: 1174800K .......... .......... .......... .......... .......... 52% 63.3M 6s Step #1: 1174850K .......... .......... .......... .......... .......... 52% 179M 6s Step #1: 1174900K .......... .......... .......... .......... .......... 52% 193M 6s Step #1: 1174950K .......... .......... .......... .......... .......... 52% 171M 6s Step #1: 1175000K .......... .......... .......... .......... .......... 52% 220M 6s Step #1: 1175050K .......... .......... .......... .......... .......... 52% 197M 6s Step #1: 1175100K .......... .......... .......... .......... .......... 52% 190M 6s Step #1: 1175150K .......... .......... .......... .......... .......... 52% 173M 6s Step #1: 1175200K .......... .......... .......... .......... .......... 52% 210M 6s Step #1: 1175250K .......... .......... .......... .......... .......... 52% 230M 6s Step #1: 1175300K .......... .......... .......... .......... .......... 52% 185M 6s Step #1: 1175350K .......... .......... .......... .......... .......... 52% 151M 6s Step #1: 1175400K .......... .......... .......... .......... .......... 52% 211M 6s Step #1: 1175450K .......... .......... .......... .......... .......... 52% 198M 6s Step #1: 1175500K .......... .......... .......... .......... .......... 52% 182M 6s Step #1: 1175550K .......... .......... .......... .......... .......... 52% 168M 6s Step #1: 1175600K .......... .......... .......... .......... .......... 52% 199M 6s Step #1: 1175650K .......... .......... .......... .......... .......... 52% 195M 6s Step #1: 1175700K .......... .......... .......... .......... .......... 52% 186M 6s Step #1: 1175750K .......... .......... .......... .......... .......... 52% 186M 6s Step #1: 1175800K .......... .......... .......... .......... .......... 52% 209M 6s Step #1: 1175850K .......... .......... .......... .......... .......... 52% 183M 6s Step #1: 1175900K .......... .......... .......... .......... .......... 52% 202M 6s Step #1: 1175950K .......... .......... .......... .......... .......... 52% 175M 6s Step #1: 1176000K .......... .......... .......... .......... .......... 52% 188M 6s Step #1: 1176050K .......... .......... .......... .......... .......... 52% 189M 6s Step #1: 1176100K .......... .......... .......... .......... .......... 52% 170M 6s Step #1: 1176150K .......... .......... .......... .......... .......... 52% 178M 6s Step #1: 1176200K .......... .......... .......... .......... .......... 52% 203M 6s Step #1: 1176250K .......... .......... .......... .......... .......... 52% 187M 6s Step #1: 1176300K .......... .......... .......... .......... .......... 52% 208M 6s Step #1: 1176350K .......... .......... .......... .......... .......... 52% 171M 6s Step #1: 1176400K .......... .......... .......... .......... .......... 52% 207M 6s Step #1: 1176450K .......... .......... .......... .......... .......... 52% 204M 6s Step #1: 1176500K .......... .......... .......... .......... .......... 52% 186M 6s Step #1: 1176550K .......... .......... .......... .......... .......... 52% 170M 6s Step #1: 1176600K .......... .......... .......... .......... .......... 52% 203M 6s Step #1: 1176650K .......... .......... .......... .......... .......... 52% 191M 6s Step #1: 1176700K .......... .......... .......... .......... .......... 52% 205M 6s Step #1: 1176750K .......... .......... .......... .......... .......... 52% 165M 6s Step #1: 1176800K .......... .......... .......... .......... .......... 52% 204M 6s Step #1: 1176850K .......... .......... .......... .......... .......... 52% 66.8M 6s Step #1: 1176900K .......... .......... .......... .......... .......... 52% 191M 6s Step #1: 1176950K .......... .......... .......... .......... .......... 52% 181M 6s Step #1: 1177000K .......... .......... .......... .......... .......... 52% 199M 6s Step #1: 1177050K .......... .......... .......... .......... .......... 52% 219M 6s Step #1: 1177100K .......... .......... .......... .......... .......... 52% 212M 6s Step #1: 1177150K .......... .......... .......... .......... .......... 52% 170M 6s Step #1: 1177200K .......... .......... .......... .......... .......... 52% 216M 6s Step #1: 1177250K .......... .......... .......... .......... .......... 52% 196M 6s Step #1: 1177300K .......... .......... .......... .......... .......... 52% 208M 6s Step #1: 1177350K .......... .......... .......... .......... .......... 52% 180M 6s Step #1: 1177400K .......... .......... .......... .......... .......... 52% 211M 6s Step #1: 1177450K .......... .......... .......... .......... .......... 52% 187M 6s Step #1: 1177500K .......... .......... .......... .......... .......... 52% 184M 6s Step #1: 1177550K .......... .......... .......... .......... .......... 52% 170M 6s Step #1: 1177600K .......... .......... .......... .......... .......... 52% 206M 6s Step #1: 1177650K .......... .......... .......... .......... .......... 52% 200M 6s Step #1: 1177700K .......... .......... .......... .......... .......... 52% 208M 6s Step #1: 1177750K .......... .......... .......... .......... .......... 52% 182M 6s Step #1: 1177800K .......... .......... .......... .......... .......... 52% 192M 6s Step #1: 1177850K .......... .......... .......... .......... .......... 52% 210M 6s Step #1: 1177900K .......... .......... .......... .......... .......... 52% 183M 6s Step #1: 1177950K .......... .......... .......... .......... .......... 52% 160M 6s Step #1: 1178000K .......... .......... .......... .......... .......... 52% 191M 6s Step #1: 1178050K .......... .......... .......... .......... .......... 52% 211M 6s Step #1: 1178100K .......... .......... .......... .......... .......... 52% 192M 6s Step #1: 1178150K .......... .......... .......... .......... .......... 52% 179M 6s Step #1: 1178200K .......... .......... .......... .......... .......... 52% 208M 6s Step #1: 1178250K .......... .......... .......... .......... .......... 52% 190M 6s Step #1: 1178300K .......... .......... .......... .......... .......... 52% 198M 6s Step #1: 1178350K .......... .......... .......... .......... .......... 52% 158M 6s Step #1: 1178400K .......... .......... .......... .......... .......... 52% 201M 6s Step #1: 1178450K .......... .......... .......... .......... .......... 52% 184M 6s Step #1: 1178500K .......... .......... .......... .......... .......... 52% 205M 6s Step #1: 1178550K .......... .......... .......... .......... .......... 52% 172M 6s Step #1: 1178600K .......... .......... .......... .......... .......... 52% 207M 6s Step #1: 1178650K .......... .......... .......... .......... .......... 52% 204M 6s Step #1: 1178700K .......... .......... .......... .......... .......... 52% 198M 6s Step #1: 1178750K .......... .......... .......... .......... .......... 52% 165M 6s Step #1: 1178800K .......... .......... .......... .......... .......... 52% 191M 6s Step #1: 1178850K .......... .......... .......... .......... .......... 52% 203M 6s Step #1: 1178900K .......... .......... .......... .......... .......... 52% 68.9M 6s Step #1: 1178950K .......... .......... .......... .......... .......... 52% 217M 6s Step #1: 1179000K .......... .......... .......... .......... .......... 52% 210M 6s Step #1: 1179050K .......... .......... .......... .......... .......... 52% 190M 6s Step #1: 1179100K .......... .......... .......... .......... .......... 52% 206M 6s Step #1: 1179150K .......... .......... .......... .......... .......... 52% 176M 6s Step #1: 1179200K .......... .......... .......... .......... .......... 52% 206M 6s Step #1: 1179250K .......... .......... .......... .......... .......... 52% 204M 6s Step #1: 1179300K .......... .......... .......... .......... .......... 52% 191M 6s Step #1: 1179350K .......... .......... .......... .......... .......... 52% 168M 6s Step #1: 1179400K .......... .......... .......... .......... .......... 52% 192M 6s Step #1: 1179450K .......... .......... .......... .......... .......... 52% 188M 6s Step #1: 1179500K .......... .......... .......... .......... .......... 52% 207M 6s Step #1: 1179550K .......... .......... .......... .......... .......... 52% 166M 6s Step #1: 1179600K .......... .......... .......... .......... .......... 52% 185M 6s Step #1: 1179650K .......... .......... .......... .......... .......... 52% 200M 6s Step #1: 1179700K .......... .......... .......... .......... .......... 52% 206M 6s Step #1: 1179750K .......... .......... .......... .......... .......... 52% 175M 6s Step #1: 1179800K .......... .......... .......... .......... .......... 52% 163M 6s Step #1: 1179850K .......... .......... .......... .......... .......... 52% 176M 6s Step #1: 1179900K .......... .......... .......... .......... .......... 52% 200M 6s Step #1: 1179950K .......... .......... .......... .......... .......... 52% 153M 6s Step #1: 1180000K .......... .......... .......... .......... .......... 52% 206M 6s Step #1: 1180050K .......... .......... .......... .......... .......... 52% 186M 6s Step #1: 1180100K .......... .......... .......... .......... .......... 52% 224M 6s Step #1: 1180150K .......... .......... .......... .......... .......... 52% 151M 6s Step #1: 1180200K .......... .......... .......... .......... .......... 52% 197M 6s Step #1: 1180250K .......... .......... .......... .......... .......... 52% 206M 6s Step #1: 1180300K .......... .......... .......... .......... .......... 52% 209M 6s Step #1: 1180350K .......... .......... .......... .......... .......... 52% 162M 6s Step #1: 1180400K .......... .......... .......... .......... .......... 52% 207M 6s Step #1: 1180450K .......... .......... .......... .......... .......... 52% 217M 6s Step #1: 1180500K .......... .......... .......... .......... .......... 52% 214M 6s Step #1: 1180550K .......... .......... .......... .......... .......... 52% 183M 6s Step #1: 1180600K .......... .......... .......... .......... .......... 52% 183M 6s Step #1: 1180650K .......... .......... .......... .......... .......... 52% 207M 6s Step #1: 1180700K .......... .......... .......... .......... .......... 52% 186M 6s Step #1: 1180750K .......... .......... .......... .......... .......... 52% 155M 6s Step #1: 1180800K .......... .......... .......... .......... .......... 52% 204M 6s Step #1: 1180850K .......... .......... .......... .......... .......... 52% 184M 6s Step #1: 1180900K .......... .......... .......... .......... .......... 52% 206M 6s Step #1: 1180950K .......... .......... .......... .......... .......... 52% 67.2M 6s Step #1: 1181000K .......... .......... .......... .......... .......... 52% 198M 6s Step #1: 1181050K .......... .......... .......... .......... .......... 52% 205M 6s Step #1: 1181100K .......... .......... .......... .......... .......... 52% 202M 6s Step #1: 1181150K .......... .......... .......... .......... .......... 52% 185M 6s Step #1: 1181200K .......... .......... .......... .......... .......... 52% 208M 6s Step #1: 1181250K .......... .......... .......... .......... .......... 52% 192M 6s Step #1: 1181300K .......... .......... .......... .......... .......... 52% 183M 6s Step #1: 1181350K .......... .......... .......... .......... .......... 52% 170M 6s Step #1: 1181400K .......... .......... .......... .......... .......... 52% 212M 6s Step #1: 1181450K .......... .......... .......... .......... .......... 52% 205M 6s Step #1: 1181500K .......... .......... .......... .......... .......... 52% 202M 6s Step #1: 1181550K .......... .......... .......... .......... .......... 52% 156M 6s Step #1: 1181600K .......... .......... .......... .......... .......... 52% 197M 6s Step #1: 1181650K .......... .......... .......... .......... .......... 52% 203M 6s Step #1: 1181700K .......... .......... .......... .......... .......... 52% 203M 6s Step #1: 1181750K .......... .......... .......... .......... .......... 52% 172M 6s Step #1: 1181800K .......... .......... .......... .......... .......... 52% 183M 6s Step #1: 1181850K .......... .......... .......... .......... .......... 52% 186M 6s Step #1: 1181900K .......... .......... .......... .......... .......... 52% 205M 6s Step #1: 1181950K .......... .......... .......... .......... .......... 52% 173M 6s Step #1: 1182000K .......... .......... .......... .......... .......... 52% 204M 6s Step #1: 1182050K .......... .......... .......... .......... .......... 52% 154M 6s Step #1: 1182100K .......... .......... .......... .......... .......... 52% 153M 6s Step #1: 1182150K .......... .......... .......... .......... .......... 52% 176M 6s Step #1: 1182200K .......... .......... .......... .......... .......... 52% 166M 6s Step #1: 1182250K .......... .......... .......... .......... .......... 52% 127M 6s Step #1: 1182300K .......... .......... .......... .......... .......... 52% 140M 6s Step #1: 1182350K .......... .......... .......... .......... .......... 52% 140M 6s Step #1: 1182400K .......... .......... .......... .......... .......... 52% 137M 6s Step #1: 1182450K .......... .......... .......... .......... .......... 52% 139M 6s Step #1: 1182500K .......... .......... .......... .......... .......... 52% 126M 6s Step #1: 1182550K .......... .......... .......... .......... .......... 52% 120M 6s Step #1: 1182600K .......... .......... .......... .......... .......... 52% 119M 6s Step #1: 1182650K .......... .......... .......... .......... .......... 52% 134M 6s Step #1: 1182700K .......... .......... .......... .......... .......... 52% 154M 6s Step #1: 1182750K .......... .......... .......... .......... .......... 52% 113M 6s Step #1: 1182800K .......... .......... .......... .......... .......... 52% 146M 6s Step #1: 1182850K .......... .......... .......... .......... .......... 52% 149M 6s Step #1: 1182900K .......... .......... .......... .......... .......... 52% 122M 6s Step #1: 1182950K .......... .......... .......... .......... .......... 52% 52.7M 6s Step #1: 1183000K .......... .......... .......... .......... .......... 52% 201M 6s Step #1: 1183050K .......... .......... .......... .......... .......... 52% 222M 6s Step #1: 1183100K .......... .......... .......... .......... .......... 52% 204M 6s Step #1: 1183150K .......... .......... .......... .......... .......... 52% 153M 6s Step #1: 1183200K .......... .......... .......... .......... .......... 52% 209M 6s Step #1: 1183250K .......... .......... .......... .......... .......... 52% 196M 6s Step #1: 1183300K .......... .......... .......... .......... .......... 52% 222M 6s Step #1: 1183350K .......... .......... .......... .......... .......... 52% 173M 6s Step #1: 1183400K .......... .......... .......... .......... .......... 52% 190M 6s Step #1: 1183450K .......... .......... .......... .......... .......... 52% 180M 6s Step #1: 1183500K .......... .......... .......... .......... .......... 52% 219M 6s Step #1: 1183550K .......... .......... .......... .......... .......... 52% 173M 6s Step #1: 1183600K .......... .......... .......... .......... .......... 52% 205M 6s Step #1: 1183650K .......... .......... .......... .......... .......... 52% 197M 6s Step #1: 1183700K .......... .......... .......... .......... .......... 52% 196M 6s Step #1: 1183750K .......... .......... .......... .......... .......... 52% 183M 6s Step #1: 1183800K .......... .......... .......... .......... .......... 52% 187M 6s Step #1: 1183850K .......... .......... .......... .......... .......... 52% 189M 6s Step #1: 1183900K .......... .......... .......... .......... .......... 52% 189M 6s Step #1: 1183950K .......... .......... .......... .......... .......... 52% 163M 6s Step #1: 1184000K .......... .......... .......... .......... .......... 52% 219M 6s Step #1: 1184050K .......... .......... .......... .......... .......... 52% 188M 6s Step #1: 1184100K .......... .......... .......... .......... .......... 52% 204M 6s Step #1: 1184150K .......... .......... .......... .......... .......... 52% 186M 6s Step #1: 1184200K .......... .......... .......... .......... .......... 52% 142M 6s Step #1: 1184250K .......... .......... .......... .......... .......... 52% 191M 6s Step #1: 1184300K .......... .......... .......... .......... .......... 52% 171M 6s Step #1: 1184350K .......... .......... .......... .......... .......... 52% 161M 6s Step #1: 1184400K .......... .......... .......... .......... .......... 52% 191M 6s Step #1: 1184450K .......... .......... .......... .......... .......... 52% 198M 6s Step #1: 1184500K .......... .......... .......... .......... .......... 52% 185M 6s Step #1: 1184550K .......... .......... .......... .......... .......... 52% 182M 6s Step #1: 1184600K .......... .......... .......... .......... .......... 52% 205M 6s Step #1: 1184650K .......... .......... .......... .......... .......... 52% 201M 6s Step #1: 1184700K .......... .......... .......... .......... .......... 52% 133M 6s Step #1: 1184750K .......... .......... .......... .......... .......... 52% 108M 6s Step #1: 1184800K .......... .......... .......... .......... .......... 52% 194M 6s Step #1: 1184850K .......... .......... .......... .......... .......... 52% 205M 6s Step #1: 1184900K .......... .......... .......... .......... .......... 52% 188M 6s Step #1: 1184950K .......... .......... .......... .......... .......... 52% 166M 6s Step #1: 1185000K .......... .......... .......... .......... .......... 52% 69.2M 6s Step #1: 1185050K .......... .......... .......... .......... .......... 52% 202M 6s Step #1: 1185100K .......... .......... .......... .......... .......... 52% 181M 6s Step #1: 1185150K .......... .......... .......... .......... .......... 52% 175M 6s Step #1: 1185200K .......... .......... .......... .......... .......... 52% 196M 6s Step #1: 1185250K .......... .......... .......... .......... .......... 52% 200M 6s Step #1: 1185300K .......... .......... .......... .......... .......... 52% 160M 6s Step #1: 1185350K .......... .......... .......... .......... .......... 52% 130M 6s Step #1: 1185400K .......... .......... .......... .......... .......... 52% 148M 6s Step #1: 1185450K .......... .......... .......... .......... .......... 52% 132M 6s Step #1: 1185500K .......... .......... .......... .......... .......... 52% 128M 6s Step #1: 1185550K .......... .......... .......... .......... .......... 52% 109M 6s Step #1: 1185600K .......... .......... .......... .......... .......... 52% 143M 6s Step #1: 1185650K .......... .......... .......... .......... .......... 52% 145M 6s Step #1: 1185700K .......... .......... .......... .......... .......... 52% 108M 6s Step #1: 1185750K .......... .......... .......... .......... .......... 52% 116M 6s Step #1: 1185800K .......... .......... .......... .......... .......... 52% 126M 6s Step #1: 1185850K .......... .......... .......... .......... .......... 52% 129M 6s Step #1: 1185900K .......... .......... .......... .......... .......... 52% 131M 6s Step #1: 1185950K .......... .......... .......... .......... .......... 52% 108M 6s Step #1: 1186000K .......... .......... .......... .......... .......... 52% 133M 6s Step #1: 1186050K .......... .......... .......... .......... .......... 52% 151M 6s Step #1: 1186100K .......... .......... .......... .......... .......... 52% 148M 6s Step #1: 1186150K .......... .......... .......... .......... .......... 52% 125M 6s Step #1: 1186200K .......... .......... .......... .......... .......... 52% 113M 6s Step #1: 1186250K .......... .......... .......... .......... .......... 52% 146M 6s Step #1: 1186300K .......... .......... .......... .......... .......... 52% 135M 6s Step #1: 1186350K .......... .......... .......... .......... .......... 52% 123M 6s Step #1: 1186400K .......... .......... .......... .......... .......... 52% 144M 6s Step #1: 1186450K .......... .......... .......... .......... .......... 52% 137M 6s Step #1: 1186500K .......... .......... .......... .......... .......... 52% 136M 6s Step #1: 1186550K .......... .......... .......... .......... .......... 52% 130M 6s Step #1: 1186600K .......... .......... .......... .......... .......... 52% 150M 6s Step #1: 1186650K .......... .......... .......... .......... .......... 52% 141M 6s Step #1: 1186700K .......... .......... .......... .......... .......... 52% 134M 6s Step #1: 1186750K .......... .......... .......... .......... .......... 52% 112M 6s Step #1: 1186800K .......... .......... .......... .......... .......... 52% 144M 6s Step #1: 1186850K .......... .......... .......... .......... .......... 52% 149M 6s Step #1: 1186900K .......... .......... .......... .......... .......... 52% 121M 6s Step #1: 1186950K .......... .......... .......... .......... .......... 52% 127M 6s Step #1: 1187000K .......... .......... .......... .......... .......... 52% 139M 6s Step #1: 1187050K .......... .......... .......... .......... .......... 52% 56.7M 6s Step #1: 1187100K .......... .......... .......... .......... .......... 52% 163M 6s Step #1: 1187150K .......... .......... .......... .......... .......... 52% 153M 6s Step #1: 1187200K .......... .......... .......... .......... .......... 52% 141M 6s Step #1: 1187250K .......... .......... .......... .......... .......... 52% 132M 6s Step #1: 1187300K .......... .......... .......... .......... .......... 52% 141M 6s Step #1: 1187350K .......... .......... .......... .......... .......... 52% 126M 6s Step #1: 1187400K .......... .......... .......... .......... .......... 52% 146M 6s Step #1: 1187450K .......... .......... .......... .......... .......... 52% 149M 6s Step #1: 1187500K .......... .......... .......... .......... .......... 52% 131M 6s Step #1: 1187550K .......... .......... .......... .......... .......... 52% 110M 6s Step #1: 1187600K .......... .......... .......... .......... .......... 52% 147M 6s Step #1: 1187650K .......... .......... .......... .......... .......... 52% 137M 6s Step #1: 1187700K .......... .......... .......... .......... .......... 52% 128M 6s Step #1: 1187750K .......... .......... .......... .......... .......... 52% 121M 6s Step #1: 1187800K .......... .......... .......... .......... .......... 52% 139M 6s Step #1: 1187850K .......... .......... .......... .......... .......... 52% 132M 6s Step #1: 1187900K .......... .......... .......... .......... .......... 52% 143M 6s Step #1: 1187950K .......... .......... .......... .......... .......... 52% 116M 6s Step #1: 1188000K .......... .......... .......... .......... .......... 52% 128M 6s Step #1: 1188050K .......... .......... .......... .......... .......... 52% 138M 6s Step #1: 1188100K .......... .......... .......... .......... .......... 52% 138M 6s Step #1: 1188150K .......... .......... .......... .......... .......... 52% 134M 6s Step #1: 1188200K .......... .......... .......... .......... .......... 52% 96.8M 6s Step #1: 1188250K .......... .......... .......... .......... .......... 52% 119M 6s Step #1: 1188300K .......... .......... .......... .......... .......... 52% 157M 6s Step #1: 1188350K .......... .......... .......... .......... .......... 52% 116M 6s Step #1: 1188400K .......... .......... .......... .......... .......... 52% 134M 6s Step #1: 1188450K .......... .......... .......... .......... .......... 52% 120M 6s Step #1: 1188500K .......... .......... .......... .......... .......... 52% 127M 6s Step #1: 1188550K .......... .......... .......... .......... .......... 52% 134M 6s Step #1: 1188600K .......... .......... .......... .......... .......... 52% 138M 6s Step #1: 1188650K .......... .......... .......... .......... .......... 52% 148M 6s Step #1: 1188700K .......... .......... .......... .......... .......... 52% 147M 6s Step #1: 1188750K .......... .......... .......... .......... .......... 52% 110M 6s Step #1: 1188800K .......... .......... .......... .......... .......... 52% 143M 6s Step #1: 1188850K .......... .......... .......... .......... .......... 52% 137M 6s Step #1: 1188900K .......... .......... .......... .......... .......... 52% 144M 6s Step #1: 1188950K .......... .......... .......... .......... .......... 52% 126M 6s Step #1: 1189000K .......... .......... .......... .......... .......... 52% 119M 6s Step #1: 1189050K .......... .......... .......... .......... .......... 52% 129M 6s Step #1: 1189100K .......... .......... .......... .......... .......... 52% 59.4M 6s Step #1: 1189150K .......... .......... .......... .......... .......... 52% 119M 6s Step #1: 1189200K .......... .......... .......... .......... .......... 52% 189M 6s Step #1: 1189250K .......... .......... .......... .......... .......... 52% 213M 6s Step #1: 1189300K .......... .......... .......... .......... .......... 52% 181M 6s Step #1: 1189350K .......... .......... .......... .......... .......... 52% 174M 6s Step #1: 1189400K .......... .......... .......... .......... .......... 52% 192M 6s Step #1: 1189450K .......... .......... .......... .......... .......... 52% 184M 6s Step #1: 1189500K .......... .......... .......... .......... .......... 52% 163M 6s Step #1: 1189550K .......... .......... .......... .......... .......... 52% 124M 6s Step #1: 1189600K .......... .......... .......... .......... .......... 52% 170M 6s Step #1: 1189650K .......... .......... .......... .......... .......... 52% 184M 6s Step #1: 1189700K .......... .......... .......... .......... .......... 52% 188M 6s Step #1: 1189750K .......... .......... .......... .......... .......... 52% 175M 6s Step #1: 1189800K .......... .......... .......... .......... .......... 52% 195M 6s Step #1: 1189850K .......... .......... .......... .......... .......... 52% 221M 6s Step #1: 1189900K .......... .......... .......... .......... .......... 52% 200M 6s Step #1: 1189950K .......... .......... .......... .......... .......... 52% 162M 6s Step #1: 1190000K .......... .......... .......... .......... .......... 52% 192M 6s Step #1: 1190050K .......... .......... .......... .......... .......... 52% 194M 6s Step #1: 1190100K .......... .......... .......... .......... .......... 52% 204M 6s Step #1: 1190150K .......... .......... .......... .......... .......... 52% 178M 6s Step #1: 1190200K .......... .......... .......... .......... .......... 52% 206M 6s Step #1: 1190250K .......... .......... .......... .......... .......... 52% 65.5M 6s Step #1: 1190300K .......... .......... .......... .......... .......... 52% 195M 6s Step #1: 1190350K .......... .......... .......... .......... .......... 52% 214M 6s Step #1: 1190400K .......... .......... .......... .......... .......... 52% 244M 6s Step #1: 1190450K .......... .......... .......... .......... .......... 52% 244M 6s Step #1: 1190500K .......... .......... .......... .......... .......... 52% 248M 6s Step #1: 1190550K .......... .......... .......... .......... .......... 52% 234M 6s Step #1: 1190600K .......... .......... .......... .......... .......... 52% 229M 6s Step #1: 1190650K .......... .......... .......... .......... .......... 52% 233M 6s Step #1: 1190700K .......... .......... .......... .......... .......... 52% 227M 6s Step #1: 1190750K .......... .......... .......... .......... .......... 52% 196M 6s Step #1: 1190800K .......... .......... .......... .......... .......... 52% 226M 6s Step #1: 1190850K .......... .......... .......... .......... .......... 52% 253M 6s Step #1: 1190900K .......... .......... .......... .......... .......... 52% 247M 6s Step #1: 1190950K .......... .......... .......... .......... .......... 52% 215M 6s Step #1: 1191000K .......... .......... .......... .......... .......... 52% 245M 6s Step #1: 1191050K .......... .......... .......... .......... .......... 52% 248M 6s Step #1: 1191100K .......... .......... .......... .......... .......... 52% 220M 6s Step #1: 1191150K .......... .......... .......... .......... .......... 52% 65.4M 6s Step #1: 1191200K .......... .......... .......... .......... .......... 52% 216M 6s Step #1: 1191250K .......... .......... .......... .......... .......... 52% 219M 6s Step #1: 1191300K .......... .......... .......... .......... .......... 52% 221M 6s Step #1: 1191350K .......... .......... .......... .......... .......... 52% 179M 6s Step #1: 1191400K .......... .......... .......... .......... .......... 52% 206M 6s Step #1: 1191450K .......... .......... .......... .......... .......... 52% 208M 6s Step #1: 1191500K .......... .......... .......... .......... .......... 52% 199M 6s Step #1: 1191550K .......... .......... .......... .......... .......... 52% 170M 6s Step #1: 1191600K .......... .......... .......... .......... .......... 52% 195M 6s Step #1: 1191650K .......... .......... .......... .......... .......... 52% 214M 6s Step #1: 1191700K .......... .......... .......... .......... .......... 52% 197M 6s Step #1: 1191750K .......... .......... .......... .......... .......... 52% 182M 6s Step #1: 1191800K .......... .......... .......... .......... .......... 52% 214M 6s Step #1: 1191850K .......... .......... .......... .......... .......... 52% 204M 6s Step #1: 1191900K .......... .......... .......... .......... .......... 52% 164M 6s Step #1: 1191950K .......... .......... .......... .......... .......... 52% 179M 6s Step #1: 1192000K .......... .......... .......... .......... .......... 52% 215M 6s Step #1: 1192050K .......... .......... .......... .......... .......... 52% 208M 6s Step #1: 1192100K .......... .......... .......... .......... .......... 52% 191M 6s Step #1: 1192150K .......... .......... .......... .......... .......... 52% 182M 6s Step #1: 1192200K .......... .......... .......... .......... .......... 52% 192M 6s Step #1: 1192250K .......... .......... .......... .......... .......... 52% 209M 6s Step #1: 1192300K .......... .......... .......... .......... .......... 52% 210M 6s Step #1: 1192350K .......... .......... .......... .......... .......... 52% 157M 6s Step #1: 1192400K .......... .......... .......... .......... .......... 52% 227M 6s Step #1: 1192450K .......... .......... .......... .......... .......... 52% 192M 6s Step #1: 1192500K .......... .......... .......... .......... .......... 52% 217M 6s Step #1: 1192550K .......... .......... .......... .......... .......... 52% 182M 6s Step #1: 1192600K .......... .......... .......... .......... .......... 52% 205M 6s Step #1: 1192650K .......... .......... .......... .......... .......... 52% 208M 6s Step #1: 1192700K .......... .......... .......... .......... .......... 52% 171M 6s Step #1: 1192750K .......... .......... .......... .......... .......... 52% 160M 6s Step #1: 1192800K .......... .......... .......... .......... .......... 52% 226M 6s Step #1: 1192850K .......... .......... .......... .......... .......... 52% 188M 6s Step #1: 1192900K .......... .......... .......... .......... .......... 52% 215M 6s Step #1: 1192950K .......... .......... .......... .......... .......... 52% 180M 6s Step #1: 1193000K .......... .......... .......... .......... .......... 52% 212M 6s Step #1: 1193050K .......... .......... .......... .......... .......... 52% 184M 6s Step #1: 1193100K .......... .......... .......... .......... .......... 52% 199M 6s Step #1: 1193150K .......... .......... .......... .......... .......... 52% 164M 6s Step #1: 1193200K .......... .......... .......... .......... .......... 52% 68.6M 6s Step #1: 1193250K .......... .......... .......... .......... .......... 52% 218M 6s Step #1: 1193300K .......... .......... .......... .......... .......... 52% 218M 6s Step #1: 1193350K .......... .......... .......... .......... .......... 52% 191M 6s Step #1: 1193400K .......... .......... .......... .......... .......... 52% 181M 6s Step #1: 1193450K .......... .......... .......... .......... .......... 52% 193M 6s Step #1: 1193500K .......... .......... .......... .......... .......... 52% 211M 6s Step #1: 1193550K .......... .......... .......... .......... .......... 52% 156M 6s Step #1: 1193600K .......... .......... .......... .......... .......... 52% 184M 6s Step #1: 1193650K .......... .......... .......... .......... .......... 52% 192M 6s Step #1: 1193700K .......... .......... .......... .......... .......... 52% 205M 6s Step #1: 1193750K .......... .......... .......... .......... .......... 52% 191M 6s Step #1: 1193800K .......... .......... .......... .......... .......... 52% 208M 6s Step #1: 1193850K .......... .......... .......... .......... .......... 52% 200M 6s Step #1: 1193900K .......... .......... .......... .......... .......... 52% 180M 6s Step #1: 1193950K .......... .......... .......... .......... .......... 52% 176M 6s Step #1: 1194000K .......... .......... .......... .......... .......... 53% 209M 6s Step #1: 1194050K .......... .......... .......... .......... .......... 53% 207M 6s Step #1: 1194100K .......... .......... .......... .......... .......... 53% 212M 6s Step #1: 1194150K .......... .......... .......... .......... .......... 53% 129M 6s Step #1: 1194200K .......... .......... .......... .......... .......... 53% 141M 6s Step #1: 1194250K .......... .......... .......... .......... .......... 53% 130M 6s Step #1: 1194300K .......... .......... .......... .......... .......... 53% 140M 6s Step #1: 1194350K .......... .......... .......... .......... .......... 53% 127M 6s Step #1: 1194400K .......... .......... .......... .......... .......... 53% 146M 6s Step #1: 1194450K .......... .......... .......... .......... .......... 53% 141M 6s Step #1: 1194500K .......... .......... .......... .......... .......... 53% 131M 6s Step #1: 1194550K .......... .......... .......... .......... .......... 53% 117M 6s Step #1: 1194600K .......... .......... .......... .......... .......... 53% 148M 6s Step #1: 1194650K .......... .......... .......... .......... .......... 53% 138M 6s Step #1: 1194700K .......... .......... .......... .......... .......... 53% 120M 6s Step #1: 1194750K .......... .......... .......... .......... .......... 53% 141M 6s Step #1: 1194800K .......... .......... .......... .......... .......... 53% 197M 6s Step #1: 1194850K .......... .......... .......... .......... .......... 53% 179M 6s Step #1: 1194900K .......... .......... .......... .......... .......... 53% 176M 6s Step #1: 1194950K .......... .......... .......... .......... .......... 53% 172M 6s Step #1: 1195000K .......... .......... .......... .......... .......... 53% 205M 6s Step #1: 1195050K .......... .......... .......... .......... .......... 53% 128M 6s Step #1: 1195100K .......... .......... .......... .......... .......... 53% 198M 6s Step #1: 1195150K .......... .......... .......... .......... .......... 53% 185M 6s Step #1: 1195200K .......... .......... .......... .......... .......... 53% 149M 6s Step #1: 1195250K .......... .......... .......... .......... .......... 53% 68.9M 6s Step #1: 1195300K .......... .......... .......... .......... .......... 53% 197M 6s Step #1: 1195350K .......... .......... .......... .......... .......... 53% 139M 6s Step #1: 1195400K .......... .......... .......... .......... .......... 53% 123M 6s Step #1: 1195450K .......... .......... .......... .......... .......... 53% 121M 6s Step #1: 1195500K .......... .......... .......... .......... .......... 53% 151M 6s Step #1: 1195550K .......... .......... .......... .......... .......... 53% 129M 6s Step #1: 1195600K .......... .......... .......... .......... .......... 53% 121M 6s Step #1: 1195650K .......... .......... .......... .......... .......... 53% 152M 6s Step #1: 1195700K .......... .......... .......... .......... .......... 53% 117M 6s Step #1: 1195750K .......... .......... .......... .......... .......... 53% 146M 6s Step #1: 1195800K .......... .......... .......... .......... .......... 53% 186M 6s Step #1: 1195850K .......... .......... .......... .......... .......... 53% 193M 6s Step #1: 1195900K .......... .......... .......... .......... .......... 53% 153M 6s Step #1: 1195950K .......... .......... .......... .......... .......... 53% 122M 6s Step #1: 1196000K .......... .......... .......... .......... .......... 53% 117M 6s Step #1: 1196050K .......... .......... .......... .......... .......... 53% 176M 6s Step #1: 1196100K .......... .......... .......... .......... .......... 53% 204M 6s Step #1: 1196150K .......... .......... .......... .......... .......... 53% 155M 6s Step #1: 1196200K .......... .......... .......... .......... .......... 53% 170M 6s Step #1: 1196250K .......... .......... .......... .......... .......... 53% 175M 6s Step #1: 1196300K .......... .......... .......... .......... .......... 53% 198M 6s Step #1: 1196350K .......... .......... .......... .......... .......... 53% 170M 6s Step #1: 1196400K .......... .......... .......... .......... .......... 53% 207M 6s Step #1: 1196450K .......... .......... .......... .......... .......... 53% 186M 6s Step #1: 1196500K .......... .......... .......... .......... .......... 53% 208M 6s Step #1: 1196550K .......... .......... .......... .......... .......... 53% 178M 6s Step #1: 1196600K .......... .......... .......... .......... .......... 53% 187M 6s Step #1: 1196650K .......... .......... .......... .......... .......... 53% 196M 6s Step #1: 1196700K .......... .......... .......... .......... .......... 53% 177M 6s Step #1: 1196750K .......... .......... .......... .......... .......... 53% 170M 6s Step #1: 1196800K .......... .......... .......... .......... .......... 53% 193M 6s Step #1: 1196850K .......... .......... .......... .......... .......... 53% 200M 6s Step #1: 1196900K .......... .......... .......... .......... .......... 53% 210M 6s Step #1: 1196950K .......... .......... .......... .......... .......... 53% 177M 6s Step #1: 1197000K .......... .......... .......... .......... .......... 53% 179M 6s Step #1: 1197050K .......... .......... .......... .......... .......... 53% 196M 6s Step #1: 1197100K .......... .......... .......... .......... .......... 53% 202M 6s Step #1: 1197150K .......... .......... .......... .......... .......... 53% 167M 6s Step #1: 1197200K .......... .......... .......... .......... .......... 53% 194M 6s Step #1: 1197250K .......... .......... .......... .......... .......... 53% 214M 6s Step #1: 1197300K .......... .......... .......... .......... .......... 53% 66.3M 6s Step #1: 1197350K .......... .......... .......... .......... .......... 53% 189M 6s Step #1: 1197400K .......... .......... .......... .......... .......... 53% 194M 6s Step #1: 1197450K .......... .......... .......... .......... .......... 53% 190M 6s Step #1: 1197500K .......... .......... .......... .......... .......... 53% 183M 6s Step #1: 1197550K .......... .......... .......... .......... .......... 53% 171M 6s Step #1: 1197600K .......... .......... .......... .......... .......... 53% 204M 6s Step #1: 1197650K .......... .......... .......... .......... .......... 53% 199M 6s Step #1: 1197700K .......... .......... .......... .......... .......... 53% 198M 6s Step #1: 1197750K .......... .......... .......... .......... .......... 53% 175M 6s Step #1: 1197800K .......... .......... .......... .......... .......... 53% 200M 6s Step #1: 1197850K .......... .......... .......... .......... .......... 53% 202M 6s Step #1: 1197900K .......... .......... .......... .......... .......... 53% 196M 6s Step #1: 1197950K .......... .......... .......... .......... .......... 53% 171M 6s Step #1: 1198000K .......... .......... .......... .......... .......... 53% 193M 6s Step #1: 1198050K .......... .......... .......... .......... .......... 53% 189M 6s Step #1: 1198100K .......... .......... .......... .......... .......... 53% 193M 6s Step #1: 1198150K .......... .......... .......... .......... .......... 53% 180M 6s Step #1: 1198200K .......... .......... .......... .......... .......... 53% 211M 6s Step #1: 1198250K .......... .......... .......... .......... .......... 53% 207M 6s Step #1: 1198300K .......... .......... .......... .......... .......... 53% 208M 6s Step #1: 1198350K .......... .......... .......... .......... .......... 53% 164M 6s Step #1: 1198400K .......... .......... .......... .......... .......... 53% 181M 6s Step #1: 1198450K .......... .......... .......... .......... .......... 53% 210M 6s Step #1: 1198500K .......... .......... .......... .......... .......... 53% 193M 6s Step #1: 1198550K .......... .......... .......... .......... .......... 53% 160M 6s Step #1: 1198600K .......... .......... .......... .......... .......... 53% 196M 6s Step #1: 1198650K .......... .......... .......... .......... .......... 53% 203M 6s Step #1: 1198700K .......... .......... .......... .......... .......... 53% 181M 6s Step #1: 1198750K .......... .......... .......... .......... .......... 53% 155M 6s Step #1: 1198800K .......... .......... .......... .......... .......... 53% 202M 6s Step #1: 1198850K .......... .......... .......... .......... .......... 53% 188M 6s Step #1: 1198900K .......... .......... .......... .......... .......... 53% 196M 6s Step #1: 1198950K .......... .......... .......... .......... .......... 53% 192M 6s Step #1: 1199000K .......... .......... .......... .......... .......... 53% 187M 6s Step #1: 1199050K .......... .......... .......... .......... .......... 53% 203M 6s Step #1: 1199100K .......... .......... .......... .......... .......... 53% 220M 6s Step #1: 1199150K .......... .......... .......... .......... .......... 53% 176M 6s Step #1: 1199200K .......... .......... .......... .......... .......... 53% 202M 6s Step #1: 1199250K .......... .......... .......... .......... .......... 53% 190M 6s Step #1: 1199300K .......... .......... .......... .......... .......... 53% 199M 6s Step #1: 1199350K .......... .......... .......... .......... .......... 53% 64.2M 6s Step #1: 1199400K .......... .......... .......... .......... .......... 53% 212M 6s Step #1: 1199450K .......... .......... .......... .......... .......... 53% 195M 6s Step #1: 1199500K .......... .......... .......... .......... .......... 53% 207M 6s Step #1: 1199550K .......... .......... .......... .......... .......... 53% 152M 6s Step #1: 1199600K .......... .......... .......... .......... .......... 53% 214M 6s Step #1: 1199650K .......... .......... .......... .......... .......... 53% 210M 6s Step #1: 1199700K .......... .......... .......... .......... .......... 53% 196M 6s Step #1: 1199750K .......... .......... .......... .......... .......... 53% 170M 6s Step #1: 1199800K .......... .......... .......... .......... .......... 53% 201M 6s Step #1: 1199850K .......... .......... .......... .......... .......... 53% 204M 6s Step #1: 1199900K .......... .......... .......... .......... .......... 53% 199M 6s Step #1: 1199950K .......... .......... .......... .......... .......... 53% 178M 6s Step #1: 1200000K .......... .......... .......... .......... .......... 53% 190M 6s Step #1: 1200050K .......... .......... .......... .......... .......... 53% 189M 6s Step #1: 1200100K .......... .......... .......... .......... .......... 53% 198M 6s Step #1: 1200150K .......... .......... .......... .......... .......... 53% 187M 6s Step #1: 1200200K .......... .......... .......... .......... .......... 53% 192M 6s Step #1: 1200250K .......... .......... .......... .......... .......... 53% 198M 6s Step #1: 1200300K .......... .......... .......... .......... .......... 53% 185M 6s Step #1: 1200350K .......... .......... .......... .......... .......... 53% 165M 6s Step #1: 1200400K .......... .......... .......... .......... .......... 53% 210M 6s Step #1: 1200450K .......... .......... .......... .......... .......... 53% 213M 6s Step #1: 1200500K .......... .......... .......... .......... .......... 53% 205M 6s Step #1: 1200550K .......... .......... .......... .......... .......... 53% 173M 6s Step #1: 1200600K .......... .......... .......... .......... .......... 53% 214M 6s Step #1: 1200650K .......... .......... .......... .......... .......... 53% 210M 6s Step #1: 1200700K .......... .......... .......... .......... .......... 53% 196M 6s Step #1: 1200750K .......... .......... .......... .......... .......... 53% 183M 6s Step #1: 1200800K .......... .......... .......... .......... .......... 53% 189M 6s Step #1: 1200850K .......... .......... .......... .......... .......... 53% 191M 6s Step #1: 1200900K .......... .......... .......... .......... .......... 53% 209M 6s Step #1: 1200950K .......... .......... .......... .......... .......... 53% 181M 6s Step #1: 1201000K .......... .......... .......... .......... .......... 53% 198M 6s Step #1: 1201050K .......... .......... .......... .......... .......... 53% 191M 6s Step #1: 1201100K .......... .......... .......... .......... .......... 53% 199M 6s Step #1: 1201150K .......... .......... .......... .......... .......... 53% 183M 6s Step #1: 1201200K .......... .......... .......... .......... .......... 53% 197M 6s Step #1: 1201250K .......... .......... .......... .......... .......... 53% 191M 6s Step #1: 1201300K .......... .......... .......... .......... .......... 53% 198M 6s Step #1: 1201350K .......... .......... .......... .......... .......... 53% 189M 6s Step #1: 1201400K .......... .......... .......... .......... .......... 53% 68.2M 6s Step #1: 1201450K .......... .......... .......... .......... .......... 53% 207M 6s Step #1: 1201500K .......... .......... .......... .......... .......... 53% 218M 6s Step #1: 1201550K .......... .......... .......... .......... .......... 53% 184M 6s Step #1: 1201600K .......... .......... .......... .......... .......... 53% 193M 6s Step #1: 1201650K .......... .......... .......... .......... .......... 53% 195M 6s Step #1: 1201700K .......... .......... .......... .......... .......... 53% 198M 6s Step #1: 1201750K .......... .......... .......... .......... .......... 53% 181M 6s Step #1: 1201800K .......... .......... .......... .......... .......... 53% 190M 6s Step #1: 1201850K .......... .......... .......... .......... .......... 53% 195M 6s Step #1: 1201900K .......... .......... .......... .......... .......... 53% 203M 6s Step #1: 1201950K .......... .......... .......... .......... .......... 53% 177M 6s Step #1: 1202000K .......... .......... .......... .......... .......... 53% 214M 6s Step #1: 1202050K .......... .......... .......... .......... .......... 53% 211M 6s Step #1: 1202100K .......... .......... .......... .......... .......... 53% 198M 6s Step #1: 1202150K .......... .......... .......... .......... .......... 53% 178M 6s Step #1: 1202200K .......... .......... .......... .......... .......... 53% 210M 6s Step #1: 1202250K .......... .......... .......... .......... .......... 53% 214M 6s Step #1: 1202300K .......... .......... .......... .......... .......... 53% 209M 6s Step #1: 1202350K .......... .......... .......... .......... .......... 53% 164M 6s Step #1: 1202400K .......... .......... .......... .......... .......... 53% 205M 6s Step #1: 1202450K .......... .......... .......... .......... .......... 53% 198M 6s Step #1: 1202500K .......... .......... .......... .......... .......... 53% 193M 6s Step #1: 1202550K .......... .......... .......... .......... .......... 53% 176M 6s Step #1: 1202600K .......... .......... .......... .......... .......... 53% 176M 6s Step #1: 1202650K .......... .......... .......... .......... .......... 53% 204M 6s Step #1: 1202700K .......... .......... .......... .......... .......... 53% 208M 6s Step #1: 1202750K .......... .......... .......... .......... .......... 53% 166M 6s Step #1: 1202800K .......... .......... .......... .......... .......... 53% 204M 6s Step #1: 1202850K .......... .......... .......... .......... .......... 53% 193M 6s Step #1: 1202900K .......... .......... .......... .......... .......... 53% 195M 6s Step #1: 1202950K .......... .......... .......... .......... .......... 53% 161M 6s Step #1: 1203000K .......... .......... .......... .......... .......... 53% 196M 6s Step #1: 1203050K .......... .......... .......... .......... .......... 53% 206M 6s Step #1: 1203100K .......... .......... .......... .......... .......... 53% 195M 6s Step #1: 1203150K .......... .......... .......... .......... .......... 53% 144M 6s Step #1: 1203200K .......... .......... .......... .......... .......... 53% 197M 6s Step #1: 1203250K .......... .......... .......... .......... .......... 53% 212M 6s Step #1: 1203300K .......... .......... .......... .......... .......... 53% 216M 6s Step #1: 1203350K .......... .......... .......... .......... .......... 53% 190M 6s Step #1: 1203400K .......... .......... .......... .......... .......... 53% 189M 6s Step #1: 1203450K .......... .......... .......... .......... .......... 53% 70.2M 6s Step #1: 1203500K .......... .......... .......... .......... .......... 53% 215M 6s Step #1: 1203550K .......... .......... .......... .......... .......... 53% 185M 6s Step #1: 1203600K .......... .......... .......... .......... .......... 53% 196M 6s Step #1: 1203650K .......... .......... .......... .......... .......... 53% 179M 6s Step #1: 1203700K .......... .......... .......... .......... .......... 53% 211M 6s Step #1: 1203750K .......... .......... .......... .......... .......... 53% 186M 6s Step #1: 1203800K .......... .......... .......... .......... .......... 53% 206M 6s Step #1: 1203850K .......... .......... .......... .......... .......... 53% 198M 6s Step #1: 1203900K .......... .......... .......... .......... .......... 53% 189M 6s Step #1: 1203950K .......... .......... .......... .......... .......... 53% 179M 6s Step #1: 1204000K .......... .......... .......... .......... .......... 53% 191M 6s Step #1: 1204050K .......... .......... .......... .......... .......... 53% 185M 6s Step #1: 1204100K .......... .......... .......... .......... .......... 53% 188M 6s Step #1: 1204150K .......... .......... .......... .......... .......... 53% 189M 6s Step #1: 1204200K .......... .......... .......... .......... .......... 53% 193M 6s Step #1: 1204250K .......... .......... .......... .......... .......... 53% 201M 6s Step #1: 1204300K .......... .......... .......... .......... .......... 53% 211M 6s Step #1: 1204350K .......... .......... .......... .......... .......... 53% 185M 6s Step #1: 1204400K .......... .......... .......... .......... .......... 53% 179M 6s Step #1: 1204450K .......... .......... .......... .......... .......... 53% 196M 6s Step #1: 1204500K .......... .......... .......... .......... .......... 53% 221M 6s Step #1: 1204550K .......... .......... .......... .......... .......... 53% 183M 6s Step #1: 1204600K .......... .......... .......... .......... .......... 53% 233M 6s Step #1: 1204650K .......... .......... .......... .......... .......... 53% 188M 6s Step #1: 1204700K .......... .......... .......... .......... .......... 53% 186M 6s Step #1: 1204750K .......... .......... .......... .......... .......... 53% 174M 6s Step #1: 1204800K .......... .......... .......... .......... .......... 53% 207M 6s Step #1: 1204850K .......... .......... .......... .......... .......... 53% 210M 6s Step #1: 1204900K .......... .......... .......... .......... .......... 53% 186M 6s Step #1: 1204950K .......... .......... .......... .......... .......... 53% 169M 6s Step #1: 1205000K .......... .......... .......... .......... .......... 53% 207M 6s Step #1: 1205050K .......... .......... .......... .......... .......... 53% 193M 6s Step #1: 1205100K .......... .......... .......... .......... .......... 53% 200M 6s Step #1: 1205150K .......... .......... .......... .......... .......... 53% 167M 6s Step #1: 1205200K .......... .......... .......... .......... .......... 53% 200M 6s Step #1: 1205250K .......... .......... .......... .......... .......... 53% 65.2M 6s Step #1: 1205300K .......... .......... .......... .......... .......... 53% 210M 6s Step #1: 1205350K .......... .......... .......... .......... .......... 53% 185M 6s Step #1: 1205400K .......... .......... .......... .......... .......... 53% 192M 6s Step #1: 1205450K .......... .......... .......... .......... .......... 53% 209M 6s Step #1: 1205500K .......... .......... .......... .......... .......... 53% 209M 6s Step #1: 1205550K .......... .......... .......... .......... .......... 53% 163M 6s Step #1: 1205600K .......... .......... .......... .......... .......... 53% 181M 6s Step #1: 1205650K .......... .......... .......... .......... .......... 53% 192M 6s Step #1: 1205700K .......... .......... .......... .......... .......... 53% 207M 6s Step #1: 1205750K .......... .......... .......... .......... .......... 53% 160M 6s Step #1: 1205800K .......... .......... .......... .......... .......... 53% 190M 6s Step #1: 1205850K .......... .......... .......... .......... .......... 53% 209M 6s Step #1: 1205900K .......... .......... .......... .......... .......... 53% 196M 6s Step #1: 1205950K .......... .......... .......... .......... .......... 53% 155M 6s Step #1: 1206000K .......... .......... .......... .......... .......... 53% 198M 6s Step #1: 1206050K .......... .......... .......... .......... .......... 53% 203M 6s Step #1: 1206100K .......... .......... .......... .......... .......... 53% 216M 6s Step #1: 1206150K .......... .......... .......... .......... .......... 53% 174M 6s Step #1: 1206200K .......... .......... .......... .......... .......... 53% 196M 6s Step #1: 1206250K .......... .......... .......... .......... .......... 53% 207M 6s Step #1: 1206300K .......... .......... .......... .......... .......... 53% 147M 6s Step #1: 1206350K .......... .......... .......... .......... .......... 53% 160M 6s Step #1: 1206400K .......... .......... .......... .......... .......... 53% 188M 6s Step #1: 1206450K .......... .......... .......... .......... .......... 53% 193M 6s Step #1: 1206500K .......... .......... .......... .......... .......... 53% 204M 6s Step #1: 1206550K .......... .......... .......... .......... .......... 53% 179M 6s Step #1: 1206600K .......... .......... .......... .......... .......... 53% 204M 6s Step #1: 1206650K .......... .......... .......... .......... .......... 53% 201M 6s Step #1: 1206700K .......... .......... .......... .......... .......... 53% 195M 6s Step #1: 1206750K .......... .......... .......... .......... .......... 53% 160M 6s Step #1: 1206800K .......... .......... .......... .......... .......... 53% 197M 6s Step #1: 1206850K .......... .......... .......... .......... .......... 53% 190M 6s Step #1: 1206900K .......... .......... .......... .......... .......... 53% 211M 6s Step #1: 1206950K .......... .......... .......... .......... .......... 53% 179M 6s Step #1: 1207000K .......... .......... .......... .......... .......... 53% 202M 6s Step #1: 1207050K .......... .......... .......... .......... .......... 53% 200M 6s Step #1: 1207100K .......... .......... .......... .......... .......... 53% 213M 6s Step #1: 1207150K .......... .......... .......... .......... .......... 53% 172M 6s Step #1: 1207200K .......... .......... .......... .......... .......... 53% 191M 6s Step #1: 1207250K .......... .......... .......... .......... .......... 53% 182M 6s Step #1: 1207300K .......... .......... .......... .......... .......... 53% 70.5M 6s Step #1: 1207350K .......... .......... .......... .......... .......... 53% 173M 6s Step #1: 1207400K .......... .......... .......... .......... .......... 53% 211M 6s Step #1: 1207450K .......... .......... .......... .......... .......... 53% 187M 6s Step #1: 1207500K .......... .......... .......... .......... .......... 53% 187M 6s Step #1: 1207550K .......... .......... .......... .......... .......... 53% 168M 6s Step #1: 1207600K .......... .......... .......... .......... .......... 53% 211M 6s Step #1: 1207650K .......... .......... .......... .......... .......... 53% 186M 6s Step #1: 1207700K .......... .......... .......... .......... .......... 53% 174M 6s Step #1: 1207750K .......... .......... .......... .......... .......... 53% 181M 6s Step #1: 1207800K .......... .......... .......... .......... .......... 53% 190M 6s Step #1: 1207850K .......... .......... .......... .......... .......... 53% 196M 6s Step #1: 1207900K .......... .......... .......... .......... .......... 53% 209M 6s Step #1: 1207950K .......... .......... .......... .......... .......... 53% 180M 6s Step #1: 1208000K .......... .......... .......... .......... .......... 53% 177M 6s Step #1: 1208050K .......... .......... .......... .......... .......... 53% 193M 6s Step #1: 1208100K .......... .......... .......... .......... .......... 53% 208M 6s Step #1: 1208150K .......... .......... .......... .......... .......... 53% 167M 6s Step #1: 1208200K .......... .......... .......... .......... .......... 53% 192M 6s Step #1: 1208250K .......... .......... .......... .......... .......... 53% 195M 6s Step #1: 1208300K .......... .......... .......... .......... .......... 53% 204M 6s Step #1: 1208350K .......... .......... .......... .......... .......... 53% 166M 6s Step #1: 1208400K .......... .......... .......... .......... .......... 53% 198M 6s Step #1: 1208450K .......... .......... .......... .......... .......... 53% 193M 6s Step #1: 1208500K .......... .......... .......... .......... .......... 53% 182M 6s Step #1: 1208550K .......... .......... .......... .......... .......... 53% 174M 6s Step #1: 1208600K .......... .......... .......... .......... .......... 53% 211M 6s Step #1: 1208650K .......... .......... .......... .......... .......... 53% 193M 6s Step #1: 1208700K .......... .......... .......... .......... .......... 53% 196M 6s Step #1: 1208750K .......... .......... .......... .......... .......... 53% 168M 6s Step #1: 1208800K .......... .......... .......... .......... .......... 53% 189M 6s Step #1: 1208850K .......... .......... .......... .......... .......... 53% 206M 6s Step #1: 1208900K .......... .......... .......... .......... .......... 53% 204M 6s Step #1: 1208950K .......... .......... .......... .......... .......... 53% 173M 6s Step #1: 1209000K .......... .......... .......... .......... .......... 53% 182M 6s Step #1: 1209050K .......... .......... .......... .......... .......... 53% 211M 6s Step #1: 1209100K .......... .......... .......... .......... .......... 53% 201M 6s Step #1: 1209150K .......... .......... .......... .......... .......... 53% 160M 6s Step #1: 1209200K .......... .......... .......... .......... .......... 53% 201M 6s Step #1: 1209250K .......... .......... .......... .......... .......... 53% 197M 6s Step #1: 1209300K .......... .......... .......... .......... .......... 53% 197M 6s Step #1: 1209350K .......... .......... .......... .......... .......... 53% 65.3M 6s Step #1: 1209400K .......... .......... .......... .......... .......... 53% 201M 6s Step #1: 1209450K .......... .......... .......... .......... .......... 53% 229M 6s Step #1: 1209500K .......... .......... .......... .......... .......... 53% 198M 6s Step #1: 1209550K .......... .......... .......... .......... .......... 53% 172M 6s Step #1: 1209600K .......... .......... .......... .......... .......... 53% 201M 6s Step #1: 1209650K .......... .......... .......... .......... .......... 53% 206M 6s Step #1: 1209700K .......... .......... .......... .......... .......... 53% 209M 6s Step #1: 1209750K .......... .......... .......... .......... .......... 53% 197M 6s Step #1: 1209800K .......... .......... .......... .......... .......... 53% 191M 6s Step #1: 1209850K .......... .......... .......... .......... .......... 53% 211M 6s Step #1: 1209900K .......... .......... .......... .......... .......... 53% 209M 6s Step #1: 1209950K .......... .......... .......... .......... .......... 53% 166M 6s Step #1: 1210000K .......... .......... .......... .......... .......... 53% 191M 6s Step #1: 1210050K .......... .......... .......... .......... .......... 53% 217M 6s Step #1: 1210100K .......... .......... .......... .......... .......... 53% 190M 6s Step #1: 1210150K .......... .......... .......... .......... .......... 53% 192M 6s Step #1: 1210200K .......... .......... .......... .......... .......... 53% 203M 6s Step #1: 1210250K .......... .......... .......... .......... .......... 53% 180M 6s Step #1: 1210300K .......... .......... .......... .......... .......... 53% 196M 6s Step #1: 1210350K .......... .......... .......... .......... .......... 53% 169M 6s Step #1: 1210400K .......... .......... .......... .......... .......... 53% 192M 6s Step #1: 1210450K .......... .......... .......... .......... .......... 53% 215M 6s Step #1: 1210500K .......... .......... .......... .......... .......... 53% 213M 6s Step #1: 1210550K .......... .......... .......... .......... .......... 53% 178M 6s Step #1: 1210600K .......... .......... .......... .......... .......... 53% 175M 6s Step #1: 1210650K .......... .......... .......... .......... .......... 53% 202M 6s Step #1: 1210700K .......... .......... .......... .......... .......... 53% 209M 6s Step #1: 1210750K .......... .......... .......... .......... .......... 53% 180M 6s Step #1: 1210800K .......... .......... .......... .......... .......... 53% 189M 6s Step #1: 1210850K .......... .......... .......... .......... .......... 53% 193M 6s Step #1: 1210900K .......... .......... .......... .......... .......... 53% 192M 6s Step #1: 1210950K .......... .......... .......... .......... .......... 53% 163M 6s Step #1: 1211000K .......... .......... .......... .......... .......... 53% 205M 6s Step #1: 1211050K .......... .......... .......... .......... .......... 53% 174M 6s Step #1: 1211100K .......... .......... .......... .......... .......... 53% 206M 6s Step #1: 1211150K .......... .......... .......... .......... .......... 53% 175M 6s Step #1: 1211200K .......... .......... .......... .......... .......... 53% 208M 6s Step #1: 1211250K .......... .......... .......... .......... .......... 53% 209M 6s Step #1: 1211300K .......... .......... .......... .......... .......... 53% 197M 6s Step #1: 1211350K .......... .......... .......... .......... .......... 53% 184M 6s Step #1: 1211400K .......... .......... .......... .......... .......... 53% 67.9M 6s Step #1: 1211450K .......... .......... .......... .......... .......... 53% 216M 6s Step #1: 1211500K .......... .......... .......... .......... .......... 53% 208M 6s Step #1: 1211550K .......... .......... .......... .......... .......... 53% 166M 6s Step #1: 1211600K .......... .......... .......... .......... .......... 53% 212M 6s Step #1: 1211650K .......... .......... .......... .......... .......... 53% 195M 6s Step #1: 1211700K .......... .......... .......... .......... .......... 53% 179M 6s Step #1: 1211750K .......... .......... .......... .......... .......... 53% 214M 6s Step #1: 1211800K .......... .......... .......... .......... .......... 53% 238M 6s Step #1: 1211850K .......... .......... .......... .......... .......... 53% 259M 6s Step #1: 1211900K .......... .......... .......... .......... .......... 53% 247M 6s Step #1: 1211950K .......... .......... .......... .......... .......... 53% 204M 6s Step #1: 1212000K .......... .......... .......... .......... .......... 53% 250M 6s Step #1: 1212050K .......... .......... .......... .......... .......... 53% 212M 6s Step #1: 1212100K .......... .......... .......... .......... .......... 53% 237M 6s Step #1: 1212150K .......... .......... .......... .......... .......... 53% 215M 6s Step #1: 1212200K .......... .......... .......... .......... .......... 53% 247M 6s Step #1: 1212250K .......... .......... .......... .......... .......... 53% 221M 6s Step #1: 1212300K .......... .......... .......... .......... .......... 53% 220M 6s Step #1: 1212350K .......... .......... .......... .......... .......... 53% 203M 6s Step #1: 1212400K .......... .......... .......... .......... .......... 53% 239M 6s Step #1: 1212450K .......... .......... .......... .......... .......... 53% 90.7M 6s Step #1: 1212500K .......... .......... .......... .......... .......... 53% 132M 6s Step #1: 1212550K .......... .......... .......... .......... .......... 53% 111M 6s Step #1: 1212600K .......... .......... .......... .......... .......... 53% 147M 6s Step #1: 1212650K .......... .......... .......... .......... .......... 53% 134M 6s Step #1: 1212700K .......... .......... .......... .......... .......... 53% 149M 6s Step #1: 1212750K .......... .......... .......... .......... .......... 53% 105M 6s Step #1: 1212800K .......... .......... .......... .......... .......... 53% 137M 6s Step #1: 1212850K .......... .......... .......... .......... .......... 53% 123M 6s Step #1: 1212900K .......... .......... .......... .......... .......... 53% 140M 6s Step #1: 1212950K .......... .......... .......... .......... .......... 53% 116M 6s Step #1: 1213000K .......... .......... .......... .......... .......... 53% 138M 6s Step #1: 1213050K .......... .......... .......... .......... .......... 53% 162M 6s Step #1: 1213100K .......... .......... .......... .......... .......... 53% 160M 6s Step #1: 1213150K .......... .......... .......... .......... .......... 53% 189M 6s Step #1: 1213200K .......... .......... .......... .......... .......... 53% 236M 6s Step #1: 1213250K .......... .......... .......... .......... .......... 53% 235M 6s Step #1: 1213300K .......... .......... .......... .......... .......... 53% 227M 6s Step #1: 1213350K .......... .......... .......... .......... .......... 53% 199M 6s Step #1: 1213400K .......... .......... .......... .......... .......... 53% 71.1M 6s Step #1: 1213450K .......... .......... .......... .......... .......... 53% 234M 6s Step #1: 1213500K .......... .......... .......... .......... .......... 53% 249M 6s Step #1: 1213550K .......... .......... .......... .......... .......... 53% 214M 6s Step #1: 1213600K .......... .......... .......... .......... .......... 53% 237M 6s Step #1: 1213650K .......... .......... .......... .......... .......... 53% 156M 6s Step #1: 1213700K .......... .......... .......... .......... .......... 53% 153M 6s Step #1: 1213750K .......... .......... .......... .......... .......... 53% 118M 6s Step #1: 1213800K .......... .......... .......... .......... .......... 53% 143M 6s Step #1: 1213850K .......... .......... .......... .......... .......... 53% 123M 6s Step #1: 1213900K .......... .......... .......... .......... .......... 53% 152M 6s Step #1: 1213950K .......... .......... .......... .......... .......... 53% 126M 6s Step #1: 1214000K .......... .......... .......... .......... .......... 53% 150M 6s Step #1: 1214050K .......... .......... .......... .......... .......... 53% 139M 6s Step #1: 1214100K .......... .......... .......... .......... .......... 53% 125M 6s Step #1: 1214150K .......... .......... .......... .......... .......... 53% 118M 6s Step #1: 1214200K .......... .......... .......... .......... .......... 53% 120M 6s Step #1: 1214250K .......... .......... .......... .......... .......... 53% 150M 6s Step #1: 1214300K .......... .......... .......... .......... .......... 53% 151M 6s Step #1: 1214350K .......... .......... .......... .......... .......... 53% 114M 6s Step #1: 1214400K .......... .......... .......... .......... .......... 53% 116M 6s Step #1: 1214450K .......... .......... .......... .......... .......... 53% 142M 6s Step #1: 1214500K .......... .......... .......... .......... .......... 53% 95.9M 6s Step #1: 1214550K .......... .......... .......... .......... .......... 53% 119M 6s Step #1: 1214600K .......... .......... .......... .......... .......... 53% 131M 6s Step #1: 1214650K .......... .......... .......... .......... .......... 53% 136M 6s Step #1: 1214700K .......... .......... .......... .......... .......... 53% 174M 6s Step #1: 1214750K .......... .......... .......... .......... .......... 53% 156M 6s Step #1: 1214800K .......... .......... .......... .......... .......... 53% 211M 6s Step #1: 1214850K .......... .......... .......... .......... .......... 53% 214M 6s Step #1: 1214900K .......... .......... .......... .......... .......... 53% 124M 6s Step #1: 1214950K .......... .......... .......... .......... .......... 53% 121M 6s Step #1: 1215000K .......... .......... .......... .......... .......... 53% 150M 6s Step #1: 1215050K .......... .......... .......... .......... .......... 53% 133M 6s Step #1: 1215100K .......... .......... .......... .......... .......... 53% 140M 6s Step #1: 1215150K .......... .......... .......... .......... .......... 53% 106M 6s Step #1: 1215200K .......... .......... .......... .......... .......... 53% 116M 6s Step #1: 1215250K .......... .......... .......... .......... .......... 53% 127M 6s Step #1: 1215300K .......... .......... .......... .......... .......... 53% 114M 6s Step #1: 1215350K .......... .......... .......... .......... .......... 53% 126M 6s Step #1: 1215400K .......... .......... .......... .......... .......... 53% 92.6M 6s Step #1: 1215450K .......... .......... .......... .......... .......... 53% 47.2M 6s Step #1: 1215500K .......... .......... .......... .......... .......... 53% 175M 6s Step #1: 1215550K .......... .......... .......... .......... .......... 53% 131M 6s Step #1: 1215600K .......... .......... .......... .......... .......... 53% 141M 6s Step #1: 1215650K .......... .......... .......... .......... .......... 53% 140M 6s Step #1: 1215700K .......... .......... .......... .......... .......... 53% 138M 6s Step #1: 1215750K .......... .......... .......... .......... .......... 53% 132M 6s Step #1: 1215800K .......... .......... .......... .......... .......... 53% 148M 6s Step #1: 1215850K .......... .......... .......... .......... .......... 53% 147M 6s Step #1: 1215900K .......... .......... .......... .......... .......... 53% 135M 6s Step #1: 1215950K .......... .......... .......... .......... .......... 53% 123M 6s Step #1: 1216000K .......... .......... .......... .......... .......... 53% 156M 6s Step #1: 1216050K .......... .......... .......... .......... .......... 53% 176M 6s Step #1: 1216100K .......... .......... .......... .......... .......... 53% 135M 6s Step #1: 1216150K .......... .......... .......... .......... .......... 53% 134M 6s Step #1: 1216200K .......... .......... .......... .......... .......... 53% 116M 6s Step #1: 1216250K .......... .......... .......... .......... .......... 53% 147M 6s Step #1: 1216300K .......... .......... .......... .......... .......... 53% 140M 6s Step #1: 1216350K .......... .......... .......... .......... .......... 53% 121M 6s Step #1: 1216400K .......... .......... .......... .......... .......... 53% 136M 6s Step #1: 1216450K .......... .......... .......... .......... .......... 53% 142M 6s Step #1: 1216500K .......... .......... .......... .......... .......... 53% 163M 6s Step #1: 1216550K .......... .......... .......... .......... .......... 54% 165M 6s Step #1: 1216600K .......... .......... .......... .......... .......... 54% 189M 6s Step #1: 1216650K .......... .......... .......... .......... .......... 54% 206M 6s Step #1: 1216700K .......... .......... .......... .......... .......... 54% 194M 6s Step #1: 1216750K .......... .......... .......... .......... .......... 54% 155M 6s Step #1: 1216800K .......... .......... .......... .......... .......... 54% 215M 6s Step #1: 1216850K .......... .......... .......... .......... .......... 54% 202M 6s Step #1: 1216900K .......... .......... .......... .......... .......... 54% 201M 6s Step #1: 1216950K .......... .......... .......... .......... .......... 54% 152M 6s Step #1: 1217000K .......... .......... .......... .......... .......... 54% 186M 6s Step #1: 1217050K .......... .......... .......... .......... .......... 54% 186M 6s Step #1: 1217100K .......... .......... .......... .......... .......... 54% 199M 6s Step #1: 1217150K .......... .......... .......... .......... .......... 54% 177M 6s Step #1: 1217200K .......... .......... .......... .......... .......... 54% 191M 6s Step #1: 1217250K .......... .......... .......... .......... .......... 54% 207M 6s Step #1: 1217300K .......... .......... .......... .......... .......... 54% 175M 6s Step #1: 1217350K .......... .......... .......... .......... .......... 54% 187M 6s Step #1: 1217400K .......... .......... .......... .......... .......... 54% 201M 6s Step #1: 1217450K .......... .......... .......... .......... .......... 54% 187M 6s Step #1: 1217500K .......... .......... .......... .......... .......... 54% 66.2M 6s Step #1: 1217550K .......... .......... .......... .......... .......... 54% 170M 6s Step #1: 1217600K .......... .......... .......... .......... .......... 54% 202M 6s Step #1: 1217650K .......... .......... .......... .......... .......... 54% 175M 6s Step #1: 1217700K .......... .......... .......... .......... .......... 54% 189M 6s Step #1: 1217750K .......... .......... .......... .......... .......... 54% 181M 6s Step #1: 1217800K .......... .......... .......... .......... .......... 54% 205M 6s Step #1: 1217850K .......... .......... .......... .......... .......... 54% 204M 6s Step #1: 1217900K .......... .......... .......... .......... .......... 54% 196M 6s Step #1: 1217950K .......... .......... .......... .......... .......... 54% 156M 6s Step #1: 1218000K .......... .......... .......... .......... .......... 54% 210M 6s Step #1: 1218050K .......... .......... .......... .......... .......... 54% 209M 6s Step #1: 1218100K .......... .......... .......... .......... .......... 54% 206M 6s Step #1: 1218150K .......... .......... .......... .......... .......... 54% 170M 6s Step #1: 1218200K .......... .......... .......... .......... .......... 54% 193M 6s Step #1: 1218250K .......... .......... .......... .......... .......... 54% 214M 6s Step #1: 1218300K .......... .......... .......... .......... .......... 54% 216M 6s Step #1: 1218350K .......... .......... .......... .......... .......... 54% 165M 6s Step #1: 1218400K .......... .......... .......... .......... .......... 54% 174M 6s Step #1: 1218450K .......... .......... .......... .......... .......... 54% 175M 6s Step #1: 1218500K .......... .......... .......... .......... .......... 54% 204M 6s Step #1: 1218550K .......... .......... .......... .......... .......... 54% 163M 6s Step #1: 1218600K .......... .......... .......... .......... .......... 54% 186M 6s Step #1: 1218650K .......... .......... .......... .......... .......... 54% 204M 6s Step #1: 1218700K .......... .......... .......... .......... .......... 54% 203M 6s Step #1: 1218750K .......... .......... .......... .......... .......... 54% 161M 6s Step #1: 1218800K .......... .......... .......... .......... .......... 54% 204M 6s Step #1: 1218850K .......... .......... .......... .......... .......... 54% 190M 6s Step #1: 1218900K .......... .......... .......... .......... .......... 54% 201M 6s Step #1: 1218950K .......... .......... .......... .......... .......... 54% 170M 6s Step #1: 1219000K .......... .......... .......... .......... .......... 54% 191M 6s Step #1: 1219050K .......... .......... .......... .......... .......... 54% 195M 6s Step #1: 1219100K .......... .......... .......... .......... .......... 54% 204M 6s Step #1: 1219150K .......... .......... .......... .......... .......... 54% 157M 6s Step #1: 1219200K .......... .......... .......... .......... .......... 54% 166M 6s Step #1: 1219250K .......... .......... .......... .......... .......... 54% 178M 6s Step #1: 1219300K .......... .......... .......... .......... .......... 54% 211M 6s Step #1: 1219350K .......... .......... .......... .......... .......... 54% 183M 6s Step #1: 1219400K .......... .......... .......... .......... .......... 54% 203M 6s Step #1: 1219450K .......... .......... .......... .......... .......... 54% 203M 6s Step #1: 1219500K .......... .......... .......... .......... .......... 54% 182M 6s Step #1: 1219550K .......... .......... .......... .......... .......... 54% 65.6M 6s Step #1: 1219600K .......... .......... .......... .......... .......... 54% 212M 6s Step #1: 1219650K .......... .......... .......... .......... .......... 54% 210M 6s Step #1: 1219700K .......... .......... .......... .......... .......... 54% 212M 6s Step #1: 1219750K .......... .......... .......... .......... .......... 54% 170M 6s Step #1: 1219800K .......... .......... .......... .......... .......... 54% 192M 6s Step #1: 1219850K .......... .......... .......... .......... .......... 54% 187M 6s Step #1: 1219900K .......... .......... .......... .......... .......... 54% 228M 6s Step #1: 1219950K .......... .......... .......... .......... .......... 54% 186M 6s Step #1: 1220000K .......... .......... .......... .......... .......... 54% 201M 6s Step #1: 1220050K .......... .......... .......... .......... .......... 54% 173M 6s Step #1: 1220100K .......... .......... .......... .......... .......... 54% 207M 6s Step #1: 1220150K .......... .......... .......... .......... .......... 54% 190M 6s Step #1: 1220200K .......... .......... .......... .......... .......... 54% 201M 6s Step #1: 1220250K .......... .......... .......... .......... .......... 54% 172M 6s Step #1: 1220300K .......... .......... .......... .......... .......... 54% 205M 6s Step #1: 1220350K .......... .......... .......... .......... .......... 54% 171M 6s Step #1: 1220400K .......... .......... .......... .......... .......... 54% 123M 6s Step #1: 1220450K .......... .......... .......... .......... .......... 54% 167M 6s Step #1: 1220500K .......... .......... .......... .......... .......... 54% 196M 6s Step #1: 1220550K .......... .......... .......... .......... .......... 54% 200M 6s Step #1: 1220600K .......... .......... .......... .......... .......... 54% 172M 6s Step #1: 1220650K .......... .......... .......... .......... .......... 54% 193M 6s Step #1: 1220700K .......... .......... .......... .......... .......... 54% 181M 6s Step #1: 1220750K .......... .......... .......... .......... .......... 54% 184M 6s Step #1: 1220800K .......... .......... .......... .......... .......... 54% 179M 6s Step #1: 1220850K .......... .......... .......... .......... .......... 54% 217M 6s Step #1: 1220900K .......... .......... .......... .......... .......... 54% 215M 6s Step #1: 1220950K .......... .......... .......... .......... .......... 54% 180M 6s Step #1: 1221000K .......... .......... .......... .......... .......... 54% 214M 6s Step #1: 1221050K .......... .......... .......... .......... .......... 54% 188M 6s Step #1: 1221100K .......... .......... .......... .......... .......... 54% 205M 6s Step #1: 1221150K .......... .......... .......... .......... .......... 54% 169M 6s Step #1: 1221200K .......... .......... .......... .......... .......... 54% 206M 6s Step #1: 1221250K .......... .......... .......... .......... .......... 54% 214M 6s Step #1: 1221300K .......... .......... .......... .......... .......... 54% 190M 6s Step #1: 1221350K .......... .......... .......... .......... .......... 54% 179M 6s Step #1: 1221400K .......... .......... .......... .......... .......... 54% 170M 6s Step #1: 1221450K .......... .......... .......... .......... .......... 54% 196M 6s Step #1: 1221500K .......... .......... .......... .......... .......... 54% 203M 6s Step #1: 1221550K .......... .......... .......... .......... .......... 54% 162M 6s Step #1: 1221600K .......... .......... .......... .......... .......... 54% 65.1M 6s Step #1: 1221650K .......... .......... .......... .......... .......... 54% 194M 6s Step #1: 1221700K .......... .......... .......... .......... .......... 54% 201M 6s Step #1: 1221750K .......... .......... .......... .......... .......... 54% 187M 6s Step #1: 1221800K .......... .......... .......... .......... .......... 54% 194M 6s Step #1: 1221850K .......... .......... .......... .......... .......... 54% 132M 6s Step #1: 1221900K .......... .......... .......... .......... .......... 54% 153M 6s Step #1: 1221950K .......... .......... .......... .......... .......... 54% 154M 6s Step #1: 1222000K .......... .......... .......... .......... .......... 54% 194M 6s Step #1: 1222050K .......... .......... .......... .......... .......... 54% 126M 6s Step #1: 1222100K .......... .......... .......... .......... .......... 54% 194M 6s Step #1: 1222150K .......... .......... .......... .......... .......... 54% 180M 6s Step #1: 1222200K .......... .......... .......... .......... .......... 54% 192M 6s Step #1: 1222250K .......... .......... .......... .......... .......... 54% 195M 6s Step #1: 1222300K .......... .......... .......... .......... .......... 54% 189M 6s Step #1: 1222350K .......... .......... .......... .......... .......... 54% 169M 6s Step #1: 1222400K .......... .......... .......... .......... .......... 54% 191M 6s Step #1: 1222450K .......... .......... .......... .......... .......... 54% 209M 6s Step #1: 1222500K .......... .......... .......... .......... .......... 54% 201M 6s Step #1: 1222550K .......... .......... .......... .......... .......... 54% 184M 6s Step #1: 1222600K .......... .......... .......... .......... .......... 54% 169M 6s Step #1: 1222650K .......... .......... .......... .......... .......... 54% 192M 6s Step #1: 1222700K .......... .......... .......... .......... .......... 54% 203M 6s Step #1: 1222750K .......... .......... .......... .......... .......... 54% 166M 6s Step #1: 1222800K .......... .......... .......... .......... .......... 54% 155M 6s Step #1: 1222850K .......... .......... .......... .......... .......... 54% 188M 6s Step #1: 1222900K .......... .......... .......... .......... .......... 54% 191M 6s Step #1: 1222950K .......... .......... .......... .......... .......... 54% 174M 6s Step #1: 1223000K .......... .......... .......... .......... .......... 54% 200M 6s Step #1: 1223050K .......... .......... .......... .......... .......... 54% 209M 6s Step #1: 1223100K .......... .......... .......... .......... .......... 54% 191M 6s Step #1: 1223150K .......... .......... .......... .......... .......... 54% 162M 6s Step #1: 1223200K .......... .......... .......... .......... .......... 54% 213M 6s Step #1: 1223250K .......... .......... .......... .......... .......... 54% 209M 6s Step #1: 1223300K .......... .......... .......... .......... .......... 54% 217M 6s Step #1: 1223350K .......... .......... .......... .......... .......... 54% 172M 6s Step #1: 1223400K .......... .......... .......... .......... .......... 54% 198M 6s Step #1: 1223450K .......... .......... .......... .......... .......... 54% 197M 6s Step #1: 1223500K .......... .......... .......... .......... .......... 54% 190M 6s Step #1: 1223550K .......... .......... .......... .......... .......... 54% 159M 6s Step #1: 1223600K .......... .......... .......... .......... .......... 54% 183M 6s Step #1: 1223650K .......... .......... .......... .......... .......... 54% 68.7M 6s Step #1: 1223700K .......... .......... .......... .......... .......... 54% 206M 6s Step #1: 1223750K .......... .......... .......... .......... .......... 54% 181M 6s Step #1: 1223800K .......... .......... .......... .......... .......... 54% 194M 6s Step #1: 1223850K .......... .......... .......... .......... .......... 54% 195M 6s Step #1: 1223900K .......... .......... .......... .......... .......... 54% 209M 6s Step #1: 1223950K .......... .......... .......... .......... .......... 54% 155M 6s Step #1: 1224000K .......... .......... .......... .......... .......... 54% 188M 6s Step #1: 1224050K .......... .......... .......... .......... .......... 54% 216M 6s Step #1: 1224100K .......... .......... .......... .......... .......... 54% 181M 6s Step #1: 1224150K .......... .......... .......... .......... .......... 54% 187M 6s Step #1: 1224200K .......... .......... .......... .......... .......... 54% 191M 6s Step #1: 1224250K .......... .......... .......... .......... .......... 54% 190M 6s Step #1: 1224300K .......... .......... .......... .......... .......... 54% 211M 6s Step #1: 1224350K .......... .......... .......... .......... .......... 54% 174M 6s Step #1: 1224400K .......... .......... .......... .......... .......... 54% 204M 6s Step #1: 1224450K .......... .......... .......... .......... .......... 54% 210M 6s Step #1: 1224500K .......... .......... .......... .......... .......... 54% 186M 6s Step #1: 1224550K .......... .......... .......... .......... .......... 54% 188M 6s Step #1: 1224600K .......... .......... .......... .......... .......... 54% 189M 6s Step #1: 1224650K .......... .......... .......... .......... .......... 54% 216M 6s Step #1: 1224700K .......... .......... .......... .......... .......... 54% 205M 6s Step #1: 1224750K .......... .......... .......... .......... .......... 54% 145M 6s Step #1: 1224800K .......... .......... .......... .......... .......... 54% 179M 6s Step #1: 1224850K .......... .......... .......... .......... .......... 54% 189M 6s Step #1: 1224900K .......... .......... .......... .......... .......... 54% 215M 6s Step #1: 1224950K .......... .......... .......... .......... .......... 54% 196M 6s Step #1: 1225000K .......... .......... .......... .......... .......... 54% 179M 6s Step #1: 1225050K .......... .......... .......... .......... .......... 54% 202M 6s Step #1: 1225100K .......... .......... .......... .......... .......... 54% 209M 6s Step #1: 1225150K .......... .......... .......... .......... .......... 54% 159M 6s Step #1: 1225200K .......... .......... .......... .......... .......... 54% 206M 6s Step #1: 1225250K .......... .......... .......... .......... .......... 54% 202M 6s Step #1: 1225300K .......... .......... .......... .......... .......... 54% 195M 6s Step #1: 1225350K .......... .......... .......... .......... .......... 54% 166M 6s Step #1: 1225400K .......... .......... .......... .......... .......... 54% 182M 6s Step #1: 1225450K .......... .......... .......... .......... .......... 54% 198M 6s Step #1: 1225500K .......... .......... .......... .......... .......... 54% 185M 6s Step #1: 1225550K .......... .......... .......... .......... .......... 54% 178M 6s Step #1: 1225600K .......... .......... .......... .......... .......... 54% 207M 6s Step #1: 1225650K .......... .......... .......... .......... .......... 54% 185M 6s Step #1: 1225700K .......... .......... .......... .......... .......... 54% 64.7M 6s Step #1: 1225750K .......... .......... .......... .......... .......... 54% 184M 6s Step #1: 1225800K .......... .......... .......... .......... .......... 54% 197M 6s Step #1: 1225850K .......... .......... .......... .......... .......... 54% 195M 6s Step #1: 1225900K .......... .......... .......... .......... .......... 54% 228M 6s Step #1: 1225950K .......... .......... .......... .......... .......... 54% 185M 6s Step #1: 1226000K .......... .......... .......... .......... .......... 54% 207M 6s Step #1: 1226050K .......... .......... .......... .......... .......... 54% 203M 6s Step #1: 1226100K .......... .......... .......... .......... .......... 54% 202M 6s Step #1: 1226150K .......... .......... .......... .......... .......... 54% 180M 6s Step #1: 1226200K .......... .......... .......... .......... .......... 54% 205M 6s Step #1: 1226250K .......... .......... .......... .......... .......... 54% 208M 6s Step #1: 1226300K .......... .......... .......... .......... .......... 54% 213M 6s Step #1: 1226350K .......... .......... .......... .......... .......... 54% 183M 6s Step #1: 1226400K .......... .......... .......... .......... .......... 54% 196M 6s Step #1: 1226450K .......... .......... .......... .......... .......... 54% 216M 6s Step #1: 1226500K .......... .......... .......... .......... .......... 54% 176M 6s Step #1: 1226550K .......... .......... .......... .......... .......... 54% 183M 6s Step #1: 1226600K .......... .......... .......... .......... .......... 54% 202M 6s Step #1: 1226650K .......... .......... .......... .......... .......... 54% 164M 6s Step #1: 1226700K .......... .......... .......... .......... .......... 54% 192M 6s Step #1: 1226750K .......... .......... .......... .......... .......... 54% 153M 6s Step #1: 1226800K .......... .......... .......... .......... .......... 54% 213M 6s Step #1: 1226850K .......... .......... .......... .......... .......... 54% 204M 6s Step #1: 1226900K .......... .......... .......... .......... .......... 54% 174M 6s Step #1: 1226950K .......... .......... .......... .......... .......... 54% 175M 6s Step #1: 1227000K .......... .......... .......... .......... .......... 54% 191M 6s Step #1: 1227050K .......... .......... .......... .......... .......... 54% 204M 6s Step #1: 1227100K .......... .......... .......... .......... .......... 54% 208M 6s Step #1: 1227150K .......... .......... .......... .......... .......... 54% 180M 6s Step #1: 1227200K .......... .......... .......... .......... .......... 54% 174M 6s Step #1: 1227250K .......... .......... .......... .......... .......... 54% 172M 6s Step #1: 1227300K .......... .......... .......... .......... .......... 54% 193M 6s Step #1: 1227350K .......... .......... .......... .......... .......... 54% 181M 6s Step #1: 1227400K .......... .......... .......... .......... .......... 54% 198M 6s Step #1: 1227450K .......... .......... .......... .......... .......... 54% 185M 6s Step #1: 1227500K .......... .......... .......... .......... .......... 54% 200M 6s Step #1: 1227550K .......... .......... .......... .......... .......... 54% 172M 6s Step #1: 1227600K .......... .......... .......... .......... .......... 54% 197M 6s Step #1: 1227650K .......... .......... .......... .......... .......... 54% 204M 6s Step #1: 1227700K .......... .......... .......... .......... .......... 54% 194M 6s Step #1: 1227750K .......... .......... .......... .......... .......... 54% 64.1M 6s Step #1: 1227800K .......... .......... .......... .......... .......... 54% 201M 6s Step #1: 1227850K .......... .......... .......... .......... .......... 54% 209M 6s Step #1: 1227900K .......... .......... .......... .......... .......... 54% 213M 6s Step #1: 1227950K .......... .......... .......... .......... .......... 54% 134M 6s Step #1: 1228000K .......... .......... .......... .......... .......... 54% 205M 6s Step #1: 1228050K .......... .......... .......... .......... .......... 54% 209M 6s Step #1: 1228100K .......... .......... .......... .......... .......... 54% 203M 6s Step #1: 1228150K .......... .......... .......... .......... .......... 54% 174M 6s Step #1: 1228200K .......... .......... .......... .......... .......... 54% 194M 6s Step #1: 1228250K .......... .......... .......... .......... .......... 54% 204M 6s Step #1: 1228300K .......... .......... .......... .......... .......... 54% 201M 6s Step #1: 1228350K .......... .......... .......... .......... .......... 54% 170M 6s Step #1: 1228400K .......... .......... .......... .......... .......... 54% 211M 6s Step #1: 1228450K .......... .......... .......... .......... .......... 54% 195M 6s Step #1: 1228500K .......... .......... .......... .......... .......... 54% 206M 6s Step #1: 1228550K .......... .......... .......... .......... .......... 54% 165M 6s Step #1: 1228600K .......... .......... .......... .......... .......... 54% 186M 6s Step #1: 1228650K .......... .......... .......... .......... .......... 54% 193M 6s Step #1: 1228700K .......... .......... .......... .......... .......... 54% 173M 6s Step #1: 1228750K .......... .......... .......... .......... .......... 54% 172M 6s Step #1: 1228800K .......... .......... .......... .......... .......... 54% 209M 6s Step #1: 1228850K .......... .......... .......... .......... .......... 54% 187M 6s Step #1: 1228900K .......... .......... .......... .......... .......... 54% 192M 6s Step #1: 1228950K .......... .......... .......... .......... .......... 54% 197M 6s Step #1: 1229000K .......... .......... .......... .......... .......... 54% 195M 6s Step #1: 1229050K .......... .......... .......... .......... .......... 54% 195M 6s Step #1: 1229100K .......... .......... .......... .......... .......... 54% 194M 6s Step #1: 1229150K .......... .......... .......... .......... .......... 54% 165M 6s Step #1: 1229200K .......... .......... .......... .......... .......... 54% 185M 6s Step #1: 1229250K .......... .......... .......... .......... .......... 54% 141M 6s Step #1: 1229300K .......... .......... .......... .......... .......... 54% 177M 6s Step #1: 1229350K .......... .......... .......... .......... .......... 54% 183M 6s Step #1: 1229400K .......... .......... .......... .......... .......... 54% 191M 6s Step #1: 1229450K .......... .......... .......... .......... .......... 54% 151M 6s Step #1: 1229500K .......... .......... .......... .......... .......... 54% 189M 6s Step #1: 1229550K .......... .......... .......... .......... .......... 54% 174M 6s Step #1: 1229600K .......... .......... .......... .......... .......... 54% 203M 6s Step #1: 1229650K .......... .......... .......... .......... .......... 54% 149M 6s Step #1: 1229700K .......... .......... .......... .......... .......... 54% 169M 6s Step #1: 1229750K .......... .......... .......... .......... .......... 54% 61.1M 6s Step #1: 1229800K .......... .......... .......... .......... .......... 54% 176M 6s Step #1: 1229850K .......... .......... .......... .......... .......... 54% 197M 6s Step #1: 1229900K .......... .......... .......... .......... .......... 54% 217M 6s Step #1: 1229950K .......... .......... .......... .......... .......... 54% 153M 6s Step #1: 1230000K .......... .......... .......... .......... .......... 54% 195M 6s Step #1: 1230050K .......... .......... .......... .......... .......... 54% 212M 6s Step #1: 1230100K .......... .......... .......... .......... .......... 54% 205M 6s Step #1: 1230150K .......... .......... .......... .......... .......... 54% 187M 6s Step #1: 1230200K .......... .......... .......... .......... .......... 54% 208M 6s Step #1: 1230250K .......... .......... .......... .......... .......... 54% 189M 6s Step #1: 1230300K .......... .......... .......... .......... .......... 54% 218M 6s Step #1: 1230350K .......... .......... .......... .......... .......... 54% 166M 6s Step #1: 1230400K .......... .......... .......... .......... .......... 54% 180M 6s Step #1: 1230450K .......... .......... .......... .......... .......... 54% 192M 6s Step #1: 1230500K .......... .......... .......... .......... .......... 54% 180M 6s Step #1: 1230550K .......... .......... .......... .......... .......... 54% 176M 6s Step #1: 1230600K .......... .......... .......... .......... .......... 54% 205M 6s Step #1: 1230650K .......... .......... .......... .......... .......... 54% 178M 6s Step #1: 1230700K .......... .......... .......... .......... .......... 54% 166M 6s Step #1: 1230750K .......... .......... .......... .......... .......... 54% 163M 6s Step #1: 1230800K .......... .......... .......... .......... .......... 54% 206M 6s Step #1: 1230850K .......... .......... .......... .......... .......... 54% 192M 6s Step #1: 1230900K .......... .......... .......... .......... .......... 54% 197M 6s Step #1: 1230950K .......... .......... .......... .......... .......... 54% 179M 6s Step #1: 1231000K .......... .......... .......... .......... .......... 54% 193M 6s Step #1: 1231050K .......... .......... .......... .......... .......... 54% 191M 6s Step #1: 1231100K .......... .......... .......... .......... .......... 54% 218M 6s Step #1: 1231150K .......... .......... .......... .......... .......... 54% 187M 6s Step #1: 1231200K .......... .......... .......... .......... .......... 54% 214M 6s Step #1: 1231250K .......... .......... .......... .......... .......... 54% 186M 6s Step #1: 1231300K .......... .......... .......... .......... .......... 54% 199M 6s Step #1: 1231350K .......... .......... .......... .......... .......... 54% 186M 6s Step #1: 1231400K .......... .......... .......... .......... .......... 54% 192M 6s Step #1: 1231450K .......... .......... .......... .......... .......... 54% 198M 6s Step #1: 1231500K .......... .......... .......... .......... .......... 54% 193M 6s Step #1: 1231550K .......... .......... .......... .......... .......... 54% 159M 6s Step #1: 1231600K .......... .......... .......... .......... .......... 54% 200M 6s Step #1: 1231650K .......... .......... .......... .......... .......... 54% 204M 6s Step #1: 1231700K .......... .......... .......... .......... .......... 54% 223M 6s Step #1: 1231750K .......... .......... .......... .......... .......... 54% 182M 6s Step #1: 1231800K .......... .......... .......... .......... .......... 54% 66.2M 6s Step #1: 1231850K .......... .......... .......... .......... .......... 54% 204M 6s Step #1: 1231900K .......... .......... .......... .......... .......... 54% 196M 6s Step #1: 1231950K .......... .......... .......... .......... .......... 54% 176M 6s Step #1: 1232000K .......... .......... .......... .......... .......... 54% 207M 6s Step #1: 1232050K .......... .......... .......... .......... .......... 54% 199M 6s Step #1: 1232100K .......... .......... .......... .......... .......... 54% 188M 6s Step #1: 1232150K .......... .......... .......... .......... .......... 54% 181M 6s Step #1: 1232200K .......... .......... .......... .......... .......... 54% 202M 6s Step #1: 1232250K .......... .......... .......... .......... .......... 54% 206M 6s Step #1: 1232300K .......... .......... .......... .......... .......... 54% 204M 6s Step #1: 1232350K .......... .......... .......... .......... .......... 54% 148M 6s Step #1: 1232400K .......... .......... .......... .......... .......... 54% 198M 6s Step #1: 1232450K .......... .......... .......... .......... .......... 54% 200M 6s Step #1: 1232500K .......... .......... .......... .......... .......... 54% 175M 6s Step #1: 1232550K .......... .......... .......... .......... .......... 54% 168M 6s Step #1: 1232600K .......... .......... .......... .......... .......... 54% 187M 6s Step #1: 1232650K .......... .......... .......... .......... .......... 54% 196M 6s Step #1: 1232700K .......... .......... .......... .......... .......... 54% 210M 6s Step #1: 1232750K .......... .......... .......... .......... .......... 54% 181M 6s Step #1: 1232800K .......... .......... .......... .......... .......... 54% 140M 6s Step #1: 1232850K .......... .......... .......... .......... .......... 54% 200M 6s Step #1: 1232900K .......... .......... .......... .......... .......... 54% 191M 6s Step #1: 1232950K .......... .......... .......... .......... .......... 54% 171M 6s Step #1: 1233000K .......... .......... .......... .......... .......... 54% 217M 6s Step #1: 1233050K .......... .......... .......... .......... .......... 54% 192M 6s Step #1: 1233100K .......... .......... .......... .......... .......... 54% 210M 6s Step #1: 1233150K .......... .......... .......... .......... .......... 54% 159M 6s Step #1: 1233200K .......... .......... .......... .......... .......... 54% 199M 6s Step #1: 1233250K .......... .......... .......... .......... .......... 54% 202M 6s Step #1: 1233300K .......... .......... .......... .......... .......... 54% 189M 6s Step #1: 1233350K .......... .......... .......... .......... .......... 54% 189M 6s Step #1: 1233400K .......... .......... .......... .......... .......... 54% 198M 6s Step #1: 1233450K .......... .......... .......... .......... .......... 54% 183M 6s Step #1: 1233500K .......... .......... .......... .......... .......... 54% 217M 6s Step #1: 1233550K .......... .......... .......... .......... .......... 54% 180M 6s Step #1: 1233600K .......... .......... .......... .......... .......... 54% 191M 6s Step #1: 1233650K .......... .......... .......... .......... .......... 54% 109M 6s Step #1: 1233700K .......... .......... .......... .......... .......... 54% 192M 6s Step #1: 1233750K .......... .......... .......... .......... .......... 54% 171M 6s Step #1: 1233800K .......... .......... .......... .......... .......... 54% 182M 6s Step #1: 1233850K .......... .......... .......... .......... .......... 54% 170M 6s Step #1: 1233900K .......... .......... .......... .......... .......... 54% 204M 6s Step #1: 1233950K .......... .......... .......... .......... .......... 54% 180M 6s Step #1: 1234000K .......... .......... .......... .......... .......... 54% 190M 6s Step #1: 1234050K .......... .......... .......... .......... .......... 54% 191M 6s Step #1: 1234100K .......... .......... .......... .......... .......... 54% 189M 6s Step #1: 1234150K .......... .......... .......... .......... .......... 54% 179M 6s Step #1: 1234200K .......... .......... .......... .......... .......... 54% 195M 6s Step #1: 1234250K .......... .......... .......... .......... .......... 54% 177M 6s Step #1: 1234300K .......... .......... .......... .......... .......... 54% 196M 6s Step #1: 1234350K .......... .......... .......... .......... .......... 54% 165M 6s Step #1: 1234400K .......... .......... .......... .......... .......... 54% 198M 6s Step #1: 1234450K .......... .......... .......... .......... .......... 54% 204M 6s Step #1: 1234500K .......... .......... .......... .......... .......... 54% 178M 6s Step #1: 1234550K .......... .......... .......... .......... .......... 54% 160M 6s Step #1: 1234600K .......... .......... .......... .......... .......... 54% 171M 6s Step #1: 1234650K .......... .......... .......... .......... .......... 54% 206M 6s Step #1: 1234700K .......... .......... .......... .......... .......... 54% 205M 6s Step #1: 1234750K .......... .......... .......... .......... .......... 54% 155M 6s Step #1: 1234800K .......... .......... .......... .......... .......... 54% 183M 6s Step #1: 1234850K .......... .......... .......... .......... .......... 54% 168M 6s Step #1: 1234900K .......... .......... .......... .......... .......... 54% 200M 6s Step #1: 1234950K .......... .......... .......... .......... .......... 54% 177M 6s Step #1: 1235000K .......... .......... .......... .......... .......... 54% 196M 6s Step #1: 1235050K .......... .......... .......... .......... .......... 54% 64.8M 6s Step #1: 1235100K .......... .......... .......... .......... .......... 54% 204M 6s Step #1: 1235150K .......... .......... .......... .......... .......... 54% 182M 6s Step #1: 1235200K .......... .......... .......... .......... .......... 54% 205M 6s Step #1: 1235250K .......... .......... .......... .......... .......... 54% 185M 6s Step #1: 1235300K .......... .......... .......... .......... .......... 54% 176M 6s Step #1: 1235350K .......... .......... .......... .......... .......... 54% 195M 6s Step #1: 1235400K .......... .......... .......... .......... .......... 54% 190M 6s Step #1: 1235450K .......... .......... .......... .......... .......... 54% 206M 6s Step #1: 1235500K .......... .......... .......... .......... .......... 54% 210M 6s Step #1: 1235550K .......... .......... .......... .......... .......... 54% 162M 6s Step #1: 1235600K .......... .......... .......... .......... .......... 54% 193M 6s Step #1: 1235650K .......... .......... .......... .......... .......... 54% 203M 6s Step #1: 1235700K .......... .......... .......... .......... .......... 54% 214M 6s Step #1: 1235750K .......... .......... .......... .......... .......... 54% 195M 6s Step #1: 1235800K .......... .......... .......... .......... .......... 54% 68.9M 6s Step #1: 1235850K .......... .......... .......... .......... .......... 54% 200M 6s Step #1: 1235900K .......... .......... .......... .......... .......... 54% 181M 6s Step #1: 1235950K .......... .......... .......... .......... .......... 54% 169M 6s Step #1: 1236000K .......... .......... .......... .......... .......... 54% 182M 6s Step #1: 1236050K .......... .......... .......... .......... .......... 54% 186M 6s Step #1: 1236100K .......... .......... .......... .......... .......... 54% 199M 6s Step #1: 1236150K .......... .......... .......... .......... .......... 54% 176M 6s Step #1: 1236200K .......... .......... .......... .......... .......... 54% 206M 6s Step #1: 1236250K .......... .......... .......... .......... .......... 54% 205M 6s Step #1: 1236300K .......... .......... .......... .......... .......... 54% 185M 6s Step #1: 1236350K .......... .......... .......... .......... .......... 54% 154M 6s Step #1: 1236400K .......... .......... .......... .......... .......... 54% 196M 6s Step #1: 1236450K .......... .......... .......... .......... .......... 54% 205M 6s Step #1: 1236500K .......... .......... .......... .......... .......... 54% 206M 6s Step #1: 1236550K .......... .......... .......... .......... .......... 54% 62.3M 6s Step #1: 1236600K .......... .......... .......... .......... .......... 54% 177M 6s Step #1: 1236650K .......... .......... .......... .......... .......... 54% 178M 6s Step #1: 1236700K .......... .......... .......... .......... .......... 54% 201M 6s Step #1: 1236750K .......... .......... .......... .......... .......... 54% 164M 6s Step #1: 1236800K .......... .......... .......... .......... .......... 54% 197M 6s Step #1: 1236850K .......... .......... .......... .......... .......... 54% 199M 6s Step #1: 1236900K .......... .......... .......... .......... .......... 54% 192M 6s Step #1: 1236950K .......... .......... .......... .......... .......... 54% 185M 6s Step #1: 1237000K .......... .......... .......... .......... .......... 54% 200M 6s Step #1: 1237050K .......... .......... .......... .......... .......... 54% 175M 6s Step #1: 1237100K .......... .......... .......... .......... .......... 54% 179M 6s Step #1: 1237150K .......... .......... .......... .......... .......... 54% 166M 6s Step #1: 1237200K .......... .......... .......... .......... .......... 54% 197M 6s Step #1: 1237250K .......... .......... .......... .......... .......... 54% 203M 6s Step #1: 1237300K .......... .......... .......... .......... .......... 54% 195M 6s Step #1: 1237350K .......... .......... .......... .......... .......... 54% 171M 6s Step #1: 1237400K .......... .......... .......... .......... .......... 54% 180M 6s Step #1: 1237450K .......... .......... .......... .......... .......... 54% 215M 6s Step #1: 1237500K .......... .......... .......... .......... .......... 54% 199M 6s Step #1: 1237550K .......... .......... .......... .......... .......... 54% 166M 6s Step #1: 1237600K .......... .......... .......... .......... .......... 54% 69.2M 6s Step #1: 1237650K .......... .......... .......... .......... .......... 54% 163M 6s Step #1: 1237700K .......... .......... .......... .......... .......... 54% 199M 6s Step #1: 1237750K .......... .......... .......... .......... .......... 54% 186M 6s Step #1: 1237800K .......... .......... .......... .......... .......... 54% 185M 6s Step #1: 1237850K .......... .......... .......... .......... .......... 54% 179M 6s Step #1: 1237900K .......... .......... .......... .......... .......... 54% 188M 6s Step #1: 1237950K .......... .......... .......... .......... .......... 54% 160M 6s Step #1: 1238000K .......... .......... .......... .......... .......... 54% 208M 6s Step #1: 1238050K .......... .......... .......... .......... .......... 54% 188M 6s Step #1: 1238100K .......... .......... .......... .......... .......... 54% 188M 6s Step #1: 1238150K .......... .......... .......... .......... .......... 54% 166M 6s Step #1: 1238200K .......... .......... .......... .......... .......... 54% 193M 6s Step #1: 1238250K .......... .......... .......... .......... .......... 54% 195M 6s Step #1: 1238300K .......... .......... .......... .......... .......... 54% 190M 6s Step #1: 1238350K .......... .......... .......... .......... .......... 54% 167M 6s Step #1: 1238400K .......... .......... .......... .......... .......... 54% 190M 6s Step #1: 1238450K .......... .......... .......... .......... .......... 54% 188M 6s Step #1: 1238500K .......... .......... .......... .......... .......... 54% 206M 6s Step #1: 1238550K .......... .......... .......... .......... .......... 54% 180M 6s Step #1: 1238600K .......... .......... .......... .......... .......... 54% 186M 6s Step #1: 1238650K .......... .......... .......... .......... .......... 54% 190M 6s Step #1: 1238700K .......... .......... .......... .......... .......... 54% 190M 6s Step #1: 1238750K .......... .......... .......... .......... .......... 54% 167M 6s Step #1: 1238800K .......... .......... .......... .......... .......... 54% 190M 6s Step #1: 1238850K .......... .......... .......... .......... .......... 54% 198M 6s Step #1: 1238900K .......... .......... .......... .......... .......... 54% 209M 6s Step #1: 1238950K .......... .......... .......... .......... .......... 54% 167M 6s Step #1: 1239000K .......... .......... .......... .......... .......... 54% 193M 6s Step #1: 1239050K .......... .......... .......... .......... .......... 54% 203M 6s Step #1: 1239100K .......... .......... .......... .......... .......... 55% 199M 6s Step #1: 1239150K .......... .......... .......... .......... .......... 55% 167M 6s Step #1: 1239200K .......... .......... .......... .......... .......... 55% 179M 6s Step #1: 1239250K .......... .......... .......... .......... .......... 55% 197M 6s Step #1: 1239300K .......... .......... .......... .......... .......... 55% 207M 6s Step #1: 1239350K .......... .......... .......... .......... .......... 55% 178M 6s Step #1: 1239400K .......... .......... .......... .......... .......... 55% 193M 6s Step #1: 1239450K .......... .......... .......... .......... .......... 55% 196M 6s Step #1: 1239500K .......... .......... .......... .......... .......... 55% 223M 6s Step #1: 1239550K .......... .......... .......... .......... .......... 55% 173M 6s Step #1: 1239600K .......... .......... .......... .......... .......... 55% 188M 6s Step #1: 1239650K .......... .......... .......... .......... .......... 55% 191M 6s Step #1: 1239700K .......... .......... .......... .......... .......... 55% 188M 6s Step #1: 1239750K .......... .......... .......... .......... .......... 55% 175M 6s Step #1: 1239800K .......... .......... .......... .......... .......... 55% 190M 6s Step #1: 1239850K .......... .......... .......... .......... .......... 55% 196M 6s Step #1: 1239900K .......... .......... .......... .......... .......... 55% 69.9M 6s Step #1: 1239950K .......... .......... .......... .......... .......... 55% 181M 6s Step #1: 1240000K .......... .......... .......... .......... .......... 55% 160M 6s Step #1: 1240050K .......... .......... .......... .......... .......... 55% 180M 6s Step #1: 1240100K .......... .......... .......... .......... .......... 55% 203M 6s Step #1: 1240150K .......... .......... .......... .......... .......... 55% 176M 6s Step #1: 1240200K .......... .......... .......... .......... .......... 55% 186M 6s Step #1: 1240250K .......... .......... .......... .......... .......... 55% 169M 6s Step #1: 1240300K .......... .......... .......... .......... .......... 55% 207M 6s Step #1: 1240350K .......... .......... .......... .......... .......... 55% 179M 6s Step #1: 1240400K .......... .......... .......... .......... .......... 55% 212M 6s Step #1: 1240450K .......... .......... .......... .......... .......... 55% 212M 6s Step #1: 1240500K .......... .......... .......... .......... .......... 55% 200M 6s Step #1: 1240550K .......... .......... .......... .......... .......... 55% 203M 6s Step #1: 1240600K .......... .......... .......... .......... .......... 55% 206M 6s Step #1: 1240650K .......... .......... .......... .......... .......... 55% 205M 6s Step #1: 1240700K .......... .......... .......... .......... .......... 55% 195M 6s Step #1: 1240750K .......... .......... .......... .......... .......... 55% 167M 6s Step #1: 1240800K .......... .......... .......... .......... .......... 55% 194M 6s Step #1: 1240850K .......... .......... .......... .......... .......... 55% 177M 6s Step #1: 1240900K .......... .......... .......... .......... .......... 55% 205M 6s Step #1: 1240950K .......... .......... .......... .......... .......... 55% 192M 6s Step #1: 1241000K .......... .......... .......... .......... .......... 55% 199M 6s Step #1: 1241050K .......... .......... .......... .......... .......... 55% 177M 6s Step #1: 1241100K .......... .......... .......... .......... .......... 55% 207M 6s Step #1: 1241150K .......... .......... .......... .......... .......... 55% 166M 6s Step #1: 1241200K .......... .......... .......... .......... .......... 55% 200M 6s Step #1: 1241250K .......... .......... .......... .......... .......... 55% 194M 6s Step #1: 1241300K .......... .......... .......... .......... .......... 55% 193M 6s Step #1: 1241350K .......... .......... .......... .......... .......... 55% 180M 6s Step #1: 1241400K .......... .......... .......... .......... .......... 55% 201M 6s Step #1: 1241450K .......... .......... .......... .......... .......... 55% 147M 6s Step #1: 1241500K .......... .......... .......... .......... .......... 55% 173M 6s Step #1: 1241550K .......... .......... .......... .......... .......... 55% 160M 6s Step #1: 1241600K .......... .......... .......... .......... .......... 55% 193M 6s Step #1: 1241650K .......... .......... .......... .......... .......... 55% 190M 6s Step #1: 1241700K .......... .......... .......... .......... .......... 55% 204M 6s Step #1: 1241750K .......... .......... .......... .......... .......... 55% 194M 6s Step #1: 1241800K .......... .......... .......... .......... .......... 55% 167M 6s Step #1: 1241850K .......... .......... .......... .......... .......... 55% 168M 6s Step #1: 1241900K .......... .......... .......... .......... .......... 55% 205M 6s Step #1: 1241950K .......... .......... .......... .......... .......... 55% 148M 6s Step #1: 1242000K .......... .......... .......... .......... .......... 55% 174M 6s Step #1: 1242050K .......... .......... .......... .......... .......... 55% 220M 6s Step #1: 1242100K .......... .......... .......... .......... .......... 55% 203M 6s Step #1: 1242150K .......... .......... .......... .......... .......... 55% 162M 6s Step #1: 1242200K .......... .......... .......... .......... .......... 55% 198M 6s Step #1: 1242250K .......... .......... .......... .......... .......... 55% 206M 6s Step #1: 1242300K .......... .......... .......... .......... .......... 55% 196M 6s Step #1: 1242350K .......... .......... .......... .......... .......... 55% 153M 6s Step #1: 1242400K .......... .......... .......... .......... .......... 55% 200M 6s Step #1: 1242450K .......... .......... .......... .......... .......... 55% 201M 6s Step #1: 1242500K .......... .......... .......... .......... .......... 55% 173M 6s Step #1: 1242550K .......... .......... .......... .......... .......... 55% 157M 6s Step #1: 1242600K .......... .......... .......... .......... .......... 55% 185M 6s Step #1: 1242650K .......... .......... .......... .......... .......... 55% 175M 6s Step #1: 1242700K .......... .......... .......... .......... .......... 55% 197M 6s Step #1: 1242750K .......... .......... .......... .......... .......... 55% 172M 6s Step #1: 1242800K .......... .......... .......... .......... .......... 55% 172M 6s Step #1: 1242850K .......... .......... .......... .......... .......... 55% 178M 6s Step #1: 1242900K .......... .......... .......... .......... .......... 55% 187M 6s Step #1: 1242950K .......... .......... .......... .......... .......... 55% 173M 6s Step #1: 1243000K .......... .......... .......... .......... .......... 55% 199M 6s Step #1: 1243050K .......... .......... .......... .......... .......... 55% 180M 6s Step #1: 1243100K .......... .......... .......... .......... .......... 55% 174M 6s Step #1: 1243150K .......... .......... .......... .......... .......... 55% 170M 6s Step #1: 1243200K .......... .......... .......... .......... .......... 55% 188M 6s Step #1: 1243250K .......... .......... .......... .......... .......... 55% 208M 6s Step #1: 1243300K .......... .......... .......... .......... .......... 55% 184M 6s Step #1: 1243350K .......... .......... .......... .......... .......... 55% 175M 6s Step #1: 1243400K .......... .......... .......... .......... .......... 55% 194M 6s Step #1: 1243450K .......... .......... .......... .......... .......... 55% 197M 6s Step #1: 1243500K .......... .......... .......... .......... .......... 55% 189M 6s Step #1: 1243550K .......... .......... .......... .......... .......... 55% 166M 6s Step #1: 1243600K .......... .......... .......... .......... .......... 55% 184M 6s Step #1: 1243650K .......... .......... .......... .......... .......... 55% 199M 6s Step #1: 1243700K .......... .......... .......... .......... .......... 55% 201M 6s Step #1: 1243750K .......... .......... .......... .......... .......... 55% 179M 6s Step #1: 1243800K .......... .......... .......... .......... .......... 55% 176M 6s Step #1: 1243850K .......... .......... .......... .......... .......... 55% 183M 6s Step #1: 1243900K .......... .......... .......... .......... .......... 55% 186M 6s Step #1: 1243950K .......... .......... .......... .......... .......... 55% 171M 6s Step #1: 1244000K .......... .......... .......... .......... .......... 55% 201M 6s Step #1: 1244050K .......... .......... .......... .......... .......... 55% 174M 6s Step #1: 1244100K .......... .......... .......... .......... .......... 55% 193M 6s Step #1: 1244150K .......... .......... .......... .......... .......... 55% 165M 6s Step #1: 1244200K .......... .......... .......... .......... .......... 55% 199M 6s Step #1: 1244250K .......... .......... .......... .......... .......... 55% 195M 6s Step #1: 1244300K .......... .......... .......... .......... .......... 55% 197M 6s Step #1: 1244350K .......... .......... .......... .......... .......... 55% 158M 6s Step #1: 1244400K .......... .......... .......... .......... .......... 55% 176M 6s Step #1: 1244450K .......... .......... .......... .......... .......... 55% 194M 6s Step #1: 1244500K .......... .......... .......... .......... .......... 55% 191M 6s Step #1: 1244550K .......... .......... .......... .......... .......... 55% 174M 6s Step #1: 1244600K .......... .......... .......... .......... .......... 55% 178M 6s Step #1: 1244650K .......... .......... .......... .......... .......... 55% 198M 6s Step #1: 1244700K .......... .......... .......... .......... .......... 55% 177M 6s Step #1: 1244750K .......... .......... .......... .......... .......... 55% 160M 6s Step #1: 1244800K .......... .......... .......... .......... .......... 55% 182M 6s Step #1: 1244850K .......... .......... .......... .......... .......... 55% 191M 6s Step #1: 1244900K .......... .......... .......... .......... .......... 55% 195M 6s Step #1: 1244950K .......... .......... .......... .......... .......... 55% 164M 6s Step #1: 1245000K .......... .......... .......... .......... .......... 55% 186M 6s Step #1: 1245050K .......... .......... .......... .......... .......... 55% 193M 6s Step #1: 1245100K .......... .......... .......... .......... .......... 55% 210M 6s Step #1: 1245150K .......... .......... .......... .......... .......... 55% 149M 6s Step #1: 1245200K .......... .......... .......... .......... .......... 55% 190M 6s Step #1: 1245250K .......... .......... .......... .......... .......... 55% 205M 6s Step #1: 1245300K .......... .......... .......... .......... .......... 55% 207M 6s Step #1: 1245350K .......... .......... .......... .......... .......... 55% 159M 6s Step #1: 1245400K .......... .......... .......... .......... .......... 55% 198M 6s Step #1: 1245450K .......... .......... .......... .......... .......... 55% 184M 6s Step #1: 1245500K .......... .......... .......... .......... .......... 55% 203M 6s Step #1: 1245550K .......... .......... .......... .......... .......... 55% 152M 6s Step #1: 1245600K .......... .......... .......... .......... .......... 55% 190M 6s Step #1: 1245650K .......... .......... .......... .......... .......... 55% 189M 6s Step #1: 1245700K .......... .......... .......... .......... .......... 55% 195M 6s Step #1: 1245750K .......... .......... .......... .......... .......... 55% 176M 6s Step #1: 1245800K .......... .......... .......... .......... .......... 55% 186M 6s Step #1: 1245850K .......... .......... .......... .......... .......... 55% 191M 6s Step #1: 1245900K .......... .......... .......... .......... .......... 55% 202M 6s Step #1: 1245950K .......... .......... .......... .......... .......... 55% 138M 6s Step #1: 1246000K .......... .......... .......... .......... .......... 55% 187M 6s Step #1: 1246050K .......... .......... .......... .......... .......... 55% 193M 6s Step #1: 1246100K .......... .......... .......... .......... .......... 55% 184M 6s Step #1: 1246150K .......... .......... .......... .......... .......... 55% 181M 6s Step #1: 1246200K .......... .......... .......... .......... .......... 55% 186M 6s Step #1: 1246250K .......... .......... .......... .......... .......... 55% 202M 6s Step #1: 1246300K .......... .......... .......... .......... .......... 55% 202M 6s Step #1: 1246350K .......... .......... .......... .......... .......... 55% 170M 6s Step #1: 1246400K .......... .......... .......... .......... .......... 55% 187M 6s Step #1: 1246450K .......... .......... .......... .......... .......... 55% 196M 6s Step #1: 1246500K .......... .......... .......... .......... .......... 55% 203M 6s Step #1: 1246550K .......... .......... .......... .......... .......... 55% 180M 6s Step #1: 1246600K .......... .......... .......... .......... .......... 55% 207M 6s Step #1: 1246650K .......... .......... .......... .......... .......... 55% 177M 6s Step #1: 1246700K .......... .......... .......... .......... .......... 55% 205M 6s Step #1: 1246750K .......... .......... .......... .......... .......... 55% 177M 6s Step #1: 1246800K .......... .......... .......... .......... .......... 55% 212M 6s Step #1: 1246850K .......... .......... .......... .......... .......... 55% 204M 6s Step #1: 1246900K .......... .......... .......... .......... .......... 55% 180M 6s Step #1: 1246950K .......... .......... .......... .......... .......... 55% 177M 6s Step #1: 1247000K .......... .......... .......... .......... .......... 55% 187M 6s Step #1: 1247050K .......... .......... .......... .......... .......... 55% 198M 6s Step #1: 1247100K .......... .......... .......... .......... .......... 55% 203M 6s Step #1: 1247150K .......... .......... .......... .......... .......... 55% 164M 6s Step #1: 1247200K .......... .......... .......... .......... .......... 55% 210M 6s Step #1: 1247250K .......... .......... .......... .......... .......... 55% 205M 6s Step #1: 1247300K .......... .......... .......... .......... .......... 55% 190M 6s Step #1: 1247350K .......... .......... .......... .......... .......... 55% 172M 6s Step #1: 1247400K .......... .......... .......... .......... .......... 55% 180M 6s Step #1: 1247450K .......... .......... .......... .......... .......... 55% 191M 6s Step #1: 1247500K .......... .......... .......... .......... .......... 55% 184M 6s Step #1: 1247550K .......... .......... .......... .......... .......... 55% 171M 6s Step #1: 1247600K .......... .......... .......... .......... .......... 55% 208M 6s Step #1: 1247650K .......... .......... .......... .......... .......... 55% 181M 6s Step #1: 1247700K .......... .......... .......... .......... .......... 55% 208M 6s Step #1: 1247750K .......... .......... .......... .......... .......... 55% 173M 6s Step #1: 1247800K .......... .......... .......... .......... .......... 55% 203M 6s Step #1: 1247850K .......... .......... .......... .......... .......... 55% 194M 6s Step #1: 1247900K .......... .......... .......... .......... .......... 55% 190M 6s Step #1: 1247950K .......... .......... .......... .......... .......... 55% 162M 6s Step #1: 1248000K .......... .......... .......... .......... .......... 55% 205M 6s Step #1: 1248050K .......... .......... .......... .......... .......... 55% 201M 6s Step #1: 1248100K .......... .......... .......... .......... .......... 55% 206M 6s Step #1: 1248150K .......... .......... .......... .......... .......... 55% 177M 6s Step #1: 1248200K .......... .......... .......... .......... .......... 55% 180M 6s Step #1: 1248250K .......... .......... .......... .......... .......... 55% 199M 6s Step #1: 1248300K .......... .......... .......... .......... .......... 55% 195M 6s Step #1: 1248350K .......... .......... .......... .......... .......... 55% 164M 6s Step #1: 1248400K .......... .......... .......... .......... .......... 55% 173M 6s Step #1: 1248450K .......... .......... .......... .......... .......... 55% 215M 6s Step #1: 1248500K .......... .......... .......... .......... .......... 55% 203M 6s Step #1: 1248550K .......... .......... .......... .......... .......... 55% 177M 6s Step #1: 1248600K .......... .......... .......... .......... .......... 55% 206M 6s Step #1: 1248650K .......... .......... .......... .......... .......... 55% 166M 6s Step #1: 1248700K .......... .......... .......... .......... .......... 55% 193M 6s Step #1: 1248750K .......... .......... .......... .......... .......... 55% 150M 6s Step #1: 1248800K .......... .......... .......... .......... .......... 55% 193M 6s Step #1: 1248850K .......... .......... .......... .......... .......... 55% 194M 6s Step #1: 1248900K .......... .......... .......... .......... .......... 55% 190M 6s Step #1: 1248950K .......... .......... .......... .......... .......... 55% 173M 6s Step #1: 1249000K .......... .......... .......... .......... .......... 55% 207M 6s Step #1: 1249050K .......... .......... .......... .......... .......... 55% 208M 6s Step #1: 1249100K .......... .......... .......... .......... .......... 55% 190M 6s Step #1: 1249150K .......... .......... .......... .......... .......... 55% 168M 6s Step #1: 1249200K .......... .......... .......... .......... .......... 55% 185M 6s Step #1: 1249250K .......... .......... .......... .......... .......... 55% 205M 6s Step #1: 1249300K .......... .......... .......... .......... .......... 55% 202M 6s Step #1: 1249350K .......... .......... .......... .......... .......... 55% 175M 6s Step #1: 1249400K .......... .......... .......... .......... .......... 55% 197M 6s Step #1: 1249450K .......... .......... .......... .......... .......... 55% 186M 6s Step #1: 1249500K .......... .......... .......... .......... .......... 55% 205M 6s Step #1: 1249550K .......... .......... .......... .......... .......... 55% 170M 6s Step #1: 1249600K .......... .......... .......... .......... .......... 55% 204M 6s Step #1: 1249650K .......... .......... .......... .......... .......... 55% 188M 6s Step #1: 1249700K .......... .......... .......... .......... .......... 55% 188M 6s Step #1: 1249750K .......... .......... .......... .......... .......... 55% 177M 6s Step #1: 1249800K .......... .......... .......... .......... .......... 55% 205M 6s Step #1: 1249850K .......... .......... .......... .......... .......... 55% 208M 6s Step #1: 1249900K .......... .......... .......... .......... .......... 55% 187M 6s Step #1: 1249950K .......... .......... .......... .......... .......... 55% 146M 6s Step #1: 1250000K .......... .......... .......... .......... .......... 55% 204M 6s Step #1: 1250050K .......... .......... .......... .......... .......... 55% 205M 6s Step #1: 1250100K .......... .......... .......... .......... .......... 55% 194M 6s Step #1: 1250150K .......... .......... .......... .......... .......... 55% 159M 6s Step #1: 1250200K .......... .......... .......... .......... .......... 55% 201M 6s Step #1: 1250250K .......... .......... .......... .......... .......... 55% 211M 6s Step #1: 1250300K .......... .......... .......... .......... .......... 55% 189M 6s Step #1: 1250350K .......... .......... .......... .......... .......... 55% 164M 6s Step #1: 1250400K .......... .......... .......... .......... .......... 55% 206M 6s Step #1: 1250450K .......... .......... .......... .......... .......... 55% 189M 6s Step #1: 1250500K .......... .......... .......... .......... .......... 55% 211M 6s Step #1: 1250550K .......... .......... .......... .......... .......... 55% 177M 6s Step #1: 1250600K .......... .......... .......... .......... .......... 55% 208M 6s Step #1: 1250650K .......... .......... .......... .......... .......... 55% 177M 6s Step #1: 1250700K .......... .......... .......... .......... .......... 55% 189M 6s Step #1: 1250750K .......... .......... .......... .......... .......... 55% 165M 6s Step #1: 1250800K .......... .......... .......... .......... .......... 55% 192M 6s Step #1: 1250850K .......... .......... .......... .......... .......... 55% 194M 6s Step #1: 1250900K .......... .......... .......... .......... .......... 55% 189M 6s Step #1: 1250950K .......... .......... .......... .......... .......... 55% 172M 6s Step #1: 1251000K .......... .......... .......... .......... .......... 55% 196M 6s Step #1: 1251050K .......... .......... .......... .......... .......... 55% 191M 6s Step #1: 1251100K .......... .......... .......... .......... .......... 55% 182M 6s Step #1: 1251150K .......... .......... .......... .......... .......... 55% 175M 6s Step #1: 1251200K .......... .......... .......... .......... .......... 55% 191M 6s Step #1: 1251250K .......... .......... .......... .......... .......... 55% 183M 6s Step #1: 1251300K .......... .......... .......... .......... .......... 55% 203M 6s Step #1: 1251350K .......... .......... .......... .......... .......... 55% 177M 6s Step #1: 1251400K .......... .......... .......... .......... .......... 55% 194M 6s Step #1: 1251450K .......... .......... .......... .......... .......... 55% 203M 6s Step #1: 1251500K .......... .......... .......... .......... .......... 55% 197M 6s Step #1: 1251550K .......... .......... .......... .......... .......... 55% 174M 6s Step #1: 1251600K .......... .......... .......... .......... .......... 55% 190M 6s Step #1: 1251650K .......... .......... .......... .......... .......... 55% 188M 6s Step #1: 1251700K .......... .......... .......... .......... .......... 55% 190M 6s Step #1: 1251750K .......... .......... .......... .......... .......... 55% 172M 6s Step #1: 1251800K .......... .......... .......... .......... .......... 55% 208M 6s Step #1: 1251850K .......... .......... .......... .......... .......... 55% 216M 6s Step #1: 1251900K .......... .......... .......... .......... .......... 55% 196M 6s Step #1: 1251950K .......... .......... .......... .......... .......... 55% 168M 6s Step #1: 1252000K .......... .......... .......... .......... .......... 55% 202M 6s Step #1: 1252050K .......... .......... .......... .......... .......... 55% 195M 6s Step #1: 1252100K .......... .......... .......... .......... .......... 55% 201M 6s Step #1: 1252150K .......... .......... .......... .......... .......... 55% 179M 6s Step #1: 1252200K .......... .......... .......... .......... .......... 55% 202M 6s Step #1: 1252250K .......... .......... .......... .......... .......... 55% 178M 6s Step #1: 1252300K .......... .......... .......... .......... .......... 55% 175M 6s Step #1: 1252350K .......... .......... .......... .......... .......... 55% 173M 6s Step #1: 1252400K .......... .......... .......... .......... .......... 55% 203M 6s Step #1: 1252450K .......... .......... .......... .......... .......... 55% 201M 6s Step #1: 1252500K .......... .......... .......... .......... .......... 55% 178M 6s Step #1: 1252550K .......... .......... .......... .......... .......... 55% 185M 6s Step #1: 1252600K .......... .......... .......... .......... .......... 55% 193M 6s Step #1: 1252650K .......... .......... .......... .......... .......... 55% 183M 6s Step #1: 1252700K .......... .......... .......... .......... .......... 55% 190M 6s Step #1: 1252750K .......... .......... .......... .......... .......... 55% 166M 6s Step #1: 1252800K .......... .......... .......... .......... .......... 55% 171M 6s Step #1: 1252850K .......... .......... .......... .......... .......... 55% 188M 6s Step #1: 1252900K .......... .......... .......... .......... .......... 55% 205M 6s Step #1: 1252950K .......... .......... .......... .......... .......... 55% 181M 6s Step #1: 1253000K .......... .......... .......... .......... .......... 55% 197M 6s Step #1: 1253050K .......... .......... .......... .......... .......... 55% 200M 6s Step #1: 1253100K .......... .......... .......... .......... .......... 55% 199M 6s Step #1: 1253150K .......... .......... .......... .......... .......... 55% 161M 6s Step #1: 1253200K .......... .......... .......... .......... .......... 55% 185M 6s Step #1: 1253250K .......... .......... .......... .......... .......... 55% 181M 6s Step #1: 1253300K .......... .......... .......... .......... .......... 55% 185M 6s Step #1: 1253350K .......... .......... .......... .......... .......... 55% 175M 6s Step #1: 1253400K .......... .......... .......... .......... .......... 55% 198M 6s Step #1: 1253450K .......... .......... .......... .......... .......... 55% 209M 6s Step #1: 1253500K .......... .......... .......... .......... .......... 55% 209M 6s Step #1: 1253550K .......... .......... .......... .......... .......... 55% 162M 6s Step #1: 1253600K .......... .......... .......... .......... .......... 55% 187M 6s Step #1: 1253650K .......... .......... .......... .......... .......... 55% 214M 6s Step #1: 1253700K .......... .......... .......... .......... .......... 55% 206M 6s Step #1: 1253750K .......... .......... .......... .......... .......... 55% 177M 6s Step #1: 1253800K .......... .......... .......... .......... .......... 55% 191M 6s Step #1: 1253850K .......... .......... .......... .......... .......... 55% 190M 6s Step #1: 1253900K .......... .......... .......... .......... .......... 55% 190M 6s Step #1: 1253950K .......... .......... .......... .......... .......... 55% 172M 6s Step #1: 1254000K .......... .......... .......... .......... .......... 55% 168M 6s Step #1: 1254050K .......... .......... .......... .......... .......... 55% 190M 6s Step #1: 1254100K .......... .......... .......... .......... .......... 55% 211M 6s Step #1: 1254150K .......... .......... .......... .......... .......... 55% 170M 6s Step #1: 1254200K .......... .......... .......... .......... .......... 55% 184M 6s Step #1: 1254250K .......... .......... .......... .......... .......... 55% 187M 6s Step #1: 1254300K .......... .......... .......... .......... .......... 55% 191M 6s Step #1: 1254350K .......... .......... .......... .......... .......... 55% 171M 6s Step #1: 1254400K .......... .......... .......... .......... .......... 55% 205M 6s Step #1: 1254450K .......... .......... .......... .......... .......... 55% 209M 6s Step #1: 1254500K .......... .......... .......... .......... .......... 55% 213M 6s Step #1: 1254550K .......... .......... .......... .......... .......... 55% 204M 6s Step #1: 1254600K .......... .......... .......... .......... .......... 55% 165M 6s Step #1: 1254650K .......... .......... .......... .......... .......... 55% 193M 6s Step #1: 1254700K .......... .......... .......... .......... .......... 55% 193M 6s Step #1: 1254750K .......... .......... .......... .......... .......... 55% 157M 6s Step #1: 1254800K .......... .......... .......... .......... .......... 55% 184M 6s Step #1: 1254850K .......... .......... .......... .......... .......... 55% 209M 6s Step #1: 1254900K .......... .......... .......... .......... .......... 55% 201M 6s Step #1: 1254950K .......... .......... .......... .......... .......... 55% 168M 6s Step #1: 1255000K .......... .......... .......... .......... .......... 55% 206M 6s Step #1: 1255050K .......... .......... .......... .......... .......... 55% 205M 6s Step #1: 1255100K .......... .......... .......... .......... .......... 55% 202M 6s Step #1: 1255150K .......... .......... .......... .......... .......... 55% 162M 6s Step #1: 1255200K .......... .......... .......... .......... .......... 55% 184M 6s Step #1: 1255250K .......... .......... .......... .......... .......... 55% 211M 6s Step #1: 1255300K .......... .......... .......... .......... .......... 55% 197M 6s Step #1: 1255350K .......... .......... .......... .......... .......... 55% 154M 6s Step #1: 1255400K .......... .......... .......... .......... .......... 55% 207M 6s Step #1: 1255450K .......... .......... .......... .......... .......... 55% 201M 6s Step #1: 1255500K .......... .......... .......... .......... .......... 55% 207M 6s Step #1: 1255550K .......... .......... .......... .......... .......... 55% 149M 6s Step #1: 1255600K .......... .......... .......... .......... .......... 55% 192M 6s Step #1: 1255650K .......... .......... .......... .......... .......... 55% 210M 6s Step #1: 1255700K .......... .......... .......... .......... .......... 55% 237M 6s Step #1: 1255750K .......... .......... .......... .......... .......... 55% 208M 6s Step #1: 1255800K .......... .......... .......... .......... .......... 55% 213M 6s Step #1: 1255850K .......... .......... .......... .......... .......... 55% 216M 6s Step #1: 1255900K .......... .......... .......... .......... .......... 55% 229M 6s Step #1: 1255950K .......... .......... .......... .......... .......... 55% 169M 6s Step #1: 1256000K .......... .......... .......... .......... .......... 55% 190M 6s Step #1: 1256050K .......... .......... .......... .......... .......... 55% 195M 6s Step #1: 1256100K .......... .......... .......... .......... .......... 55% 186M 6s Step #1: 1256150K .......... .......... .......... .......... .......... 55% 174M 6s Step #1: 1256200K .......... .......... .......... .......... .......... 55% 187M 6s Step #1: 1256250K .......... .......... .......... .......... .......... 55% 201M 6s Step #1: 1256300K .......... .......... .......... .......... .......... 55% 198M 6s Step #1: 1256350K .......... .......... .......... .......... .......... 55% 164M 6s Step #1: 1256400K .......... .......... .......... .......... .......... 55% 187M 6s Step #1: 1256450K .......... .......... .......... .......... .......... 55% 202M 6s Step #1: 1256500K .......... .......... .......... .......... .......... 55% 204M 6s Step #1: 1256550K .......... .......... .......... .......... .......... 55% 182M 6s Step #1: 1256600K .......... .......... .......... .......... .......... 55% 178M 6s Step #1: 1256650K .......... .......... .......... .......... .......... 55% 186M 6s Step #1: 1256700K .......... .......... .......... .......... .......... 55% 127M 6s Step #1: 1256750K .......... .......... .......... .......... .......... 55% 129M 6s Step #1: 1256800K .......... .......... .......... .......... .......... 55% 186M 6s Step #1: 1256850K .......... .......... .......... .......... .......... 55% 177M 6s Step #1: 1256900K .......... .......... .......... .......... .......... 55% 200M 6s Step #1: 1256950K .......... .......... .......... .......... .......... 55% 154M 6s Step #1: 1257000K .......... .......... .......... .......... .......... 55% 188M 6s Step #1: 1257050K .......... .......... .......... .......... .......... 55% 186M 6s Step #1: 1257100K .......... .......... .......... .......... .......... 55% 198M 6s Step #1: 1257150K .......... .......... .......... .......... .......... 55% 157M 6s Step #1: 1257200K .......... .......... .......... .......... .......... 55% 192M 6s Step #1: 1257250K .......... .......... .......... .......... .......... 55% 222M 6s Step #1: 1257300K .......... .......... .......... .......... .......... 55% 181M 6s Step #1: 1257350K .......... .......... .......... .......... .......... 55% 176M 6s Step #1: 1257400K .......... .......... .......... .......... .......... 55% 139M 6s Step #1: 1257450K .......... .......... .......... .......... .......... 55% 163M 6s Step #1: 1257500K .......... .......... .......... .......... .......... 55% 186M 6s Step #1: 1257550K .......... .......... .......... .......... .......... 55% 161M 6s Step #1: 1257600K .......... .......... .......... .......... .......... 55% 203M 6s Step #1: 1257650K .......... .......... .......... .......... .......... 55% 168M 6s Step #1: 1257700K .......... .......... .......... .......... .......... 55% 171M 6s Step #1: 1257750K .......... .......... .......... .......... .......... 55% 161M 6s Step #1: 1257800K .......... .......... .......... .......... .......... 55% 179M 6s Step #1: 1257850K .......... .......... .......... .......... .......... 55% 198M 6s Step #1: 1257900K .......... .......... .......... .......... .......... 55% 177M 6s Step #1: 1257950K .......... .......... .......... .......... .......... 55% 168M 6s Step #1: 1258000K .......... .......... .......... .......... .......... 55% 211M 6s Step #1: 1258050K .......... .......... .......... .......... .......... 55% 196M 6s Step #1: 1258100K .......... .......... .......... .......... .......... 55% 203M 6s Step #1: 1258150K .......... .......... .......... .......... .......... 55% 172M 6s Step #1: 1258200K .......... .......... .......... .......... .......... 55% 203M 6s Step #1: 1258250K .......... .......... .......... .......... .......... 55% 185M 6s Step #1: 1258300K .......... .......... .......... .......... .......... 55% 203M 6s Step #1: 1258350K .......... .......... .......... .......... .......... 55% 163M 6s Step #1: 1258400K .......... .......... .......... .......... .......... 55% 182M 6s Step #1: 1258450K .......... .......... .......... .......... .......... 55% 179M 6s Step #1: 1258500K .......... .......... .......... .......... .......... 55% 178M 6s Step #1: 1258550K .......... .......... .......... .......... .......... 55% 180M 6s Step #1: 1258600K .......... .......... .......... .......... .......... 55% 225M 6s Step #1: 1258650K .......... .......... .......... .......... .......... 55% 210M 6s Step #1: 1258700K .......... .......... .......... .......... .......... 55% 240M 6s Step #1: 1258750K .......... .......... .......... .......... .......... 55% 192M 6s Step #1: 1258800K .......... .......... .......... .......... .......... 55% 234M 6s Step #1: 1258850K .......... .......... .......... .......... .......... 55% 233M 6s Step #1: 1258900K .......... .......... .......... .......... .......... 55% 192M 6s Step #1: 1258950K .......... .......... .......... .......... .......... 55% 175M 6s Step #1: 1259000K .......... .......... .......... .......... .......... 55% 132M 6s Step #1: 1259050K .......... .......... .......... .......... .......... 55% 201M 6s Step #1: 1259100K .......... .......... .......... .......... .......... 55% 153M 6s Step #1: 1259150K .......... .......... .......... .......... .......... 55% 180M 6s Step #1: 1259200K .......... .......... .......... .......... .......... 55% 149M 6s Step #1: 1259250K .......... .......... .......... .......... .......... 55% 197M 6s Step #1: 1259300K .......... .......... .......... .......... .......... 55% 179M 6s Step #1: 1259350K .......... .......... .......... .......... .......... 55% 159M 6s Step #1: 1259400K .......... .......... .......... .......... .......... 55% 178M 6s Step #1: 1259450K .......... .......... .......... .......... .......... 55% 187M 6s Step #1: 1259500K .......... .......... .......... .......... .......... 55% 172M 6s Step #1: 1259550K .......... .......... .......... .......... .......... 55% 151M 6s Step #1: 1259600K .......... .......... .......... .......... .......... 55% 170M 6s Step #1: 1259650K .......... .......... .......... .......... .......... 55% 176M 6s Step #1: 1259700K .......... .......... .......... .......... .......... 55% 187M 6s Step #1: 1259750K .......... .......... .......... .......... .......... 55% 174M 6s Step #1: 1259800K .......... .......... .......... .......... .......... 55% 189M 6s Step #1: 1259850K .......... .......... .......... .......... .......... 55% 198M 6s Step #1: 1259900K .......... .......... .......... .......... .......... 55% 201M 6s Step #1: 1259950K .......... .......... .......... .......... .......... 55% 160M 6s Step #1: 1260000K .......... .......... .......... .......... .......... 55% 195M 6s Step #1: 1260050K .......... .......... .......... .......... .......... 55% 183M 6s Step #1: 1260100K .......... .......... .......... .......... .......... 55% 176M 6s Step #1: 1260150K .......... .......... .......... .......... .......... 55% 180M 6s Step #1: 1260200K .......... .......... .......... .......... .......... 55% 174M 6s Step #1: 1260250K .......... .......... .......... .......... .......... 55% 194M 6s Step #1: 1260300K .......... .......... .......... .......... .......... 55% 184M 6s Step #1: 1260350K .......... .......... .......... .......... .......... 55% 161M 6s Step #1: 1260400K .......... .......... .......... .......... .......... 55% 196M 6s Step #1: 1260450K .......... .......... .......... .......... .......... 55% 188M 6s Step #1: 1260500K .......... .......... .......... .......... .......... 55% 194M 6s Step #1: 1260550K .......... .......... .......... .......... .......... 55% 169M 6s Step #1: 1260600K .......... .......... .......... .......... .......... 55% 201M 6s Step #1: 1260650K .......... .......... .......... .......... .......... 55% 201M 6s Step #1: 1260700K .......... .......... .......... .......... .......... 55% 193M 6s Step #1: 1260750K .......... .......... .......... .......... .......... 55% 154M 6s Step #1: 1260800K .......... .......... .......... .......... .......... 55% 205M 6s Step #1: 1260850K .......... .......... .......... .......... .......... 55% 201M 6s Step #1: 1260900K .......... .......... .......... .......... .......... 55% 216M 6s Step #1: 1260950K .......... .......... .......... .......... .......... 55% 197M 6s Step #1: 1261000K .......... .......... .......... .......... .......... 55% 174M 6s Step #1: 1261050K .......... .......... .......... .......... .......... 55% 187M 6s Step #1: 1261100K .......... .......... .......... .......... .......... 55% 216M 6s Step #1: 1261150K .......... .......... .......... .......... .......... 55% 178M 6s Step #1: 1261200K .......... .......... .......... .......... .......... 55% 184M 6s Step #1: 1261250K .......... .......... .......... .......... .......... 55% 204M 6s Step #1: 1261300K .......... .......... .......... .......... .......... 55% 175M 6s Step #1: 1261350K .......... .......... .......... .......... .......... 55% 164M 6s Step #1: 1261400K .......... .......... .......... .......... .......... 55% 195M 6s Step #1: 1261450K .......... .......... .......... .......... .......... 55% 206M 6s Step #1: 1261500K .......... .......... .......... .......... .......... 55% 173M 6s Step #1: 1261550K .......... .......... .......... .......... .......... 55% 151M 6s Step #1: 1261600K .......... .......... .......... .......... .......... 56% 191M 6s Step #1: 1261650K .......... .......... .......... .......... .......... 56% 204M 6s Step #1: 1261700K .......... .......... .......... .......... .......... 56% 194M 6s Step #1: 1261750K .......... .......... .......... .......... .......... 56% 148M 6s Step #1: 1261800K .......... .......... .......... .......... .......... 56% 190M 6s Step #1: 1261850K .......... .......... .......... .......... .......... 56% 199M 6s Step #1: 1261900K .......... .......... .......... .......... .......... 56% 187M 6s Step #1: 1261950K .......... .......... .......... .......... .......... 56% 131M 6s Step #1: 1262000K .......... .......... .......... .......... .......... 56% 149M 6s Step #1: 1262050K .......... .......... .......... .......... .......... 56% 166M 6s Step #1: 1262100K .......... .......... .......... .......... .......... 56% 158M 6s Step #1: 1262150K .......... .......... .......... .......... .......... 56% 148M 6s Step #1: 1262200K .......... .......... .......... .......... .......... 56% 163M 6s Step #1: 1262250K .......... .......... .......... .......... .......... 56% 151M 6s Step #1: 1262300K .......... .......... .......... .......... .......... 56% 165M 6s Step #1: 1262350K .......... .......... .......... .......... .......... 56% 144M 6s Step #1: 1262400K .......... .......... .......... .......... .......... 56% 163M 6s Step #1: 1262450K .......... .......... .......... .......... .......... 56% 159M 6s Step #1: 1262500K .......... .......... .......... .......... .......... 56% 162M 6s Step #1: 1262550K .......... .......... .......... .......... .......... 56% 137M 6s Step #1: 1262600K .......... .......... .......... .......... .......... 56% 164M 6s Step #1: 1262650K .......... .......... .......... .......... .......... 56% 175M 6s Step #1: 1262700K .......... .......... .......... .......... .......... 56% 163M 6s Step #1: 1262750K .......... .......... .......... .......... .......... 56% 129M 6s Step #1: 1262800K .......... .......... .......... .......... .......... 56% 156M 6s Step #1: 1262850K .......... .......... .......... .......... .......... 56% 162M 6s Step #1: 1262900K .......... .......... .......... .......... .......... 56% 178M 6s Step #1: 1262950K .......... .......... .......... .......... .......... 56% 158M 6s Step #1: 1263000K .......... .......... .......... .......... .......... 56% 183M 6s Step #1: 1263050K .......... .......... .......... .......... .......... 56% 195M 6s Step #1: 1263100K .......... .......... .......... .......... .......... 56% 186M 6s Step #1: 1263150K .......... .......... .......... .......... .......... 56% 167M 6s Step #1: 1263200K .......... .......... .......... .......... .......... 56% 172M 6s Step #1: 1263250K .......... .......... .......... .......... .......... 56% 191M 6s Step #1: 1263300K .......... .......... .......... .......... .......... 56% 192M 6s Step #1: 1263350K .......... .......... .......... .......... .......... 56% 181M 6s Step #1: 1263400K .......... .......... .......... .......... .......... 56% 200M 6s Step #1: 1263450K .......... .......... .......... .......... .......... 56% 181M 6s Step #1: 1263500K .......... .......... .......... .......... .......... 56% 191M 6s Step #1: 1263550K .......... .......... .......... .......... .......... 56% 160M 6s Step #1: 1263600K .......... .......... .......... .......... .......... 56% 195M 6s Step #1: 1263650K .......... .......... .......... .......... .......... 56% 184M 6s Step #1: 1263700K .......... .......... .......... .......... .......... 56% 198M 6s Step #1: 1263750K .......... .......... .......... .......... .......... 56% 159M 6s Step #1: 1263800K .......... .......... .......... .......... .......... 56% 188M 6s Step #1: 1263850K .......... .......... .......... .......... .......... 56% 180M 6s Step #1: 1263900K .......... .......... .......... .......... .......... 56% 185M 6s Step #1: 1263950K .......... .......... .......... .......... .......... 56% 169M 6s Step #1: 1264000K .......... .......... .......... .......... .......... 56% 189M 6s Step #1: 1264050K .......... .......... .......... .......... .......... 56% 187M 6s Step #1: 1264100K .......... .......... .......... .......... .......... 56% 174M 6s Step #1: 1264150K .......... .......... .......... .......... .......... 56% 176M 6s Step #1: 1264200K .......... .......... .......... .......... .......... 56% 187M 6s Step #1: 1264250K .......... .......... .......... .......... .......... 56% 208M 6s Step #1: 1264300K .......... .......... .......... .......... .......... 56% 188M 6s Step #1: 1264350K .......... .......... .......... .......... .......... 56% 166M 6s Step #1: 1264400K .......... .......... .......... .......... .......... 56% 63.9M 6s Step #1: 1264450K .......... .......... .......... .......... .......... 56% 212M 6s Step #1: 1264500K .......... .......... .......... .......... .......... 56% 211M 6s Step #1: 1264550K .......... .......... .......... .......... .......... 56% 172M 6s Step #1: 1264600K .......... .......... .......... .......... .......... 56% 184M 6s Step #1: 1264650K .......... .......... .......... .......... .......... 56% 211M 6s Step #1: 1264700K .......... .......... .......... .......... .......... 56% 188M 6s Step #1: 1264750K .......... .......... .......... .......... .......... 56% 173M 6s Step #1: 1264800K .......... .......... .......... .......... .......... 56% 172M 6s Step #1: 1264850K .......... .......... .......... .......... .......... 56% 208M 6s Step #1: 1264900K .......... .......... .......... .......... .......... 56% 208M 6s Step #1: 1264950K .......... .......... .......... .......... .......... 56% 164M 6s Step #1: 1265000K .......... .......... .......... .......... .......... 56% 204M 6s Step #1: 1265050K .......... .......... .......... .......... .......... 56% 148M 6s Step #1: 1265100K .......... .......... .......... .......... .......... 56% 194M 6s Step #1: 1265150K .......... .......... .......... .......... .......... 56% 146M 6s Step #1: 1265200K .......... .......... .......... .......... .......... 56% 197M 6s Step #1: 1265250K .......... .......... .......... .......... .......... 56% 203M 6s Step #1: 1265300K .......... .......... .......... .......... .......... 56% 175M 6s Step #1: 1265350K .......... .......... .......... .......... .......... 56% 175M 6s Step #1: 1265400K .......... .......... .......... .......... .......... 56% 203M 6s Step #1: 1265450K .......... .......... .......... .......... .......... 56% 200M 6s Step #1: 1265500K .......... .......... .......... .......... .......... 56% 185M 6s Step #1: 1265550K .......... .......... .......... .......... .......... 56% 166M 6s Step #1: 1265600K .......... .......... .......... .......... .......... 56% 180M 6s Step #1: 1265650K .......... .......... .......... .......... .......... 56% 208M 6s Step #1: 1265700K .......... .......... .......... .......... .......... 56% 194M 6s Step #1: 1265750K .......... .......... .......... .......... .......... 56% 162M 6s Step #1: 1265800K .......... .......... .......... .......... .......... 56% 207M 6s Step #1: 1265850K .......... .......... .......... .......... .......... 56% 197M 6s Step #1: 1265900K .......... .......... .......... .......... .......... 56% 235M 6s Step #1: 1265950K .......... .......... .......... .......... .......... 56% 196M 6s Step #1: 1266000K .......... .......... .......... .......... .......... 56% 242M 6s Step #1: 1266050K .......... .......... .......... .......... .......... 56% 194M 6s Step #1: 1266100K .......... .......... .......... .......... .......... 56% 187M 6s Step #1: 1266150K .......... .......... .......... .......... .......... 56% 188M 6s Step #1: 1266200K .......... .......... .......... .......... .......... 56% 68.5M 6s Step #1: 1266250K .......... .......... .......... .......... .......... 56% 198M 6s Step #1: 1266300K .......... .......... .......... .......... .......... 56% 214M 6s Step #1: 1266350K .......... .......... .......... .......... .......... 56% 156M 6s Step #1: 1266400K .......... .......... .......... .......... .......... 56% 206M 6s Step #1: 1266450K .......... .......... .......... .......... .......... 56% 190M 6s Step #1: 1266500K .......... .......... .......... .......... .......... 56% 187M 6s Step #1: 1266550K .......... .......... .......... .......... .......... 56% 181M 6s Step #1: 1266600K .......... .......... .......... .......... .......... 56% 195M 6s Step #1: 1266650K .......... .......... .......... .......... .......... 56% 212M 6s Step #1: 1266700K .......... .......... .......... .......... .......... 56% 196M 6s Step #1: 1266750K .......... .......... .......... .......... .......... 56% 162M 6s Step #1: 1266800K .......... .......... .......... .......... .......... 56% 211M 6s Step #1: 1266850K .......... .......... .......... .......... .......... 56% 169M 6s Step #1: 1266900K .......... .......... .......... .......... .......... 56% 199M 6s Step #1: 1266950K .......... .......... .......... .......... .......... 56% 165M 6s Step #1: 1267000K .......... .......... .......... .......... .......... 56% 206M 6s Step #1: 1267050K .......... .......... .......... .......... .......... 56% 212M 6s Step #1: 1267100K .......... .......... .......... .......... .......... 56% 199M 6s Step #1: 1267150K .......... .......... .......... .......... .......... 56% 175M 6s Step #1: 1267200K .......... .......... .......... .......... .......... 56% 190M 6s Step #1: 1267250K .......... .......... .......... .......... .......... 56% 173M 6s Step #1: 1267300K .......... .......... .......... .......... .......... 56% 192M 6s Step #1: 1267350K .......... .......... .......... .......... .......... 56% 191M 6s Step #1: 1267400K .......... .......... .......... .......... .......... 56% 199M 6s Step #1: 1267450K .......... .......... .......... .......... .......... 56% 199M 6s Step #1: 1267500K .......... .......... .......... .......... .......... 56% 193M 6s Step #1: 1267550K .......... .......... .......... .......... .......... 56% 174M 6s Step #1: 1267600K .......... .......... .......... .......... .......... 56% 189M 6s Step #1: 1267650K .......... .......... .......... .......... .......... 56% 183M 6s Step #1: 1267700K .......... .......... .......... .......... .......... 56% 197M 6s Step #1: 1267750K .......... .......... .......... .......... .......... 56% 166M 6s Step #1: 1267800K .......... .......... .......... .......... .......... 56% 171M 6s Step #1: 1267850K .......... .......... .......... .......... .......... 56% 203M 6s Step #1: 1267900K .......... .......... .......... .......... .......... 56% 185M 6s Step #1: 1267950K .......... .......... .......... .......... .......... 56% 160M 6s Step #1: 1268000K .......... .......... .......... .......... .......... 56% 66.6M 6s Step #1: 1268050K .......... .......... .......... .......... .......... 56% 199M 6s Step #1: 1268100K .......... .......... .......... .......... .......... 56% 217M 6s Step #1: 1268150K .......... .......... .......... .......... .......... 56% 212M 6s Step #1: 1268200K .......... .......... .......... .......... .......... 56% 245M 6s Step #1: 1268250K .......... .......... .......... .......... .......... 56% 227M 6s Step #1: 1268300K .......... .......... .......... .......... .......... 56% 244M 6s Step #1: 1268350K .......... .......... .......... .......... .......... 56% 182M 6s Step #1: 1268400K .......... .......... .......... .......... .......... 56% 189M 6s Step #1: 1268450K .......... .......... .......... .......... .......... 56% 204M 6s Step #1: 1268500K .......... .......... .......... .......... .......... 56% 190M 6s Step #1: 1268550K .......... .......... .......... .......... .......... 56% 169M 6s Step #1: 1268600K .......... .......... .......... .......... .......... 56% 190M 6s Step #1: 1268650K .......... .......... .......... .......... .......... 56% 185M 6s Step #1: 1268700K .......... .......... .......... .......... .......... 56% 201M 6s Step #1: 1268750K .......... .......... .......... .......... .......... 56% 147M 6s Step #1: 1268800K .......... .......... .......... .......... .......... 56% 200M 6s Step #1: 1268850K .......... .......... .......... .......... .......... 56% 203M 6s Step #1: 1268900K .......... .......... .......... .......... .......... 56% 204M 6s Step #1: 1268950K .......... .......... .......... .......... .......... 56% 173M 6s Step #1: 1269000K .......... .......... .......... .......... .......... 56% 186M 6s Step #1: 1269050K .......... .......... .......... .......... .......... 56% 200M 6s Step #1: 1269100K .......... .......... .......... .......... .......... 56% 208M 6s Step #1: 1269150K .......... .......... .......... .......... .......... 56% 164M 6s Step #1: 1269200K .......... .......... .......... .......... .......... 56% 188M 6s Step #1: 1269250K .......... .......... .......... .......... .......... 56% 209M 6s Step #1: 1269300K .......... .......... .......... .......... .......... 56% 201M 6s Step #1: 1269350K .......... .......... .......... .......... .......... 56% 169M 6s Step #1: 1269400K .......... .......... .......... .......... .......... 56% 172M 6s Step #1: 1269450K .......... .......... .......... .......... .......... 56% 205M 6s Step #1: 1269500K .......... .......... .......... .......... .......... 56% 200M 6s Step #1: 1269550K .......... .......... .......... .......... .......... 56% 177M 6s Step #1: 1269600K .......... .......... .......... .......... .......... 56% 210M 6s Step #1: 1269650K .......... .......... .......... .......... .......... 56% 182M 6s Step #1: 1269700K .......... .......... .......... .......... .......... 56% 190M 6s Step #1: 1269750K .......... .......... .......... .......... .......... 56% 170M 6s Step #1: 1269800K .......... .......... .......... .......... .......... 56% 68.4M 6s Step #1: 1269850K .......... .......... .......... .......... .......... 56% 200M 6s Step #1: 1269900K .......... .......... .......... .......... .......... 56% 195M 6s Step #1: 1269950K .......... .......... .......... .......... .......... 56% 179M 6s Step #1: 1270000K .......... .......... .......... .......... .......... 56% 202M 6s Step #1: 1270050K .......... .......... .......... .......... .......... 56% 212M 6s Step #1: 1270100K .......... .......... .......... .......... .......... 56% 200M 6s Step #1: 1270150K .......... .......... .......... .......... .......... 56% 182M 6s Step #1: 1270200K .......... .......... .......... .......... .......... 56% 200M 6s Step #1: 1270250K .......... .......... .......... .......... .......... 56% 187M 6s Step #1: 1270300K .......... .......... .......... .......... .......... 56% 211M 6s Step #1: 1270350K .......... .......... .......... .......... .......... 56% 189M 6s Step #1: 1270400K .......... .......... .......... .......... .......... 56% 206M 6s Step #1: 1270450K .......... .......... .......... .......... .......... 56% 205M 6s Step #1: 1270500K .......... .......... .......... .......... .......... 56% 219M 6s Step #1: 1270550K .......... .......... .......... .......... .......... 56% 175M 6s Step #1: 1270600K .......... .......... .......... .......... .......... 56% 64.1M 6s Step #1: 1270650K .......... .......... .......... .......... .......... 56% 223M 6s Step #1: 1270700K .......... .......... .......... .......... .......... 56% 193M 6s Step #1: 1270750K .......... .......... .......... .......... .......... 56% 175M 6s Step #1: 1270800K .......... .......... .......... .......... .......... 56% 211M 6s Step #1: 1270850K .......... .......... .......... .......... .......... 56% 212M 6s Step #1: 1270900K .......... .......... .......... .......... .......... 56% 211M 6s Step #1: 1270950K .......... .......... .......... .......... .......... 56% 166M 6s Step #1: 1271000K .......... .......... .......... .......... .......... 56% 215M 6s Step #1: 1271050K .......... .......... .......... .......... .......... 56% 212M 6s Step #1: 1271100K .......... .......... .......... .......... .......... 56% 197M 6s Step #1: 1271150K .......... .......... .......... .......... .......... 56% 178M 6s Step #1: 1271200K .......... .......... .......... .......... .......... 56% 185M 6s Step #1: 1271250K .......... .......... .......... .......... .......... 56% 174M 6s Step #1: 1271300K .......... .......... .......... .......... .......... 56% 213M 6s Step #1: 1271350K .......... .......... .......... .......... .......... 56% 175M 6s Step #1: 1271400K .......... .......... .......... .......... .......... 56% 210M 6s Step #1: 1271450K .......... .......... .......... .......... .......... 56% 202M 6s Step #1: 1271500K .......... .......... .......... .......... .......... 56% 193M 6s Step #1: 1271550K .......... .......... .......... .......... .......... 56% 163M 6s Step #1: 1271600K .......... .......... .......... .......... .......... 56% 233M 6s Step #1: 1271650K .......... .......... .......... .......... .......... 56% 245M 6s Step #1: 1271700K .......... .......... .......... .......... .......... 56% 222M 6s Step #1: 1271750K .......... .......... .......... .......... .......... 56% 187M 6s Step #1: 1271800K .......... .......... .......... .......... .......... 56% 182M 6s Step #1: 1271850K .......... .......... .......... .......... .......... 56% 199M 6s Step #1: 1271900K .......... .......... .......... .......... .......... 56% 195M 6s Step #1: 1271950K .......... .......... .......... .......... .......... 56% 177M 6s Step #1: 1272000K .......... .......... .......... .......... .......... 56% 187M 6s Step #1: 1272050K .......... .......... .......... .......... .......... 56% 190M 6s Step #1: 1272100K .......... .......... .......... .......... .......... 56% 195M 6s Step #1: 1272150K .......... .......... .......... .......... .......... 56% 166M 6s Step #1: 1272200K .......... .......... .......... .......... .......... 56% 200M 6s Step #1: 1272250K .......... .......... .......... .......... .......... 56% 168M 6s Step #1: 1272300K .......... .......... .......... .......... .......... 56% 224M 6s Step #1: 1272350K .......... .......... .......... .......... .......... 56% 62.3M 6s Step #1: 1272400K .......... .......... .......... .......... .......... 56% 185M 6s Step #1: 1272450K .......... .......... .......... .......... .......... 56% 202M 6s Step #1: 1272500K .......... .......... .......... .......... .......... 56% 197M 6s Step #1: 1272550K .......... .......... .......... .......... .......... 56% 189M 6s Step #1: 1272600K .......... .......... .......... .......... .......... 56% 192M 6s Step #1: 1272650K .......... .......... .......... .......... .......... 56% 194M 6s Step #1: 1272700K .......... .......... .......... .......... .......... 56% 202M 6s Step #1: 1272750K .......... .......... .......... .......... .......... 56% 160M 6s Step #1: 1272800K .......... .......... .......... .......... .......... 56% 215M 6s Step #1: 1272850K .......... .......... .......... .......... .......... 56% 200M 6s Step #1: 1272900K .......... .......... .......... .......... .......... 56% 180M 6s Step #1: 1272950K .......... .......... .......... .......... .......... 56% 184M 6s Step #1: 1273000K .......... .......... .......... .......... .......... 56% 198M 6s Step #1: 1273050K .......... .......... .......... .......... .......... 56% 204M 6s Step #1: 1273100K .......... .......... .......... .......... .......... 56% 179M 6s Step #1: 1273150K .......... .......... .......... .......... .......... 56% 154M 6s Step #1: 1273200K .......... .......... .......... .......... .......... 56% 182M 6s Step #1: 1273250K .......... .......... .......... .......... .......... 56% 197M 6s Step #1: 1273300K .......... .......... .......... .......... .......... 56% 212M 6s Step #1: 1273350K .......... .......... .......... .......... .......... 56% 178M 6s Step #1: 1273400K .......... .......... .......... .......... .......... 56% 189M 6s Step #1: 1273450K .......... .......... .......... .......... .......... 56% 192M 6s Step #1: 1273500K .......... .......... .......... .......... .......... 56% 190M 6s Step #1: 1273550K .......... .......... .......... .......... .......... 56% 172M 6s Step #1: 1273600K .......... .......... .......... .......... .......... 56% 199M 6s Step #1: 1273650K .......... .......... .......... .......... .......... 56% 203M 6s Step #1: 1273700K .......... .......... .......... .......... .......... 56% 67.6M 6s Step #1: 1273750K .......... .......... .......... .......... .......... 56% 191M 6s Step #1: 1273800K .......... .......... .......... .......... .......... 56% 179M 6s Step #1: 1273850K .......... .......... .......... .......... .......... 56% 180M 6s Step #1: 1273900K .......... .......... .......... .......... .......... 56% 197M 6s Step #1: 1273950K .......... .......... .......... .......... .......... 56% 154M 6s Step #1: 1274000K .......... .......... .......... .......... .......... 56% 167M 6s Step #1: 1274050K .......... .......... .......... .......... .......... 56% 210M 6s Step #1: 1274100K .......... .......... .......... .......... .......... 56% 199M 6s Step #1: 1274150K .......... .......... .......... .......... .......... 56% 179M 6s Step #1: 1274200K .......... .......... .......... .......... .......... 56% 210M 6s Step #1: 1274250K .......... .......... .......... .......... .......... 56% 181M 6s Step #1: 1274300K .......... .......... .......... .......... .......... 56% 184M 6s Step #1: 1274350K .......... .......... .......... .......... .......... 56% 173M 6s Step #1: 1274400K .......... .......... .......... .......... .......... 56% 207M 6s Step #1: 1274450K .......... .......... .......... .......... .......... 56% 206M 6s Step #1: 1274500K .......... .......... .......... .......... .......... 56% 202M 6s Step #1: 1274550K .......... .......... .......... .......... .......... 56% 156M 6s Step #1: 1274600K .......... .......... .......... .......... .......... 56% 183M 6s Step #1: 1274650K .......... .......... .......... .......... .......... 56% 201M 6s Step #1: 1274700K .......... .......... .......... .......... .......... 56% 134M 6s Step #1: 1274750K .......... .......... .......... .......... .......... 56% 129M 6s Step #1: 1274800K .......... .......... .......... .......... .......... 56% 176M 6s Step #1: 1274850K .......... .......... .......... .......... .......... 56% 201M 6s Step #1: 1274900K .......... .......... .......... .......... .......... 56% 198M 6s Step #1: 1274950K .......... .......... .......... .......... .......... 56% 180M 6s Step #1: 1275000K .......... .......... .......... .......... .......... 56% 204M 6s Step #1: 1275050K .......... .......... .......... .......... .......... 56% 152M 6s Step #1: 1275100K .......... .......... .......... .......... .......... 56% 198M 6s Step #1: 1275150K .......... .......... .......... .......... .......... 56% 159M 6s Step #1: 1275200K .......... .......... .......... .......... .......... 56% 212M 6s Step #1: 1275250K .......... .......... .......... .......... .......... 56% 187M 6s Step #1: 1275300K .......... .......... .......... .......... .......... 56% 179M 6s Step #1: 1275350K .......... .......... .......... .......... .......... 56% 164M 6s Step #1: 1275400K .......... .......... .......... .......... .......... 56% 198M 6s Step #1: 1275450K .......... .......... .......... .......... .......... 56% 206M 6s Step #1: 1275500K .......... .......... .......... .......... .......... 56% 198M 6s Step #1: 1275550K .......... .......... .......... .......... .......... 56% 163M 6s Step #1: 1275600K .......... .......... .......... .......... .......... 56% 184M 6s Step #1: 1275650K .......... .......... .......... .......... .......... 56% 189M 6s Step #1: 1275700K .......... .......... .......... .......... .......... 56% 202M 6s Step #1: 1275750K .......... .......... .......... .......... .......... 56% 62.8M 6s Step #1: 1275800K .......... .......... .......... .......... .......... 56% 189M 6s Step #1: 1275850K .......... .......... .......... .......... .......... 56% 223M 6s Step #1: 1275900K .......... .......... .......... .......... .......... 56% 214M 6s Step #1: 1275950K .......... .......... .......... .......... .......... 56% 182M 6s Step #1: 1276000K .......... .......... .......... .......... .......... 56% 163M 6s Step #1: 1276050K .......... .......... .......... .......... .......... 56% 159M 6s Step #1: 1276100K .......... .......... .......... .......... .......... 56% 186M 6s Step #1: 1276150K .......... .......... .......... .......... .......... 56% 156M 6s Step #1: 1276200K .......... .......... .......... .......... .......... 56% 207M 6s Step #1: 1276250K .......... .......... .......... .......... .......... 56% 208M 6s Step #1: 1276300K .......... .......... .......... .......... .......... 56% 190M 6s Step #1: 1276350K .......... .......... .......... .......... .......... 56% 161M 6s Step #1: 1276400K .......... .......... .......... .......... .......... 56% 192M 6s Step #1: 1276450K .......... .......... .......... .......... .......... 56% 209M 6s Step #1: 1276500K .......... .......... .......... .......... .......... 56% 203M 6s Step #1: 1276550K .......... .......... .......... .......... .......... 56% 172M 6s Step #1: 1276600K .......... .......... .......... .......... .......... 56% 178M 6s Step #1: 1276650K .......... .......... .......... .......... .......... 56% 207M 6s Step #1: 1276700K .......... .......... .......... .......... .......... 56% 208M 6s Step #1: 1276750K .......... .......... .......... .......... .......... 56% 165M 6s Step #1: 1276800K .......... .......... .......... .......... .......... 56% 200M 6s Step #1: 1276850K .......... .......... .......... .......... .......... 56% 200M 6s Step #1: 1276900K .......... .......... .......... .......... .......... 56% 105M 6s Step #1: 1276950K .......... .......... .......... .......... .......... 56% 191M 6s Step #1: 1277000K .......... .......... .......... .......... .......... 56% 207M 6s Step #1: 1277050K .......... .......... .......... .......... .......... 56% 196M 6s Step #1: 1277100K .......... .......... .......... .......... .......... 56% 171M 6s Step #1: 1277150K .......... .......... .......... .......... .......... 56% 174M 6s Step #1: 1277200K .......... .......... .......... .......... .......... 56% 217M 6s Step #1: 1277250K .......... .......... .......... .......... .......... 56% 201M 6s Step #1: 1277300K .......... .......... .......... .......... .......... 56% 204M 6s Step #1: 1277350K .......... .......... .......... .......... .......... 56% 180M 6s Step #1: 1277400K .......... .......... .......... .......... .......... 56% 200M 6s Step #1: 1277450K .......... .......... .......... .......... .......... 56% 183M 6s Step #1: 1277500K .......... .......... .......... .......... .......... 56% 175M 6s Step #1: 1277550K .......... .......... .......... .......... .......... 56% 173M 6s Step #1: 1277600K .......... .......... .......... .......... .......... 56% 192M 6s Step #1: 1277650K .......... .......... .......... .......... .......... 56% 86.2M 6s Step #1: 1277700K .......... .......... .......... .......... .......... 56% 189M 6s Step #1: 1277750K .......... .......... .......... .......... .......... 56% 177M 6s Step #1: 1277800K .......... .......... .......... .......... .......... 56% 167M 6s Step #1: 1277850K .......... .......... .......... .......... .......... 56% 164M 6s Step #1: 1277900K .......... .......... .......... .......... .......... 56% 58.5M 6s Step #1: 1277950K .......... .......... .......... .......... .......... 56% 183M 6s Step #1: 1278000K .......... .......... .......... .......... .......... 56% 235M 6s Step #1: 1278050K .......... .......... .......... .......... .......... 56% 213M 6s Step #1: 1278100K .......... .......... .......... .......... .......... 56% 154M 6s Step #1: 1278150K .......... .......... .......... .......... .......... 56% 175M 6s Step #1: 1278200K .......... .......... .......... .......... .......... 56% 209M 6s Step #1: 1278250K .......... .......... .......... .......... .......... 56% 139M 6s Step #1: 1278300K .......... .......... .......... .......... .......... 56% 172M 6s Step #1: 1278350K .......... .......... .......... .......... .......... 56% 141M 6s Step #1: 1278400K .......... .......... .......... .......... .......... 56% 197M 6s Step #1: 1278450K .......... .......... .......... .......... .......... 56% 205M 6s Step #1: 1278500K .......... .......... .......... .......... .......... 56% 144M 6s Step #1: 1278550K .......... .......... .......... .......... .......... 56% 131M 6s Step #1: 1278600K .......... .......... .......... .......... .......... 56% 186M 6s Step #1: 1278650K .......... .......... .......... .......... .......... 56% 171M 6s Step #1: 1278700K .......... .......... .......... .......... .......... 56% 178M 6s Step #1: 1278750K .......... .......... .......... .......... .......... 56% 159M 6s Step #1: 1278800K .......... .......... .......... .......... .......... 56% 190M 6s Step #1: 1278850K .......... .......... .......... .......... .......... 56% 116M 6s Step #1: 1278900K .......... .......... .......... .......... .......... 56% 149M 6s Step #1: 1278950K .......... .......... .......... .......... .......... 56% 176M 6s Step #1: 1279000K .......... .......... .......... .......... .......... 56% 63.5M 6s Step #1: 1279050K .......... .......... .......... .......... .......... 56% 209M 6s Step #1: 1279100K .......... .......... .......... .......... .......... 56% 204M 6s Step #1: 1279150K .......... .......... .......... .......... .......... 56% 142M 6s Step #1: 1279200K .......... .......... .......... .......... .......... 56% 205M 6s Step #1: 1279250K .......... .......... .......... .......... .......... 56% 205M 6s Step #1: 1279300K .......... .......... .......... .......... .......... 56% 198M 6s Step #1: 1279350K .......... .......... .......... .......... .......... 56% 186M 6s Step #1: 1279400K .......... .......... .......... .......... .......... 56% 172M 6s Step #1: 1279450K .......... .......... .......... .......... .......... 56% 208M 6s Step #1: 1279500K .......... .......... .......... .......... .......... 56% 193M 6s Step #1: 1279550K .......... .......... .......... .......... .......... 56% 155M 6s Step #1: 1279600K .......... .......... .......... .......... .......... 56% 201M 6s Step #1: 1279650K .......... .......... .......... .......... .......... 56% 188M 6s Step #1: 1279700K .......... .......... .......... .......... .......... 56% 202M 6s Step #1: 1279750K .......... .......... .......... .......... .......... 56% 178M 6s Step #1: 1279800K .......... .......... .......... .......... .......... 56% 194M 6s Step #1: 1279850K .......... .......... .......... .......... .......... 56% 193M 6s Step #1: 1279900K .......... .......... .......... .......... .......... 56% 185M 6s Step #1: 1279950K .......... .......... .......... .......... .......... 56% 168M 6s Step #1: 1280000K .......... .......... .......... .......... .......... 56% 181M 6s Step #1: 1280050K .......... .......... .......... .......... .......... 56% 187M 6s Step #1: 1280100K .......... .......... .......... .......... .......... 56% 194M 6s Step #1: 1280150K .......... .......... .......... .......... .......... 56% 171M 6s Step #1: 1280200K .......... .......... .......... .......... .......... 56% 175M 6s Step #1: 1280250K .......... .......... .......... .......... .......... 56% 206M 6s Step #1: 1280300K .......... .......... .......... .......... .......... 56% 208M 6s Step #1: 1280350K .......... .......... .......... .......... .......... 56% 166M 6s Step #1: 1280400K .......... .......... .......... .......... .......... 56% 187M 6s Step #1: 1280450K .......... .......... .......... .......... .......... 56% 198M 6s Step #1: 1280500K .......... .......... .......... .......... .......... 56% 191M 6s Step #1: 1280550K .......... .......... .......... .......... .......... 56% 174M 6s Step #1: 1280600K .......... .......... .......... .......... .......... 56% 202M 6s Step #1: 1280650K .......... .......... .......... .......... .......... 56% 197M 6s Step #1: 1280700K .......... .......... .......... .......... .......... 56% 174M 6s Step #1: 1280750K .......... .......... .......... .......... .......... 56% 184M 6s Step #1: 1280800K .......... .......... .......... .......... .......... 56% 213M 6s Step #1: 1280850K .......... .......... .......... .......... .......... 56% 201M 6s Step #1: 1280900K .......... .......... .......... .......... .......... 56% 182M 6s Step #1: 1280950K .......... .......... .......... .......... .......... 56% 164M 6s Step #1: 1281000K .......... .......... .......... .......... .......... 56% 203M 6s Step #1: 1281050K .......... .......... .......... .......... .......... 56% 66.7M 6s Step #1: 1281100K .......... .......... .......... .......... .......... 56% 210M 6s Step #1: 1281150K .......... .......... .......... .......... .......... 56% 173M 6s Step #1: 1281200K .......... .......... .......... .......... .......... 56% 199M 6s Step #1: 1281250K .......... .......... .......... .......... .......... 56% 204M 6s Step #1: 1281300K .......... .......... .......... .......... .......... 56% 216M 6s Step #1: 1281350K .......... .......... .......... .......... .......... 56% 186M 6s Step #1: 1281400K .......... .......... .......... .......... .......... 56% 193M 6s Step #1: 1281450K .......... .......... .......... .......... .......... 56% 183M 6s Step #1: 1281500K .......... .......... .......... .......... .......... 56% 210M 6s Step #1: 1281550K .......... .......... .......... .......... .......... 56% 168M 6s Step #1: 1281600K .......... .......... .......... .......... .......... 56% 190M 6s Step #1: 1281650K .......... .......... .......... .......... .......... 56% 204M 6s Step #1: 1281700K .......... .......... .......... .......... .......... 56% 185M 6s Step #1: 1281750K .......... .......... .......... .......... .......... 56% 182M 6s Step #1: 1281800K .......... .......... .......... .......... .......... 56% 194M 6s Step #1: 1281850K .......... .......... .......... .......... .......... 56% 191M 6s Step #1: 1281900K .......... .......... .......... .......... .......... 56% 183M 6s Step #1: 1281950K .......... .......... .......... .......... .......... 56% 154M 6s Step #1: 1282000K .......... .......... .......... .......... .......... 56% 201M 6s Step #1: 1282050K .......... .......... .......... .......... .......... 56% 209M 6s Step #1: 1282100K .......... .......... .......... .......... .......... 56% 206M 6s Step #1: 1282150K .......... .......... .......... .......... .......... 56% 168M 6s Step #1: 1282200K .......... .......... .......... .......... .......... 56% 167M 6s Step #1: 1282250K .......... .......... .......... .......... .......... 56% 202M 6s Step #1: 1282300K .......... .......... .......... .......... .......... 56% 208M 6s Step #1: 1282350K .......... .......... .......... .......... .......... 56% 150M 6s Step #1: 1282400K .......... .......... .......... .......... .......... 56% 202M 6s Step #1: 1282450K .......... .......... .......... .......... .......... 56% 194M 6s Step #1: 1282500K .......... .......... .......... .......... .......... 56% 212M 6s Step #1: 1282550K .......... .......... .......... .......... .......... 56% 182M 6s Step #1: 1282600K .......... .......... .......... .......... .......... 56% 202M 6s Step #1: 1282650K .......... .......... .......... .......... .......... 56% 209M 6s Step #1: 1282700K .......... .......... .......... .......... .......... 56% 204M 6s Step #1: 1282750K .......... .......... .......... .......... .......... 56% 165M 6s Step #1: 1282800K .......... .......... .......... .......... .......... 56% 185M 6s Step #1: 1282850K .......... .......... .......... .......... .......... 56% 188M 6s Step #1: 1282900K .......... .......... .......... .......... .......... 56% 175M 6s Step #1: 1282950K .......... .......... .......... .......... .......... 56% 174M 6s Step #1: 1283000K .......... .......... .......... .......... .......... 56% 179M 6s Step #1: 1283050K .......... .......... .......... .......... .......... 56% 205M 6s Step #1: 1283100K .......... .......... .......... .......... .......... 56% 66.5M 6s Step #1: 1283150K .......... .......... .......... .......... .......... 56% 186M 6s Step #1: 1283200K .......... .......... .......... .......... .......... 56% 215M 6s Step #1: 1283250K .......... .......... .......... .......... .......... 56% 191M 6s Step #1: 1283300K .......... .......... .......... .......... .......... 56% 191M 6s Step #1: 1283350K .......... .......... .......... .......... .......... 56% 180M 6s Step #1: 1283400K .......... .......... .......... .......... .......... 56% 205M 6s Step #1: 1283450K .......... .......... .......... .......... .......... 56% 195M 6s Step #1: 1283500K .......... .......... .......... .......... .......... 56% 211M 6s Step #1: 1283550K .......... .......... .......... .......... .......... 56% 173M 6s Step #1: 1283600K .......... .......... .......... .......... .......... 56% 206M 6s Step #1: 1283650K .......... .......... .......... .......... .......... 56% 205M 6s Step #1: 1283700K .......... .......... .......... .......... .......... 56% 237M 6s Step #1: 1283750K .......... .......... .......... .......... .......... 56% 182M 6s Step #1: 1283800K .......... .......... .......... .......... .......... 56% 210M 6s Step #1: 1283850K .......... .......... .......... .......... .......... 56% 206M 6s Step #1: 1283900K .......... .......... .......... .......... .......... 56% 216M 6s Step #1: 1283950K .......... .......... .......... .......... .......... 56% 150M 6s Step #1: 1284000K .......... .......... .......... .......... .......... 56% 191M 6s Step #1: 1284050K .......... .......... .......... .......... .......... 56% 188M 6s Step #1: 1284100K .......... .......... .......... .......... .......... 56% 203M 6s Step #1: 1284150K .......... .......... .......... .......... .......... 57% 168M 6s Step #1: 1284200K .......... .......... .......... .......... .......... 57% 197M 6s Step #1: 1284250K .......... .......... .......... .......... .......... 57% 177M 6s Step #1: 1284300K .......... .......... .......... .......... .......... 57% 197M 6s Step #1: 1284350K .......... .......... .......... .......... .......... 57% 172M 6s Step #1: 1284400K .......... .......... .......... .......... .......... 57% 212M 6s Step #1: 1284450K .......... .......... .......... .......... .......... 57% 184M 6s Step #1: 1284500K .......... .......... .......... .......... .......... 57% 184M 6s Step #1: 1284550K .......... .......... .......... .......... .......... 57% 187M 6s Step #1: 1284600K .......... .......... .......... .......... .......... 57% 206M 6s Step #1: 1284650K .......... .......... .......... .......... .......... 57% 154M 6s Step #1: 1284700K .......... .......... .......... .......... .......... 57% 189M 6s Step #1: 1284750K .......... .......... .......... .......... .......... 57% 160M 6s Step #1: 1284800K .......... .......... .......... .......... .......... 57% 159M 6s Step #1: 1284850K .......... .......... .......... .......... .......... 57% 197M 6s Step #1: 1284900K .......... .......... .......... .......... .......... 57% 179M 6s Step #1: 1284950K .......... .......... .......... .......... .......... 57% 64.5M 6s Step #1: 1285000K .......... .......... .......... .......... .......... 57% 200M 6s Step #1: 1285050K .......... .......... .......... .......... .......... 57% 193M 6s Step #1: 1285100K .......... .......... .......... .......... .......... 57% 176M 6s Step #1: 1285150K .......... .......... .......... .......... .......... 57% 61.7M 6s Step #1: 1285200K .......... .......... .......... .......... .......... 57% 190M 6s Step #1: 1285250K .......... .......... .......... .......... .......... 57% 192M 6s Step #1: 1285300K .......... .......... .......... .......... .......... 57% 195M 6s Step #1: 1285350K .......... .......... .......... .......... .......... 57% 186M 6s Step #1: 1285400K .......... .......... .......... .......... .......... 57% 212M 6s Step #1: 1285450K .......... .......... .......... .......... .......... 57% 203M 6s Step #1: 1285500K .......... .......... .......... .......... .......... 57% 201M 6s Step #1: 1285550K .......... .......... .......... .......... .......... 57% 141M 6s Step #1: 1285600K .......... .......... .......... .......... .......... 57% 209M 6s Step #1: 1285650K .......... .......... .......... .......... .......... 57% 185M 6s Step #1: 1285700K .......... .......... .......... .......... .......... 57% 199M 6s Step #1: 1285750K .......... .......... .......... .......... .......... 57% 176M 6s Step #1: 1285800K .......... .......... .......... .......... .......... 57% 196M 6s Step #1: 1285850K .......... .......... .......... .......... .......... 57% 197M 6s Step #1: 1285900K .......... .......... .......... .......... .......... 57% 198M 6s Step #1: 1285950K .......... .......... .......... .......... .......... 57% 161M 6s Step #1: 1286000K .......... .......... .......... .......... .......... 57% 177M 6s Step #1: 1286050K .......... .......... .......... .......... .......... 57% 191M 6s Step #1: 1286100K .......... .......... .......... .......... .......... 57% 201M 6s Step #1: 1286150K .......... .......... .......... .......... .......... 57% 180M 6s Step #1: 1286200K .......... .......... .......... .......... .......... 57% 203M 6s Step #1: 1286250K .......... .......... .......... .......... .......... 57% 202M 6s Step #1: 1286300K .......... .......... .......... .......... .......... 57% 190M 6s Step #1: 1286350K .......... .......... .......... .......... .......... 57% 170M 6s Step #1: 1286400K .......... .......... .......... .......... .......... 57% 208M 6s Step #1: 1286450K .......... .......... .......... .......... .......... 57% 180M 6s Step #1: 1286500K .......... .......... .......... .......... .......... 57% 172M 6s Step #1: 1286550K .......... .......... .......... .......... .......... 57% 187M 6s Step #1: 1286600K .......... .......... .......... .......... .......... 57% 184M 6s Step #1: 1286650K .......... .......... .......... .......... .......... 57% 201M 6s Step #1: 1286700K .......... .......... .......... .......... .......... 57% 166M 6s Step #1: 1286750K .......... .......... .......... .......... .......... 57% 172M 6s Step #1: 1286800K .......... .......... .......... .......... .......... 57% 197M 6s Step #1: 1286850K .......... .......... .......... .......... .......... 57% 209M 6s Step #1: 1286900K .......... .......... .......... .......... .......... 57% 201M 6s Step #1: 1286950K .......... .......... .......... .......... .......... 57% 180M 6s Step #1: 1287000K .......... .......... .......... .......... .......... 57% 206M 6s Step #1: 1287050K .......... .......... .......... .......... .......... 57% 204M 6s Step #1: 1287100K .......... .......... .......... .......... .......... 57% 184M 6s Step #1: 1287150K .......... .......... .......... .......... .......... 57% 64.2M 6s Step #1: 1287200K .......... .......... .......... .......... .......... 57% 207M 6s Step #1: 1287250K .......... .......... .......... .......... .......... 57% 206M 6s Step #1: 1287300K .......... .......... .......... .......... .......... 57% 202M 6s Step #1: 1287350K .......... .......... .......... .......... .......... 57% 182M 6s Step #1: 1287400K .......... .......... .......... .......... .......... 57% 191M 6s Step #1: 1287450K .......... .......... .......... .......... .......... 57% 194M 6s Step #1: 1287500K .......... .......... .......... .......... .......... 57% 193M 6s Step #1: 1287550K .......... .......... .......... .......... .......... 57% 150M 6s Step #1: 1287600K .......... .......... .......... .......... .......... 57% 188M 6s Step #1: 1287650K .......... .......... .......... .......... .......... 57% 204M 6s Step #1: 1287700K .......... .......... .......... .......... .......... 57% 206M 6s Step #1: 1287750K .......... .......... .......... .......... .......... 57% 175M 6s Step #1: 1287800K .......... .......... .......... .......... .......... 57% 184M 6s Step #1: 1287850K .......... .......... .......... .......... .......... 57% 187M 6s Step #1: 1287900K .......... .......... .......... .......... .......... 57% 192M 6s Step #1: 1287950K .......... .......... .......... .......... .......... 57% 168M 6s Step #1: 1288000K .......... .......... .......... .......... .......... 57% 194M 6s Step #1: 1288050K .......... .......... .......... .......... .......... 57% 192M 6s Step #1: 1288100K .......... .......... .......... .......... .......... 57% 102M 6s Step #1: 1288150K .......... .......... .......... .......... .......... 57% 161M 6s Step #1: 1288200K .......... .......... .......... .......... .......... 57% 200M 6s Step #1: 1288250K .......... .......... .......... .......... .......... 57% 171M 6s Step #1: 1288300K .......... .......... .......... .......... .......... 57% 127M 6s Step #1: 1288350K .......... .......... .......... .......... .......... 57% 161M 6s Step #1: 1288400K .......... .......... .......... .......... .......... 57% 209M 6s Step #1: 1288450K .......... .......... .......... .......... .......... 57% 203M 6s Step #1: 1288500K .......... .......... .......... .......... .......... 57% 175M 6s Step #1: 1288550K .......... .......... .......... .......... .......... 57% 174M 6s Step #1: 1288600K .......... .......... .......... .......... .......... 57% 187M 6s Step #1: 1288650K .......... .......... .......... .......... .......... 57% 178M 6s Step #1: 1288700K .......... .......... .......... .......... .......... 57% 193M 6s Step #1: 1288750K .......... .......... .......... .......... .......... 57% 161M 6s Step #1: 1288800K .......... .......... .......... .......... .......... 57% 202M 6s Step #1: 1288850K .......... .......... .......... .......... .......... 57% 176M 6s Step #1: 1288900K .......... .......... .......... .......... .......... 57% 182M 6s Step #1: 1288950K .......... .......... .......... .......... .......... 57% 168M 6s Step #1: 1289000K .......... .......... .......... .......... .......... 57% 225M 6s Step #1: 1289050K .......... .......... .......... .......... .......... 57% 203M 6s Step #1: 1289100K .......... .......... .......... .......... .......... 57% 203M 6s Step #1: 1289150K .......... .......... .......... .......... .......... 57% 167M 6s Step #1: 1289200K .......... .......... .......... .......... .......... 57% 67.8M 6s Step #1: 1289250K .......... .......... .......... .......... .......... 57% 188M 6s Step #1: 1289300K .......... .......... .......... .......... .......... 57% 181M 6s Step #1: 1289350K .......... .......... .......... .......... .......... 57% 169M 6s Step #1: 1289400K .......... .......... .......... .......... .......... 57% 205M 6s Step #1: 1289450K .......... .......... .......... .......... .......... 57% 206M 6s Step #1: 1289500K .......... .......... .......... .......... .......... 57% 217M 6s Step #1: 1289550K .......... .......... .......... .......... .......... 57% 160M 6s Step #1: 1289600K .......... .......... .......... .......... .......... 57% 189M 6s Step #1: 1289650K .......... .......... .......... .......... .......... 57% 196M 6s Step #1: 1289700K .......... .......... .......... .......... .......... 57% 173M 6s Step #1: 1289750K .......... .......... .......... .......... .......... 57% 184M 6s Step #1: 1289800K .......... .......... .......... .......... .......... 57% 205M 6s Step #1: 1289850K .......... .......... .......... .......... .......... 57% 200M 6s Step #1: 1289900K .......... .......... .......... .......... .......... 57% 180M 6s Step #1: 1289950K .......... .......... .......... .......... .......... 57% 173M 6s Step #1: 1290000K .......... .......... .......... .......... .......... 57% 203M 6s Step #1: 1290050K .......... .......... .......... .......... .......... 57% 173M 6s Step #1: 1290100K .......... .......... .......... .......... .......... 57% 187M 6s Step #1: 1290150K .......... .......... .......... .......... .......... 57% 169M 6s Step #1: 1290200K .......... .......... .......... .......... .......... 57% 204M 6s Step #1: 1290250K .......... .......... .......... .......... .......... 57% 201M 6s Step #1: 1290300K .......... .......... .......... .......... .......... 57% 187M 6s Step #1: 1290350K .......... .......... .......... .......... .......... 57% 162M 6s Step #1: 1290400K .......... .......... .......... .......... .......... 57% 188M 6s Step #1: 1290450K .......... .......... .......... .......... .......... 57% 196M 6s Step #1: 1290500K .......... .......... .......... .......... .......... 57% 199M 6s Step #1: 1290550K .......... .......... .......... .......... .......... 57% 170M 5s Step #1: 1290600K .......... .......... .......... .......... .......... 57% 187M 5s Step #1: 1290650K .......... .......... .......... .......... .......... 57% 187M 5s Step #1: 1290700K .......... .......... .......... .......... .......... 57% 203M 5s Step #1: 1290750K .......... .......... .......... .......... .......... 57% 155M 5s Step #1: 1290800K .......... .......... .......... .......... .......... 57% 191M 5s Step #1: 1290850K .......... .......... .......... .......... .......... 57% 178M 5s Step #1: 1290900K .......... .......... .......... .......... .......... 57% 185M 5s Step #1: 1290950K .......... .......... .......... .......... .......... 57% 185M 5s Step #1: 1291000K .......... .......... .......... .......... .......... 57% 188M 5s Step #1: 1291050K .......... .......... .......... .......... .......... 57% 204M 5s Step #1: 1291100K .......... .......... .......... .......... .......... 57% 199M 5s Step #1: 1291150K .......... .......... .......... .......... .......... 57% 180M 5s Step #1: 1291200K .......... .......... .......... .......... .......... 57% 192M 5s Step #1: 1291250K .......... .......... .......... .......... .......... 57% 63.4M 5s Step #1: 1291300K .......... .......... .......... .......... .......... 57% 203M 5s Step #1: 1291350K .......... .......... .......... .......... .......... 57% 163M 5s Step #1: 1291400K .......... .......... .......... .......... .......... 57% 192M 5s Step #1: 1291450K .......... .......... .......... .......... .......... 57% 179M 5s Step #1: 1291500K .......... .......... .......... .......... .......... 57% 188M 5s Step #1: 1291550K .......... .......... .......... .......... .......... 57% 170M 5s Step #1: 1291600K .......... .......... .......... .......... .......... 57% 202M 5s Step #1: 1291650K .......... .......... .......... .......... .......... 57% 202M 5s Step #1: 1291700K .......... .......... .......... .......... .......... 57% 146M 5s Step #1: 1291750K .......... .......... .......... .......... .......... 57% 171M 5s Step #1: 1291800K .......... .......... .......... .......... .......... 57% 199M 5s Step #1: 1291850K .......... .......... .......... .......... .......... 57% 202M 5s Step #1: 1291900K .......... .......... .......... .......... .......... 57% 190M 5s Step #1: 1291950K .......... .......... .......... .......... .......... 57% 151M 5s Step #1: 1292000K .......... .......... .......... .......... .......... 57% 202M 5s Step #1: 1292050K .......... .......... .......... .......... .......... 57% 200M 5s Step #1: 1292100K .......... .......... .......... .......... .......... 57% 196M 5s Step #1: 1292150K .......... .......... .......... .......... .......... 57% 175M 5s Step #1: 1292200K .......... .......... .......... .......... .......... 57% 186M 5s Step #1: 1292250K .......... .......... .......... .......... .......... 57% 173M 5s Step #1: 1292300K .......... .......... .......... .......... .......... 57% 181M 5s Step #1: 1292350K .......... .......... .......... .......... .......... 57% 191M 5s Step #1: 1292400K .......... .......... .......... .......... .......... 57% 184M 5s Step #1: 1292450K .......... .......... .......... .......... .......... 57% 175M 5s Step #1: 1292500K .......... .......... .......... .......... .......... 57% 211M 5s Step #1: 1292550K .......... .......... .......... .......... .......... 57% 182M 5s Step #1: 1292600K .......... .......... .......... .......... .......... 57% 197M 5s Step #1: 1292650K .......... .......... .......... .......... .......... 57% 176M 5s Step #1: 1292700K .......... .......... .......... .......... .......... 57% 192M 5s Step #1: 1292750K .......... .......... .......... .......... .......... 57% 172M 5s Step #1: 1292800K .......... .......... .......... .......... .......... 57% 196M 5s Step #1: 1292850K .......... .......... .......... .......... .......... 57% 193M 5s Step #1: 1292900K .......... .......... .......... .......... .......... 57% 200M 5s Step #1: 1292950K .......... .......... .......... .......... .......... 57% 187M 5s Step #1: 1293000K .......... .......... .......... .......... .......... 57% 186M 5s Step #1: 1293050K .......... .......... .......... .......... .......... 57% 171M 5s Step #1: 1293100K .......... .......... .......... .......... .......... 57% 203M 5s Step #1: 1293150K .......... .......... .......... .......... .......... 57% 171M 5s Step #1: 1293200K .......... .......... .......... .......... .......... 57% 166M 5s Step #1: 1293250K .......... .......... .......... .......... .......... 57% 212M 5s Step #1: 1293300K .......... .......... .......... .......... .......... 57% 67.8M 5s Step #1: 1293350K .......... .......... .......... .......... .......... 57% 181M 5s Step #1: 1293400K .......... .......... .......... .......... .......... 57% 211M 5s Step #1: 1293450K .......... .......... .......... .......... .......... 57% 214M 5s Step #1: 1293500K .......... .......... .......... .......... .......... 57% 195M 5s Step #1: 1293550K .......... .......... .......... .......... .......... 57% 167M 5s Step #1: 1293600K .......... .......... .......... .......... .......... 57% 196M 5s Step #1: 1293650K .......... .......... .......... .......... .......... 57% 189M 5s Step #1: 1293700K .......... .......... .......... .......... .......... 57% 216M 5s Step #1: 1293750K .......... .......... .......... .......... .......... 57% 185M 5s Step #1: 1293800K .......... .......... .......... .......... .......... 57% 199M 5s Step #1: 1293850K .......... .......... .......... .......... .......... 57% 199M 5s Step #1: 1293900K .......... .......... .......... .......... .......... 57% 199M 5s Step #1: 1293950K .......... .......... .......... .......... .......... 57% 167M 5s Step #1: 1294000K .......... .......... .......... .......... .......... 57% 201M 5s Step #1: 1294050K .......... .......... .......... .......... .......... 57% 206M 5s Step #1: 1294100K .......... .......... .......... .......... .......... 57% 194M 5s Step #1: 1294150K .......... .......... .......... .......... .......... 57% 177M 5s Step #1: 1294200K .......... .......... .......... .......... .......... 57% 196M 5s Step #1: 1294250K .......... .......... .......... .......... .......... 57% 187M 5s Step #1: 1294300K .......... .......... .......... .......... .......... 57% 190M 5s Step #1: 1294350K .......... .......... .......... .......... .......... 57% 171M 5s Step #1: 1294400K .......... .......... .......... .......... .......... 57% 214M 5s Step #1: 1294450K .......... .......... .......... .......... .......... 57% 199M 5s Step #1: 1294500K .......... .......... .......... .......... .......... 57% 176M 5s Step #1: 1294550K .......... .......... .......... .......... .......... 57% 169M 5s Step #1: 1294600K .......... .......... .......... .......... .......... 57% 201M 5s Step #1: 1294650K .......... .......... .......... .......... .......... 57% 208M 5s Step #1: 1294700K .......... .......... .......... .......... .......... 57% 180M 5s Step #1: 1294750K .......... .......... .......... .......... .......... 57% 151M 5s Step #1: 1294800K .......... .......... .......... .......... .......... 57% 203M 5s Step #1: 1294850K .......... .......... .......... .......... .......... 57% 205M 5s Step #1: 1294900K .......... .......... .......... .......... .......... 57% 197M 5s Step #1: 1294950K .......... .......... .......... .......... .......... 57% 180M 5s Step #1: 1295000K .......... .......... .......... .......... .......... 57% 179M 5s Step #1: 1295050K .......... .......... .......... .......... .......... 57% 201M 5s Step #1: 1295100K .......... .......... .......... .......... .......... 57% 199M 5s Step #1: 1295150K .......... .......... .......... .......... .......... 57% 170M 5s Step #1: 1295200K .......... .......... .......... .......... .......... 57% 194M 5s Step #1: 1295250K .......... .......... .......... .......... .......... 57% 191M 5s Step #1: 1295300K .......... .......... .......... .......... .......... 57% 216M 5s Step #1: 1295350K .......... .......... .......... .......... .......... 57% 61.8M 5s Step #1: 1295400K .......... .......... .......... .......... .......... 57% 212M 5s Step #1: 1295450K .......... .......... .......... .......... .......... 57% 201M 5s Step #1: 1295500K .......... .......... .......... .......... .......... 57% 192M 5s Step #1: 1295550K .......... .......... .......... .......... .......... 57% 167M 5s Step #1: 1295600K .......... .......... .......... .......... .......... 57% 208M 5s Step #1: 1295650K .......... .......... .......... .......... .......... 57% 211M 5s Step #1: 1295700K .......... .......... .......... .......... .......... 57% 198M 5s Step #1: 1295750K .......... .......... .......... .......... .......... 57% 171M 5s Step #1: 1295800K .......... .......... .......... .......... .......... 57% 185M 5s Step #1: 1295850K .......... .......... .......... .......... .......... 57% 206M 5s Step #1: 1295900K .......... .......... .......... .......... .......... 57% 211M 5s Step #1: 1295950K .......... .......... .......... .......... .......... 57% 171M 5s Step #1: 1296000K .......... .......... .......... .......... .......... 57% 191M 5s Step #1: 1296050K .......... .......... .......... .......... .......... 57% 188M 5s Step #1: 1296100K .......... .......... .......... .......... .......... 57% 207M 5s Step #1: 1296150K .......... .......... .......... .......... .......... 57% 164M 5s Step #1: 1296200K .......... .......... .......... .......... .......... 57% 202M 5s Step #1: 1296250K .......... .......... .......... .......... .......... 57% 204M 5s Step #1: 1296300K .......... .......... .......... .......... .......... 57% 191M 5s Step #1: 1296350K .......... .......... .......... .......... .......... 57% 170M 5s Step #1: 1296400K .......... .......... .......... .......... .......... 57% 196M 5s Step #1: 1296450K .......... .......... .......... .......... .......... 57% 184M 5s Step #1: 1296500K .......... .......... .......... .......... .......... 57% 210M 5s Step #1: 1296550K .......... .......... .......... .......... .......... 57% 175M 5s Step #1: 1296600K .......... .......... .......... .......... .......... 57% 209M 5s Step #1: 1296650K .......... .......... .......... .......... .......... 57% 202M 5s Step #1: 1296700K .......... .......... .......... .......... .......... 57% 223M 5s Step #1: 1296750K .......... .......... .......... .......... .......... 57% 167M 5s Step #1: 1296800K .......... .......... .......... .......... .......... 57% 183M 5s Step #1: 1296850K .......... .......... .......... .......... .......... 57% 187M 5s Step #1: 1296900K .......... .......... .......... .......... .......... 57% 194M 5s Step #1: 1296950K .......... .......... .......... .......... .......... 57% 166M 5s Step #1: 1297000K .......... .......... .......... .......... .......... 57% 203M 5s Step #1: 1297050K .......... .......... .......... .......... .......... 57% 172M 5s Step #1: 1297100K .......... .......... .......... .......... .......... 57% 179M 5s Step #1: 1297150K .......... .......... .......... .......... .......... 57% 175M 5s Step #1: 1297200K .......... .......... .......... .......... .......... 57% 188M 5s Step #1: 1297250K .......... .......... .......... .......... .......... 57% 198M 5s Step #1: 1297300K .......... .......... .......... .......... .......... 57% 184M 5s Step #1: 1297350K .......... .......... .......... .......... .......... 57% 183M 5s Step #1: 1297400K .......... .......... .......... .......... .......... 57% 64.5M 5s Step #1: 1297450K .......... .......... .......... .......... .......... 57% 209M 5s Step #1: 1297500K .......... .......... .......... .......... .......... 57% 214M 5s Step #1: 1297550K .......... .......... .......... .......... .......... 57% 177M 5s Step #1: 1297600K .......... .......... .......... .......... .......... 57% 159M 5s Step #1: 1297650K .......... .......... .......... .......... .......... 57% 202M 5s Step #1: 1297700K .......... .......... .......... .......... .......... 57% 203M 5s Step #1: 1297750K .......... .......... .......... .......... .......... 57% 185M 5s Step #1: 1297800K .......... .......... .......... .......... .......... 57% 172M 5s Step #1: 1297850K .......... .......... .......... .......... .......... 57% 194M 5s Step #1: 1297900K .......... .......... .......... .......... .......... 57% 195M 5s Step #1: 1297950K .......... .......... .......... .......... .......... 57% 160M 5s Step #1: 1298000K .......... .......... .......... .......... .......... 57% 203M 5s Step #1: 1298050K .......... .......... .......... .......... .......... 57% 184M 5s Step #1: 1298100K .......... .......... .......... .......... .......... 57% 188M 5s Step #1: 1298150K .......... .......... .......... .......... .......... 57% 178M 5s Step #1: 1298200K .......... .......... .......... .......... .......... 57% 199M 5s Step #1: 1298250K .......... .......... .......... .......... .......... 57% 198M 5s Step #1: 1298300K .......... .......... .......... .......... .......... 57% 188M 5s Step #1: 1298350K .......... .......... .......... .......... .......... 57% 153M 5s Step #1: 1298400K .......... .......... .......... .......... .......... 57% 203M 5s Step #1: 1298450K .......... .......... .......... .......... .......... 57% 193M 5s Step #1: 1298500K .......... .......... .......... .......... .......... 57% 193M 5s Step #1: 1298550K .......... .......... .......... .......... .......... 57% 169M 5s Step #1: 1298600K .......... .......... .......... .......... .......... 57% 203M 5s Step #1: 1298650K .......... .......... .......... .......... .......... 57% 178M 5s Step #1: 1298700K .......... .......... .......... .......... .......... 57% 194M 5s Step #1: 1298750K .......... .......... .......... .......... .......... 57% 161M 5s Step #1: 1298800K .......... .......... .......... .......... .......... 57% 210M 5s Step #1: 1298850K .......... .......... .......... .......... .......... 57% 192M 5s Step #1: 1298900K .......... .......... .......... .......... .......... 57% 208M 5s Step #1: 1298950K .......... .......... .......... .......... .......... 57% 171M 5s Step #1: 1299000K .......... .......... .......... .......... .......... 57% 204M 5s Step #1: 1299050K .......... .......... .......... .......... .......... 57% 212M 5s Step #1: 1299100K .......... .......... .......... .......... .......... 57% 185M 5s Step #1: 1299150K .......... .......... .......... .......... .......... 57% 165M 5s Step #1: 1299200K .......... .......... .......... .......... .......... 57% 219M 5s Step #1: 1299250K .......... .......... .......... .......... .......... 57% 196M 5s Step #1: 1299300K .......... .......... .......... .......... .......... 57% 176M 5s Step #1: 1299350K .......... .......... .......... .......... .......... 57% 173M 5s Step #1: 1299400K .......... .......... .......... .......... .......... 57% 183M 5s Step #1: 1299450K .......... .......... .......... .......... .......... 57% 65.2M 5s Step #1: 1299500K .......... .......... .......... .......... .......... 57% 190M 5s Step #1: 1299550K .......... .......... .......... .......... .......... 57% 175M 5s Step #1: 1299600K .......... .......... .......... .......... .......... 57% 194M 5s Step #1: 1299650K .......... .......... .......... .......... .......... 57% 205M 5s Step #1: 1299700K .......... .......... .......... .......... .......... 57% 190M 5s Step #1: 1299750K .......... .......... .......... .......... .......... 57% 175M 5s Step #1: 1299800K .......... .......... .......... .......... .......... 57% 182M 5s Step #1: 1299850K .......... .......... .......... .......... .......... 57% 210M 5s Step #1: 1299900K .......... .......... .......... .......... .......... 57% 201M 5s Step #1: 1299950K .......... .......... .......... .......... .......... 57% 182M 5s Step #1: 1300000K .......... .......... .......... .......... .......... 57% 179M 5s Step #1: 1300050K .......... .......... .......... .......... .......... 57% 188M 5s Step #1: 1300100K .......... .......... .......... .......... .......... 57% 211M 5s Step #1: 1300150K .......... .......... .......... .......... .......... 57% 179M 5s Step #1: 1300200K .......... .......... .......... .......... .......... 57% 188M 5s Step #1: 1300250K .......... .......... .......... .......... .......... 57% 205M 5s Step #1: 1300300K .......... .......... .......... .......... .......... 57% 205M 5s Step #1: 1300350K .......... .......... .......... .......... .......... 57% 169M 5s Step #1: 1300400K .......... .......... .......... .......... .......... 57% 196M 5s Step #1: 1300450K .......... .......... .......... .......... .......... 57% 198M 5s Step #1: 1300500K .......... .......... .......... .......... .......... 57% 195M 5s Step #1: 1300550K .......... .......... .......... .......... .......... 57% 178M 5s Step #1: 1300600K .......... .......... .......... .......... .......... 57% 170M 5s Step #1: 1300650K .......... .......... .......... .......... .......... 57% 195M 5s Step #1: 1300700K .......... .......... .......... .......... .......... 57% 200M 5s Step #1: 1300750K .......... .......... .......... .......... .......... 57% 170M 5s Step #1: 1300800K .......... .......... .......... .......... .......... 57% 186M 5s Step #1: 1300850K .......... .......... .......... .......... .......... 57% 196M 5s Step #1: 1300900K .......... .......... .......... .......... .......... 57% 213M 5s Step #1: 1300950K .......... .......... .......... .......... .......... 57% 185M 5s Step #1: 1301000K .......... .......... .......... .......... .......... 57% 187M 5s Step #1: 1301050K .......... .......... .......... .......... .......... 57% 205M 5s Step #1: 1301100K .......... .......... .......... .......... .......... 57% 194M 5s Step #1: 1301150K .......... .......... .......... .......... .......... 57% 158M 5s Step #1: 1301200K .......... .......... .......... .......... .......... 57% 205M 5s Step #1: 1301250K .......... .......... .......... .......... .......... 57% 207M 5s Step #1: 1301300K .......... .......... .......... .......... .......... 57% 212M 5s Step #1: 1301350K .......... .......... .......... .......... .......... 57% 177M 5s Step #1: 1301400K .......... .......... .......... .......... .......... 57% 207M 5s Step #1: 1301450K .......... .......... .......... .......... .......... 57% 210M 5s Step #1: 1301500K .......... .......... .......... .......... .......... 57% 65.9M 5s Step #1: 1301550K .......... .......... .......... .......... .......... 57% 165M 5s Step #1: 1301600K .......... .......... .......... .......... .......... 57% 209M 5s Step #1: 1301650K .......... .......... .......... .......... .......... 57% 194M 5s Step #1: 1301700K .......... .......... .......... .......... .......... 57% 213M 5s Step #1: 1301750K .......... .......... .......... .......... .......... 57% 189M 5s Step #1: 1301800K .......... .......... .......... .......... .......... 57% 215M 5s Step #1: 1301850K .......... .......... .......... .......... .......... 57% 219M 5s Step #1: 1301900K .......... .......... .......... .......... .......... 57% 208M 5s Step #1: 1301950K .......... .......... .......... .......... .......... 57% 167M 5s Step #1: 1302000K .......... .......... .......... .......... .......... 57% 193M 5s Step #1: 1302050K .......... .......... .......... .......... .......... 57% 225M 5s Step #1: 1302100K .......... .......... .......... .......... .......... 57% 186M 5s Step #1: 1302150K .......... .......... .......... .......... .......... 57% 189M 5s Step #1: 1302200K .......... .......... .......... .......... .......... 57% 195M 5s Step #1: 1302250K .......... .......... .......... .......... .......... 57% 212M 5s Step #1: 1302300K .......... .......... .......... .......... .......... 57% 195M 5s Step #1: 1302350K .......... .......... .......... .......... .......... 57% 170M 5s Step #1: 1302400K .......... .......... .......... .......... .......... 57% 179M 5s Step #1: 1302450K .......... .......... .......... .......... .......... 57% 187M 5s Step #1: 1302500K .......... .......... .......... .......... .......... 57% 199M 5s Step #1: 1302550K .......... .......... .......... .......... .......... 57% 157M 5s Step #1: 1302600K .......... .......... .......... .......... .......... 57% 198M 5s Step #1: 1302650K .......... .......... .......... .......... .......... 57% 204M 5s Step #1: 1302700K .......... .......... .......... .......... .......... 57% 172M 5s Step #1: 1302750K .......... .......... .......... .......... .......... 57% 167M 5s Step #1: 1302800K .......... .......... .......... .......... .......... 57% 204M 5s Step #1: 1302850K .......... .......... .......... .......... .......... 57% 187M 5s Step #1: 1302900K .......... .......... .......... .......... .......... 57% 191M 5s Step #1: 1302950K .......... .......... .......... .......... .......... 57% 165M 5s Step #1: 1303000K .......... .......... .......... .......... .......... 57% 200M 5s Step #1: 1303050K .......... .......... .......... .......... .......... 57% 186M 5s Step #1: 1303100K .......... .......... .......... .......... .......... 57% 186M 5s Step #1: 1303150K .......... .......... .......... .......... .......... 57% 172M 5s Step #1: 1303200K .......... .......... .......... .......... .......... 57% 186M 5s Step #1: 1303250K .......... .......... .......... .......... .......... 57% 199M 5s Step #1: 1303300K .......... .......... .......... .......... .......... 57% 203M 5s Step #1: 1303350K .......... .......... .......... .......... .......... 57% 164M 5s Step #1: 1303400K .......... .......... .......... .......... .......... 57% 184M 5s Step #1: 1303450K .......... .......... .......... .......... .......... 57% 180M 5s Step #1: 1303500K .......... .......... .......... .......... .......... 57% 198M 5s Step #1: 1303550K .......... .......... .......... .......... .......... 57% 61.7M 5s Step #1: 1303600K .......... .......... .......... .......... .......... 57% 180M 5s Step #1: 1303650K .......... .......... .......... .......... .......... 57% 214M 5s Step #1: 1303700K .......... .......... .......... .......... .......... 57% 182M 5s Step #1: 1303750K .......... .......... .......... .......... .......... 57% 180M 5s Step #1: 1303800K .......... .......... .......... .......... .......... 57% 205M 5s Step #1: 1303850K .......... .......... .......... .......... .......... 57% 187M 5s Step #1: 1303900K .......... .......... .......... .......... .......... 57% 199M 5s Step #1: 1303950K .......... .......... .......... .......... .......... 57% 170M 5s Step #1: 1304000K .......... .......... .......... .......... .......... 57% 183M 5s Step #1: 1304050K .......... .......... .......... .......... .......... 57% 203M 5s Step #1: 1304100K .......... .......... .......... .......... .......... 57% 195M 5s Step #1: 1304150K .......... .......... .......... .......... .......... 57% 182M 5s Step #1: 1304200K .......... .......... .......... .......... .......... 57% 204M 5s Step #1: 1304250K .......... .......... .......... .......... .......... 57% 167M 5s Step #1: 1304300K .......... .......... .......... .......... .......... 57% 200M 5s Step #1: 1304350K .......... .......... .......... .......... .......... 57% 172M 5s Step #1: 1304400K .......... .......... .......... .......... .......... 57% 186M 5s Step #1: 1304450K .......... .......... .......... .......... .......... 57% 194M 5s Step #1: 1304500K .......... .......... .......... .......... .......... 57% 190M 5s Step #1: 1304550K .......... .......... .......... .......... .......... 57% 169M 5s Step #1: 1304600K .......... .......... .......... .......... .......... 57% 185M 5s Step #1: 1304650K .......... .......... .......... .......... .......... 57% 202M 5s Step #1: 1304700K .......... .......... .......... .......... .......... 57% 201M 5s Step #1: 1304750K .......... .......... .......... .......... .......... 57% 154M 5s Step #1: 1304800K .......... .......... .......... .......... .......... 57% 184M 5s Step #1: 1304850K .......... .......... .......... .......... .......... 57% 196M 5s Step #1: 1304900K .......... .......... .......... .......... .......... 57% 192M 5s Step #1: 1304950K .......... .......... .......... .......... .......... 57% 173M 5s Step #1: 1305000K .......... .......... .......... .......... .......... 57% 194M 5s Step #1: 1305050K .......... .......... .......... .......... .......... 57% 182M 5s Step #1: 1305100K .......... .......... .......... .......... .......... 57% 190M 5s Step #1: 1305150K .......... .......... .......... .......... .......... 57% 168M 5s Step #1: 1305200K .......... .......... .......... .......... .......... 57% 193M 5s Step #1: 1305250K .......... .......... .......... .......... .......... 57% 199M 5s Step #1: 1305300K .......... .......... .......... .......... .......... 57% 203M 5s Step #1: 1305350K .......... .......... .......... .......... .......... 57% 175M 5s Step #1: 1305400K .......... .......... .......... .......... .......... 57% 199M 5s Step #1: 1305450K .......... .......... .......... .......... .......... 57% 185M 5s Step #1: 1305500K .......... .......... .......... .......... .......... 57% 175M 5s Step #1: 1305550K .......... .......... .......... .......... .......... 57% 172M 5s Step #1: 1305600K .......... .......... .......... .......... .......... 57% 69.2M 5s Step #1: 1305650K .......... .......... .......... .......... .......... 57% 201M 5s Step #1: 1305700K .......... .......... .......... .......... .......... 57% 149M 5s Step #1: 1305750K .......... .......... .......... .......... .......... 57% 185M 5s Step #1: 1305800K .......... .......... .......... .......... .......... 57% 178M 5s Step #1: 1305850K .......... .......... .......... .......... .......... 57% 189M 5s Step #1: 1305900K .......... .......... .......... .......... .......... 57% 211M 5s Step #1: 1305950K .......... .......... .......... .......... .......... 57% 180M 5s Step #1: 1306000K .......... .......... .......... .......... .......... 57% 181M 5s Step #1: 1306050K .......... .......... .......... .......... .......... 57% 195M 5s Step #1: 1306100K .......... .......... .......... .......... .......... 57% 198M 5s Step #1: 1306150K .......... .......... .......... .......... .......... 57% 182M 5s Step #1: 1306200K .......... .......... .......... .......... .......... 57% 188M 5s Step #1: 1306250K .......... .......... .......... .......... .......... 57% 177M 5s Step #1: 1306300K .......... .......... .......... .......... .......... 57% 189M 5s Step #1: 1306350K .......... .......... .......... .......... .......... 57% 165M 5s Step #1: 1306400K .......... .......... .......... .......... .......... 57% 189M 5s Step #1: 1306450K .......... .......... .......... .......... .......... 57% 182M 5s Step #1: 1306500K .......... .......... .......... .......... .......... 57% 204M 5s Step #1: 1306550K .......... .......... .......... .......... .......... 57% 170M 5s Step #1: 1306600K .......... .......... .......... .......... .......... 57% 195M 5s Step #1: 1306650K .......... .......... .......... .......... .......... 58% 188M 5s Step #1: 1306700K .......... .......... .......... .......... .......... 58% 218M 5s Step #1: 1306750K .......... .......... .......... .......... .......... 58% 167M 5s Step #1: 1306800K .......... .......... .......... .......... .......... 58% 181M 5s Step #1: 1306850K .......... .......... .......... .......... .......... 58% 199M 5s Step #1: 1306900K .......... .......... .......... .......... .......... 58% 204M 5s Step #1: 1306950K .......... .......... .......... .......... .......... 58% 173M 5s Step #1: 1307000K .......... .......... .......... .......... .......... 58% 195M 5s Step #1: 1307050K .......... .......... .......... .......... .......... 58% 195M 5s Step #1: 1307100K .......... .......... .......... .......... .......... 58% 201M 5s Step #1: 1307150K .......... .......... .......... .......... .......... 58% 175M 5s Step #1: 1307200K .......... .......... .......... .......... .......... 58% 192M 5s Step #1: 1307250K .......... .......... .......... .......... .......... 58% 194M 5s Step #1: 1307300K .......... .......... .......... .......... .......... 58% 188M 5s Step #1: 1307350K .......... .......... .......... .......... .......... 58% 179M 5s Step #1: 1307400K .......... .......... .......... .......... .......... 58% 190M 5s Step #1: 1307450K .......... .......... .......... .......... .......... 58% 204M 5s Step #1: 1307500K .......... .......... .......... .......... .......... 58% 206M 5s Step #1: 1307550K .......... .......... .......... .......... .......... 58% 165M 5s Step #1: 1307600K .......... .......... .......... .......... .......... 58% 206M 5s Step #1: 1307650K .......... .......... .......... .......... .......... 58% 65.9M 5s Step #1: 1307700K .......... .......... .......... .......... .......... 58% 213M 5s Step #1: 1307750K .......... .......... .......... .......... .......... 58% 201M 5s Step #1: 1307800K .......... .......... .......... .......... .......... 58% 206M 5s Step #1: 1307850K .......... .......... .......... .......... .......... 58% 211M 5s Step #1: 1307900K .......... .......... .......... .......... .......... 58% 205M 5s Step #1: 1307950K .......... .......... .......... .......... .......... 58% 160M 5s Step #1: 1308000K .......... .......... .......... .......... .......... 58% 198M 5s Step #1: 1308050K .......... .......... .......... .......... .......... 58% 193M 5s Step #1: 1308100K .......... .......... .......... .......... .......... 58% 217M 5s Step #1: 1308150K .......... .......... .......... .......... .......... 58% 167M 5s Step #1: 1308200K .......... .......... .......... .......... .......... 58% 209M 5s Step #1: 1308250K .......... .......... .......... .......... .......... 58% 189M 5s Step #1: 1308300K .......... .......... .......... .......... .......... 58% 185M 5s Step #1: 1308350K .......... .......... .......... .......... .......... 58% 155M 5s Step #1: 1308400K .......... .......... .......... .......... .......... 58% 204M 5s Step #1: 1308450K .......... .......... .......... .......... .......... 58% 190M 5s Step #1: 1308500K .......... .......... .......... .......... .......... 58% 187M 5s Step #1: 1308550K .......... .......... .......... .......... .......... 58% 170M 5s Step #1: 1308600K .......... .......... .......... .......... .......... 58% 183M 5s Step #1: 1308650K .......... .......... .......... .......... .......... 58% 189M 5s Step #1: 1308700K .......... .......... .......... .......... .......... 58% 190M 5s Step #1: 1308750K .......... .......... .......... .......... .......... 58% 172M 5s Step #1: 1308800K .......... .......... .......... .......... .......... 58% 202M 5s Step #1: 1308850K .......... .......... .......... .......... .......... 58% 181M 5s Step #1: 1308900K .......... .......... .......... .......... .......... 58% 186M 5s Step #1: 1308950K .......... .......... .......... .......... .......... 58% 180M 5s Step #1: 1309000K .......... .......... .......... .......... .......... 58% 210M 5s Step #1: 1309050K .......... .......... .......... .......... .......... 58% 190M 5s Step #1: 1309100K .......... .......... .......... .......... .......... 58% 175M 5s Step #1: 1309150K .......... .......... .......... .......... .......... 58% 162M 5s Step #1: 1309200K .......... .......... .......... .......... .......... 58% 196M 5s Step #1: 1309250K .......... .......... .......... .......... .......... 58% 188M 5s Step #1: 1309300K .......... .......... .......... .......... .......... 58% 195M 5s Step #1: 1309350K .......... .......... .......... .......... .......... 58% 170M 5s Step #1: 1309400K .......... .......... .......... .......... .......... 58% 201M 5s Step #1: 1309450K .......... .......... .......... .......... .......... 58% 189M 5s Step #1: 1309500K .......... .......... .......... .......... .......... 58% 190M 5s Step #1: 1309550K .......... .......... .......... .......... .......... 58% 165M 5s Step #1: 1309600K .......... .......... .......... .......... .......... 58% 170M 5s Step #1: 1309650K .......... .......... .......... .......... .......... 58% 201M 5s Step #1: 1309700K .......... .......... .......... .......... .......... 58% 71.4M 5s Step #1: 1309750K .......... .......... .......... .......... .......... 58% 173M 5s Step #1: 1309800K .......... .......... .......... .......... .......... 58% 226M 5s Step #1: 1309850K .......... .......... .......... .......... .......... 58% 187M 5s Step #1: 1309900K .......... .......... .......... .......... .......... 58% 209M 5s Step #1: 1309950K .......... .......... .......... .......... .......... 58% 170M 5s Step #1: 1310000K .......... .......... .......... .......... .......... 58% 207M 5s Step #1: 1310050K .......... .......... .......... .......... .......... 58% 204M 5s Step #1: 1310100K .......... .......... .......... .......... .......... 58% 183M 5s Step #1: 1310150K .......... .......... .......... .......... .......... 58% 172M 5s Step #1: 1310200K .......... .......... .......... .......... .......... 58% 220M 5s Step #1: 1310250K .......... .......... .......... .......... .......... 58% 228M 5s Step #1: 1310300K .......... .......... .......... .......... .......... 58% 209M 5s Step #1: 1310350K .......... .......... .......... .......... .......... 58% 170M 5s Step #1: 1310400K .......... .......... .......... .......... .......... 58% 180M 5s Step #1: 1310450K .......... .......... .......... .......... .......... 58% 204M 5s Step #1: 1310500K .......... .......... .......... .......... .......... 58% 204M 5s Step #1: 1310550K .......... .......... .......... .......... .......... 58% 169M 5s Step #1: 1310600K .......... .......... .......... .......... .......... 58% 195M 5s Step #1: 1310650K .......... .......... .......... .......... .......... 58% 187M 5s Step #1: 1310700K .......... .......... .......... .......... .......... 58% 214M 5s Step #1: 1310750K .......... .......... .......... .......... .......... 58% 158M 5s Step #1: 1310800K .......... .......... .......... .......... .......... 58% 203M 5s Step #1: 1310850K .......... .......... .......... .......... .......... 58% 204M 5s Step #1: 1310900K .......... .......... .......... .......... .......... 58% 191M 5s Step #1: 1310950K .......... .......... .......... .......... .......... 58% 169M 5s Step #1: 1311000K .......... .......... .......... .......... .......... 58% 156M 5s Step #1: 1311050K .......... .......... .......... .......... .......... 58% 192M 5s Step #1: 1311100K .......... .......... .......... .......... .......... 58% 200M 5s Step #1: 1311150K .......... .......... .......... .......... .......... 58% 162M 5s Step #1: 1311200K .......... .......... .......... .......... .......... 58% 198M 5s Step #1: 1311250K .......... .......... .......... .......... .......... 58% 192M 5s Step #1: 1311300K .......... .......... .......... .......... .......... 58% 196M 5s Step #1: 1311350K .......... .......... .......... .......... .......... 58% 167M 5s Step #1: 1311400K .......... .......... .......... .......... .......... 58% 167M 5s Step #1: 1311450K .......... .......... .......... .......... .......... 58% 209M 5s Step #1: 1311500K .......... .......... .......... .......... .......... 58% 186M 5s Step #1: 1311550K .......... .......... .......... .......... .......... 58% 172M 5s Step #1: 1311600K .......... .......... .......... .......... .......... 58% 199M 5s Step #1: 1311650K .......... .......... .......... .......... .......... 58% 175M 5s Step #1: 1311700K .......... .......... .......... .......... .......... 58% 200M 5s Step #1: 1311750K .......... .......... .......... .......... .......... 58% 58.1M 5s Step #1: 1311800K .......... .......... .......... .......... .......... 58% 190M 5s Step #1: 1311850K .......... .......... .......... .......... .......... 58% 178M 5s Step #1: 1311900K .......... .......... .......... .......... .......... 58% 179M 5s Step #1: 1311950K .......... .......... .......... .......... .......... 58% 181M 5s Step #1: 1312000K .......... .......... .......... .......... .......... 58% 197M 5s Step #1: 1312050K .......... .......... .......... .......... .......... 58% 205M 5s Step #1: 1312100K .......... .......... .......... .......... .......... 58% 191M 5s Step #1: 1312150K .......... .......... .......... .......... .......... 58% 182M 5s Step #1: 1312200K .......... .......... .......... .......... .......... 58% 184M 5s Step #1: 1312250K .......... .......... .......... .......... .......... 58% 195M 5s Step #1: 1312300K .......... .......... .......... .......... .......... 58% 200M 5s Step #1: 1312350K .......... .......... .......... .......... .......... 58% 162M 5s Step #1: 1312400K .......... .......... .......... .......... .......... 58% 176M 5s Step #1: 1312450K .......... .......... .......... .......... .......... 58% 215M 5s Step #1: 1312500K .......... .......... .......... .......... .......... 58% 221M 5s Step #1: 1312550K .......... .......... .......... .......... .......... 58% 182M 5s Step #1: 1312600K .......... .......... .......... .......... .......... 58% 211M 5s Step #1: 1312650K .......... .......... .......... .......... .......... 58% 199M 5s Step #1: 1312700K .......... .......... .......... .......... .......... 58% 193M 5s Step #1: 1312750K .......... .......... .......... .......... .......... 58% 174M 5s Step #1: 1312800K .......... .......... .......... .......... .......... 58% 215M 5s Step #1: 1312850K .......... .......... .......... .......... .......... 58% 193M 5s Step #1: 1312900K .......... .......... .......... .......... .......... 58% 206M 5s Step #1: 1312950K .......... .......... .......... .......... .......... 58% 157M 5s Step #1: 1313000K .......... .......... .......... .......... .......... 58% 187M 5s Step #1: 1313050K .......... .......... .......... .......... .......... 58% 206M 5s Step #1: 1313100K .......... .......... .......... .......... .......... 58% 192M 5s Step #1: 1313150K .......... .......... .......... .......... .......... 58% 175M 5s Step #1: 1313200K .......... .......... .......... .......... .......... 58% 198M 5s Step #1: 1313250K .......... .......... .......... .......... .......... 58% 206M 5s Step #1: 1313300K .......... .......... .......... .......... .......... 58% 201M 5s Step #1: 1313350K .......... .......... .......... .......... .......... 58% 177M 5s Step #1: 1313400K .......... .......... .......... .......... .......... 58% 206M 5s Step #1: 1313450K .......... .......... .......... .......... .......... 58% 195M 5s Step #1: 1313500K .......... .......... .......... .......... .......... 58% 200M 5s Step #1: 1313550K .......... .......... .......... .......... .......... 58% 180M 5s Step #1: 1313600K .......... .......... .......... .......... .......... 58% 217M 5s Step #1: 1313650K .......... .......... .......... .......... .......... 58% 220M 5s Step #1: 1313700K .......... .......... .......... .......... .......... 58% 189M 5s Step #1: 1313750K .......... .......... .......... .......... .......... 58% 172M 5s Step #1: 1313800K .......... .......... .......... .......... .......... 58% 64.5M 5s Step #1: 1313850K .......... .......... .......... .......... .......... 58% 217M 5s Step #1: 1313900K .......... .......... .......... .......... .......... 58% 205M 5s Step #1: 1313950K .......... .......... .......... .......... .......... 58% 154M 5s Step #1: 1314000K .......... .......... .......... .......... .......... 58% 206M 5s Step #1: 1314050K .......... .......... .......... .......... .......... 58% 202M 5s Step #1: 1314100K .......... .......... .......... .......... .......... 58% 192M 5s Step #1: 1314150K .......... .......... .......... .......... .......... 58% 181M 5s Step #1: 1314200K .......... .......... .......... .......... .......... 58% 174M 5s Step #1: 1314250K .......... .......... .......... .......... .......... 58% 209M 5s Step #1: 1314300K .......... .......... .......... .......... .......... 58% 208M 5s Step #1: 1314350K .......... .......... .......... .......... .......... 58% 161M 5s Step #1: 1314400K .......... .......... .......... .......... .......... 58% 203M 5s Step #1: 1314450K .......... .......... .......... .......... .......... 58% 231M 5s Step #1: 1314500K .......... .......... .......... .......... .......... 58% 251M 5s Step #1: 1314550K .......... .......... .......... .......... .......... 58% 201M 5s Step #1: 1314600K .......... .......... .......... .......... .......... 58% 248M 5s Step #1: 1314650K .......... .......... .......... .......... .......... 58% 115M 5s Step #1: 1314700K .......... .......... .......... .......... .......... 58% 211M 5s Step #1: 1314750K .......... .......... .......... .......... .......... 58% 152M 5s Step #1: 1314800K .......... .......... .......... .......... .......... 58% 187M 5s Step #1: 1314850K .......... .......... .......... .......... .......... 58% 182M 5s Step #1: 1314900K .......... .......... .......... .......... .......... 58% 204M 5s Step #1: 1314950K .......... .......... .......... .......... .......... 58% 179M 5s Step #1: 1315000K .......... .......... .......... .......... .......... 58% 185M 5s Step #1: 1315050K .......... .......... .......... .......... .......... 58% 216M 5s Step #1: 1315100K .......... .......... .......... .......... .......... 58% 213M 5s Step #1: 1315150K .......... .......... .......... .......... .......... 58% 159M 5s Step #1: 1315200K .......... .......... .......... .......... .......... 58% 206M 5s Step #1: 1315250K .......... .......... .......... .......... .......... 58% 189M 5s Step #1: 1315300K .......... .......... .......... .......... .......... 58% 208M 5s Step #1: 1315350K .......... .......... .......... .......... .......... 58% 171M 5s Step #1: 1315400K .......... .......... .......... .......... .......... 58% 213M 5s Step #1: 1315450K .......... .......... .......... .......... .......... 58% 197M 5s Step #1: 1315500K .......... .......... .......... .......... .......... 58% 175M 5s Step #1: 1315550K .......... .......... .......... .......... .......... 58% 174M 5s Step #1: 1315600K .......... .......... .......... .......... .......... 58% 194M 5s Step #1: 1315650K .......... .......... .......... .......... .......... 58% 185M 5s Step #1: 1315700K .......... .......... .......... .......... .......... 58% 207M 5s Step #1: 1315750K .......... .......... .......... .......... .......... 58% 171M 5s Step #1: 1315800K .......... .......... .......... .......... .......... 58% 204M 5s Step #1: 1315850K .......... .......... .......... .......... .......... 58% 64.0M 5s Step #1: 1315900K .......... .......... .......... .......... .......... 58% 199M 5s Step #1: 1315950K .......... .......... .......... .......... .......... 58% 175M 5s Step #1: 1316000K .......... .......... .......... .......... .......... 58% 196M 5s Step #1: 1316050K .......... .......... .......... .......... .......... 58% 184M 5s Step #1: 1316100K .......... .......... .......... .......... .......... 58% 199M 5s Step #1: 1316150K .......... .......... .......... .......... .......... 58% 196M 5s Step #1: 1316200K .......... .......... .......... .......... .......... 58% 179M 5s Step #1: 1316250K .......... .......... .......... .......... .......... 58% 177M 5s Step #1: 1316300K .......... .......... .......... .......... .......... 58% 211M 5s Step #1: 1316350K .......... .......... .......... .......... .......... 58% 174M 5s Step #1: 1316400K .......... .......... .......... .......... .......... 58% 203M 5s Step #1: 1316450K .......... .......... .......... .......... .......... 58% 196M 5s Step #1: 1316500K .......... .......... .......... .......... .......... 58% 191M 5s Step #1: 1316550K .......... .......... .......... .......... .......... 58% 181M 5s Step #1: 1316600K .......... .......... .......... .......... .......... 58% 202M 5s Step #1: 1316650K .......... .......... .......... .......... .......... 58% 183M 5s Step #1: 1316700K .......... .......... .......... .......... .......... 58% 194M 5s Step #1: 1316750K .......... .......... .......... .......... .......... 58% 158M 5s Step #1: 1316800K .......... .......... .......... .......... .......... 58% 175M 5s Step #1: 1316850K .......... .......... .......... .......... .......... 58% 206M 5s Step #1: 1316900K .......... .......... .......... .......... .......... 58% 205M 5s Step #1: 1316950K .......... .......... .......... .......... .......... 58% 177M 5s Step #1: 1317000K .......... .......... .......... .......... .......... 58% 190M 5s Step #1: 1317050K .......... .......... .......... .......... .......... 58% 174M 5s Step #1: 1317100K .......... .......... .......... .......... .......... 58% 220M 5s Step #1: 1317150K .......... .......... .......... .......... .......... 58% 164M 5s Step #1: 1317200K .......... .......... .......... .......... .......... 58% 200M 5s Step #1: 1317250K .......... .......... .......... .......... .......... 58% 216M 5s Step #1: 1317300K .......... .......... .......... .......... .......... 58% 187M 5s Step #1: 1317350K .......... .......... .......... .......... .......... 58% 166M 5s Step #1: 1317400K .......... .......... .......... .......... .......... 58% 181M 5s Step #1: 1317450K .......... .......... .......... .......... .......... 58% 216M 5s Step #1: 1317500K .......... .......... .......... .......... .......... 58% 197M 5s Step #1: 1317550K .......... .......... .......... .......... .......... 58% 158M 5s Step #1: 1317600K .......... .......... .......... .......... .......... 58% 190M 5s Step #1: 1317650K .......... .......... .......... .......... .......... 58% 197M 5s Step #1: 1317700K .......... .......... .......... .......... .......... 58% 201M 5s Step #1: 1317750K .......... .......... .......... .......... .......... 58% 192M 5s Step #1: 1317800K .......... .......... .......... .......... .......... 58% 186M 5s Step #1: 1317850K .......... .......... .......... .......... .......... 58% 192M 5s Step #1: 1317900K .......... .......... .......... .......... .......... 58% 65.2M 5s Step #1: 1317950K .......... .......... .......... .......... .......... 58% 167M 5s Step #1: 1318000K .......... .......... .......... .......... .......... 58% 208M 5s Step #1: 1318050K .......... .......... .......... .......... .......... 58% 201M 5s Step #1: 1318100K .......... .......... .......... .......... .......... 58% 206M 5s Step #1: 1318150K .......... .......... .......... .......... .......... 58% 179M 5s Step #1: 1318200K .......... .......... .......... .......... .......... 58% 202M 5s Step #1: 1318250K .......... .......... .......... .......... .......... 58% 197M 5s Step #1: 1318300K .......... .......... .......... .......... .......... 58% 186M 5s Step #1: 1318350K .......... .......... .......... .......... .......... 58% 175M 5s Step #1: 1318400K .......... .......... .......... .......... .......... 58% 221M 5s Step #1: 1318450K .......... .......... .......... .......... .......... 58% 200M 5s Step #1: 1318500K .......... .......... .......... .......... .......... 58% 196M 5s Step #1: 1318550K .......... .......... .......... .......... .......... 58% 174M 5s Step #1: 1318600K .......... .......... .......... .......... .......... 58% 169M 5s Step #1: 1318650K .......... .......... .......... .......... .......... 58% 193M 5s Step #1: 1318700K .......... .......... .......... .......... .......... 58% 207M 5s Step #1: 1318750K .......... .......... .......... .......... .......... 58% 173M 5s Step #1: 1318800K .......... .......... .......... .......... .......... 58% 179M 5s Step #1: 1318850K .......... .......... .......... .......... .......... 58% 184M 5s Step #1: 1318900K .......... .......... .......... .......... .......... 58% 178M 5s Step #1: 1318950K .......... .......... .......... .......... .......... 58% 172M 5s Step #1: 1319000K .......... .......... .......... .......... .......... 58% 175M 5s Step #1: 1319050K .......... .......... .......... .......... .......... 58% 176M 5s Step #1: 1319100K .......... .......... .......... .......... .......... 58% 189M 5s Step #1: 1319150K .......... .......... .......... .......... .......... 58% 172M 5s Step #1: 1319200K .......... .......... .......... .......... .......... 58% 175M 5s Step #1: 1319250K .......... .......... .......... .......... .......... 58% 179M 5s Step #1: 1319300K .......... .......... .......... .......... .......... 58% 199M 5s Step #1: 1319350K .......... .......... .......... .......... .......... 58% 171M 5s Step #1: 1319400K .......... .......... .......... .......... .......... 58% 196M 5s Step #1: 1319450K .......... .......... .......... .......... .......... 58% 200M 5s Step #1: 1319500K .......... .......... .......... .......... .......... 58% 176M 5s Step #1: 1319550K .......... .......... .......... .......... .......... 58% 157M 5s Step #1: 1319600K .......... .......... .......... .......... .......... 58% 190M 5s Step #1: 1319650K .......... .......... .......... .......... .......... 58% 186M 5s Step #1: 1319700K .......... .......... .......... .......... .......... 58% 169M 5s Step #1: 1319750K .......... .......... .......... .......... .......... 58% 164M 5s Step #1: 1319800K .......... .......... .......... .......... .......... 58% 188M 5s Step #1: 1319850K .......... .......... .......... .......... .......... 58% 195M 5s Step #1: 1319900K .......... .......... .......... .......... .......... 58% 177M 5s Step #1: 1319950K .......... .......... .......... .......... .......... 58% 64.2M 5s Step #1: 1320000K .......... .......... .......... .......... .......... 58% 206M 5s Step #1: 1320050K .......... .......... .......... .......... .......... 58% 209M 5s Step #1: 1320100K .......... .......... .......... .......... .......... 58% 203M 5s Step #1: 1320150K .......... .......... .......... .......... .......... 58% 181M 5s Step #1: 1320200K .......... .......... .......... .......... .......... 58% 207M 5s Step #1: 1320250K .......... .......... .......... .......... .......... 58% 218M 5s Step #1: 1320300K .......... .......... .......... .......... .......... 58% 220M 5s Step #1: 1320350K .......... .......... .......... .......... .......... 58% 166M 5s Step #1: 1320400K .......... .......... .......... .......... .......... 58% 213M 5s Step #1: 1320450K .......... .......... .......... .......... .......... 58% 172M 5s Step #1: 1320500K .......... .......... .......... .......... .......... 58% 205M 5s Step #1: 1320550K .......... .......... .......... .......... .......... 58% 185M 5s Step #1: 1320600K .......... .......... .......... .......... .......... 58% 209M 5s Step #1: 1320650K .......... .......... .......... .......... .......... 58% 207M 5s Step #1: 1320700K .......... .......... .......... .......... .......... 58% 192M 5s Step #1: 1320750K .......... .......... .......... .......... .......... 58% 157M 5s Step #1: 1320800K .......... .......... .......... .......... .......... 58% 199M 5s Step #1: 1320850K .......... .......... .......... .......... .......... 58% 171M 5s Step #1: 1320900K .......... .......... .......... .......... .......... 58% 212M 5s Step #1: 1320950K .......... .......... .......... .......... .......... 58% 183M 5s Step #1: 1321000K .......... .......... .......... .......... .......... 58% 202M 5s Step #1: 1321050K .......... .......... .......... .......... .......... 58% 199M 5s Step #1: 1321100K .......... .......... .......... .......... .......... 58% 187M 5s Step #1: 1321150K .......... .......... .......... .......... .......... 58% 158M 5s Step #1: 1321200K .......... .......... .......... .......... .......... 58% 207M 5s Step #1: 1321250K .......... .......... .......... .......... .......... 58% 146M 5s Step #1: 1321300K .......... .......... .......... .......... .......... 58% 175M 5s Step #1: 1321350K .......... .......... .......... .......... .......... 58% 161M 5s Step #1: 1321400K .......... .......... .......... .......... .......... 58% 188M 5s Step #1: 1321450K .......... .......... .......... .......... .......... 58% 198M 5s Step #1: 1321500K .......... .......... .......... .......... .......... 58% 199M 5s Step #1: 1321550K .......... .......... .......... .......... .......... 58% 172M 5s Step #1: 1321600K .......... .......... .......... .......... .......... 58% 194M 5s Step #1: 1321650K .......... .......... .......... .......... .......... 58% 193M 5s Step #1: 1321700K .......... .......... .......... .......... .......... 58% 206M 5s Step #1: 1321750K .......... .......... .......... .......... .......... 58% 151M 5s Step #1: 1321800K .......... .......... .......... .......... .......... 58% 202M 5s Step #1: 1321850K .......... .......... .......... .......... .......... 58% 203M 5s Step #1: 1321900K .......... .......... .......... .......... .......... 58% 202M 5s Step #1: 1321950K .......... .......... .......... .......... .......... 58% 174M 5s Step #1: 1322000K .......... .......... .......... .......... .......... 58% 63.3M 5s Step #1: 1322050K .......... .......... .......... .......... .......... 58% 181M 5s Step #1: 1322100K .......... .......... .......... .......... .......... 58% 202M 5s Step #1: 1322150K .......... .......... .......... .......... .......... 58% 178M 5s Step #1: 1322200K .......... .......... .......... .......... .......... 58% 203M 5s Step #1: 1322250K .......... .......... .......... .......... .......... 58% 192M 5s Step #1: 1322300K .......... .......... .......... .......... .......... 58% 197M 5s Step #1: 1322350K .......... .......... .......... .......... .......... 58% 157M 5s Step #1: 1322400K .......... .......... .......... .......... .......... 58% 196M 5s Step #1: 1322450K .......... .......... .......... .......... .......... 58% 195M 5s Step #1: 1322500K .......... .......... .......... .......... .......... 58% 195M 5s Step #1: 1322550K .......... .......... .......... .......... .......... 58% 185M 5s Step #1: 1322600K .......... .......... .......... .......... .......... 58% 197M 5s Step #1: 1322650K .......... .......... .......... .......... .......... 58% 165M 5s Step #1: 1322700K .......... .......... .......... .......... .......... 58% 192M 5s Step #1: 1322750K .......... .......... .......... .......... .......... 58% 167M 5s Step #1: 1322800K .......... .......... .......... .......... .......... 58% 203M 5s Step #1: 1322850K .......... .......... .......... .......... .......... 58% 209M 5s Step #1: 1322900K .......... .......... .......... .......... .......... 58% 193M 5s Step #1: 1322950K .......... .......... .......... .......... .......... 58% 176M 5s Step #1: 1323000K .......... .......... .......... .......... .......... 58% 185M 5s Step #1: 1323050K .......... .......... .......... .......... .......... 58% 205M 5s Step #1: 1323100K .......... .......... .......... .......... .......... 58% 200M 5s Step #1: 1323150K .......... .......... .......... .......... .......... 58% 186M 5s Step #1: 1323200K .......... .......... .......... .......... .......... 58% 192M 5s Step #1: 1323250K .......... .......... .......... .......... .......... 58% 185M 5s Step #1: 1323300K .......... .......... .......... .......... .......... 58% 197M 5s Step #1: 1323350K .......... .......... .......... .......... .......... 58% 174M 5s Step #1: 1323400K .......... .......... .......... .......... .......... 58% 174M 5s Step #1: 1323450K .......... .......... .......... .......... .......... 58% 150M 5s Step #1: 1323500K .......... .......... .......... .......... .......... 58% 196M 5s Step #1: 1323550K .......... .......... .......... .......... .......... 58% 160M 5s Step #1: 1323600K .......... .......... .......... .......... .......... 58% 171M 5s Step #1: 1323650K .......... .......... .......... .......... .......... 58% 199M 5s Step #1: 1323700K .......... .......... .......... .......... .......... 58% 190M 5s Step #1: 1323750K .......... .......... .......... .......... .......... 58% 191M 5s Step #1: 1323800K .......... .......... .......... .......... .......... 58% 185M 5s Step #1: 1323850K .......... .......... .......... .......... .......... 58% 214M 5s Step #1: 1323900K .......... .......... .......... .......... .......... 58% 209M 5s Step #1: 1323950K .......... .......... .......... .......... .......... 58% 168M 5s Step #1: 1324000K .......... .......... .......... .......... .......... 58% 186M 5s Step #1: 1324050K .......... .......... .......... .......... .......... 58% 69.9M 5s Step #1: 1324100K .......... .......... .......... .......... .......... 58% 193M 5s Step #1: 1324150K .......... .......... .......... .......... .......... 58% 162M 5s Step #1: 1324200K .......... .......... .......... .......... .......... 58% 189M 5s Step #1: 1324250K .......... .......... .......... .......... .......... 58% 203M 5s Step #1: 1324300K .......... .......... .......... .......... .......... 58% 200M 5s Step #1: 1324350K .......... .......... .......... .......... .......... 58% 159M 5s Step #1: 1324400K .......... .......... .......... .......... .......... 58% 195M 5s Step #1: 1324450K .......... .......... .......... .......... .......... 58% 180M 5s Step #1: 1324500K .......... .......... .......... .......... .......... 58% 182M 5s Step #1: 1324550K .......... .......... .......... .......... .......... 58% 172M 5s Step #1: 1324600K .......... .......... .......... .......... .......... 58% 203M 5s Step #1: 1324650K .......... .......... .......... .......... .......... 58% 201M 5s Step #1: 1324700K .......... .......... .......... .......... .......... 58% 185M 5s Step #1: 1324750K .......... .......... .......... .......... .......... 58% 178M 5s Step #1: 1324800K .......... .......... .......... .......... .......... 58% 195M 5s Step #1: 1324850K .......... .......... .......... .......... .......... 58% 163M 5s Step #1: 1324900K .......... .......... .......... .......... .......... 58% 199M 5s Step #1: 1324950K .......... .......... .......... .......... .......... 58% 199M 5s Step #1: 1325000K .......... .......... .......... .......... .......... 58% 185M 5s Step #1: 1325050K .......... .......... .......... .......... .......... 58% 185M 5s Step #1: 1325100K .......... .......... .......... .......... .......... 58% 192M 5s Step #1: 1325150K .......... .......... .......... .......... .......... 58% 170M 5s Step #1: 1325200K .......... .......... .......... .......... .......... 58% 180M 5s Step #1: 1325250K .......... .......... .......... .......... .......... 58% 209M 5s Step #1: 1325300K .......... .......... .......... .......... .......... 58% 185M 5s Step #1: 1325350K .......... .......... .......... .......... .......... 58% 184M 5s Step #1: 1325400K .......... .......... .......... .......... .......... 58% 217M 5s Step #1: 1325450K .......... .......... .......... .......... .......... 58% 197M 5s Step #1: 1325500K .......... .......... .......... .......... .......... 58% 189M 5s Step #1: 1325550K .......... .......... .......... .......... .......... 58% 175M 5s Step #1: 1325600K .......... .......... .......... .......... .......... 58% 190M 5s Step #1: 1325650K .......... .......... .......... .......... .......... 58% 176M 5s Step #1: 1325700K .......... .......... .......... .......... .......... 58% 200M 5s Step #1: 1325750K .......... .......... .......... .......... .......... 58% 172M 5s Step #1: 1325800K .......... .......... .......... .......... .......... 58% 196M 5s Step #1: 1325850K .......... .......... .......... .......... .......... 58% 196M 5s Step #1: 1325900K .......... .......... .......... .......... .......... 58% 183M 5s Step #1: 1325950K .......... .......... .......... .......... .......... 58% 169M 5s Step #1: 1326000K .......... .......... .......... .......... .......... 58% 189M 5s Step #1: 1326050K .......... .......... .......... .......... .......... 58% 207M 5s Step #1: 1326100K .......... .......... .......... .......... .......... 58% 66.9M 5s Step #1: 1326150K .......... .......... .......... .......... .......... 58% 206M 5s Step #1: 1326200K .......... .......... .......... .......... .......... 58% 214M 5s Step #1: 1326250K .......... .......... .......... .......... .......... 58% 197M 5s Step #1: 1326300K .......... .......... .......... .......... .......... 58% 186M 5s Step #1: 1326350K .......... .......... .......... .......... .......... 58% 166M 5s Step #1: 1326400K .......... .......... .......... .......... .......... 58% 196M 5s Step #1: 1326450K .......... .......... .......... .......... .......... 58% 211M 5s Step #1: 1326500K .......... .......... .......... .......... .......... 58% 198M 5s Step #1: 1326550K .......... .......... .......... .......... .......... 58% 187M 5s Step #1: 1326600K .......... .......... .......... .......... .......... 58% 213M 5s Step #1: 1326650K .......... .......... .......... .......... .......... 58% 198M 5s Step #1: 1326700K .......... .......... .......... .......... .......... 58% 205M 5s Step #1: 1326750K .......... .......... .......... .......... .......... 58% 152M 5s Step #1: 1326800K .......... .......... .......... .......... .......... 58% 212M 5s Step #1: 1326850K .......... .......... .......... .......... .......... 58% 197M 5s Step #1: 1326900K .......... .......... .......... .......... .......... 58% 210M 5s Step #1: 1326950K .......... .......... .......... .......... .......... 58% 165M 5s Step #1: 1327000K .......... .......... .......... .......... .......... 58% 184M 5s Step #1: 1327050K .......... .......... .......... .......... .......... 58% 218M 5s Step #1: 1327100K .......... .......... .......... .......... .......... 58% 161M 5s Step #1: 1327150K .......... .......... .......... .......... .......... 58% 168M 5s Step #1: 1327200K .......... .......... .......... .......... .......... 58% 191M 5s Step #1: 1327250K .......... .......... .......... .......... .......... 58% 185M 5s Step #1: 1327300K .......... .......... .......... .......... .......... 58% 216M 5s Step #1: 1327350K .......... .......... .......... .......... .......... 58% 181M 5s Step #1: 1327400K .......... .......... .......... .......... .......... 58% 196M 5s Step #1: 1327450K .......... .......... .......... .......... .......... 58% 205M 5s Step #1: 1327500K .......... .......... .......... .......... .......... 58% 207M 5s Step #1: 1327550K .......... .......... .......... .......... .......... 58% 157M 5s Step #1: 1327600K .......... .......... .......... .......... .......... 58% 203M 5s Step #1: 1327650K .......... .......... .......... .......... .......... 58% 212M 5s Step #1: 1327700K .......... .......... .......... .......... .......... 58% 207M 5s Step #1: 1327750K .......... .......... .......... .......... .......... 58% 202M 5s Step #1: 1327800K .......... .......... .......... .......... .......... 58% 181M 5s Step #1: 1327850K .......... .......... .......... .......... .......... 58% 187M 5s Step #1: 1327900K .......... .......... .......... .......... .......... 58% 206M 5s Step #1: 1327950K .......... .......... .......... .......... .......... 58% 170M 5s Step #1: 1328000K .......... .......... .......... .......... .......... 58% 191M 5s Step #1: 1328050K .......... .......... .......... .......... .......... 58% 190M 5s Step #1: 1328100K .......... .......... .......... .......... .......... 58% 66.4M 5s Step #1: 1328150K .......... .......... .......... .......... .......... 58% 67.9M 5s Step #1: 1328200K .......... .......... .......... .......... .......... 58% 215M 5s Step #1: 1328250K .......... .......... .......... .......... .......... 58% 206M 5s Step #1: 1328300K .......... .......... .......... .......... .......... 58% 183M 5s Step #1: 1328350K .......... .......... .......... .......... .......... 58% 174M 5s Step #1: 1328400K .......... .......... .......... .......... .......... 58% 209M 5s Step #1: 1328450K .......... .......... .......... .......... .......... 58% 183M 5s Step #1: 1328500K .......... .......... .......... .......... .......... 58% 191M 5s Step #1: 1328550K .......... .......... .......... .......... .......... 58% 155M 5s Step #1: 1328600K .......... .......... .......... .......... .......... 58% 205M 5s Step #1: 1328650K .......... .......... .......... .......... .......... 58% 200M 5s Step #1: 1328700K .......... .......... .......... .......... .......... 58% 209M 5s Step #1: 1328750K .......... .......... .......... .......... .......... 58% 156M 5s Step #1: 1328800K .......... .......... .......... .......... .......... 58% 186M 5s Step #1: 1328850K .......... .......... .......... .......... .......... 58% 200M 5s Step #1: 1328900K .......... .......... .......... .......... .......... 58% 195M 5s Step #1: 1328950K .......... .......... .......... .......... .......... 58% 178M 5s Step #1: 1329000K .......... .......... .......... .......... .......... 58% 199M 5s Step #1: 1329050K .......... .......... .......... .......... .......... 58% 179M 5s Step #1: 1329100K .......... .......... .......... .......... .......... 58% 210M 5s Step #1: 1329150K .......... .......... .......... .......... .......... 58% 169M 5s Step #1: 1329200K .......... .......... .......... .......... .......... 59% 182M 5s Step #1: 1329250K .......... .......... .......... .......... .......... 59% 187M 5s Step #1: 1329300K .......... .......... .......... .......... .......... 59% 195M 5s Step #1: 1329350K .......... .......... .......... .......... .......... 59% 185M 5s Step #1: 1329400K .......... .......... .......... .......... .......... 59% 208M 5s Step #1: 1329450K .......... .......... .......... .......... .......... 59% 206M 5s Step #1: 1329500K .......... .......... .......... .......... .......... 59% 204M 5s Step #1: 1329550K .......... .......... .......... .......... .......... 59% 174M 5s Step #1: 1329600K .......... .......... .......... .......... .......... 59% 167M 5s Step #1: 1329650K .......... .......... .......... .......... .......... 59% 195M 5s Step #1: 1329700K .......... .......... .......... .......... .......... 59% 202M 5s Step #1: 1329750K .......... .......... .......... .......... .......... 59% 183M 5s Step #1: 1329800K .......... .......... .......... .......... .......... 59% 186M 5s Step #1: 1329850K .......... .......... .......... .......... .......... 59% 194M 5s Step #1: 1329900K .......... .......... .......... .......... .......... 59% 200M 5s Step #1: 1329950K .......... .......... .......... .......... .......... 59% 177M 5s Step #1: 1330000K .......... .......... .......... .......... .......... 59% 196M 5s Step #1: 1330050K .......... .......... .......... .......... .......... 59% 212M 5s Step #1: 1330100K .......... .......... .......... .......... .......... 59% 196M 5s Step #1: 1330150K .......... .......... .......... .......... .......... 59% 170M 5s Step #1: 1330200K .......... .......... .......... .......... .......... 59% 69.0M 5s Step #1: 1330250K .......... .......... .......... .......... .......... 59% 220M 5s Step #1: 1330300K .......... .......... .......... .......... .......... 59% 205M 5s Step #1: 1330350K .......... .......... .......... .......... .......... 59% 169M 5s Step #1: 1330400K .......... .......... .......... .......... .......... 59% 189M 5s Step #1: 1330450K .......... .......... .......... .......... .......... 59% 181M 5s Step #1: 1330500K .......... .......... .......... .......... .......... 59% 181M 5s Step #1: 1330550K .......... .......... .......... .......... .......... 59% 192M 5s Step #1: 1330600K .......... .......... .......... .......... .......... 59% 206M 5s Step #1: 1330650K .......... .......... .......... .......... .......... 59% 199M 5s Step #1: 1330700K .......... .......... .......... .......... .......... 59% 177M 5s Step #1: 1330750K .......... .......... .......... .......... .......... 59% 172M 5s Step #1: 1330800K .......... .......... .......... .......... .......... 59% 201M 5s Step #1: 1330850K .......... .......... .......... .......... .......... 59% 193M 5s Step #1: 1330900K .......... .......... .......... .......... .......... 59% 195M 5s Step #1: 1330950K .......... .......... .......... .......... .......... 59% 178M 5s Step #1: 1331000K .......... .......... .......... .......... .......... 59% 206M 5s Step #1: 1331050K .......... .......... .......... .......... .......... 59% 201M 5s Step #1: 1331100K .......... .......... .......... .......... .......... 59% 190M 5s Step #1: 1331150K .......... .......... .......... .......... .......... 59% 175M 5s Step #1: 1331200K .......... .......... .......... .......... .......... 59% 199M 5s Step #1: 1331250K .......... .......... .......... .......... .......... 59% 201M 5s Step #1: 1331300K .......... .......... .......... .......... .......... 59% 185M 5s Step #1: 1331350K .......... .......... .......... .......... .......... 59% 191M 5s Step #1: 1331400K .......... .......... .......... .......... .......... 59% 189M 5s Step #1: 1331450K .......... .......... .......... .......... .......... 59% 211M 5s Step #1: 1331500K .......... .......... .......... .......... .......... 59% 183M 5s Step #1: 1331550K .......... .......... .......... .......... .......... 59% 160M 5s Step #1: 1331600K .......... .......... .......... .......... .......... 59% 193M 5s Step #1: 1331650K .......... .......... .......... .......... .......... 59% 229M 5s Step #1: 1331700K .......... .......... .......... .......... .......... 59% 185M 5s Step #1: 1331750K .......... .......... .......... .......... .......... 59% 160M 5s Step #1: 1331800K .......... .......... .......... .......... .......... 59% 200M 5s Step #1: 1331850K .......... .......... .......... .......... .......... 59% 198M 5s Step #1: 1331900K .......... .......... .......... .......... .......... 59% 179M 5s Step #1: 1331950K .......... .......... .......... .......... .......... 59% 173M 5s Step #1: 1332000K .......... .......... .......... .......... .......... 59% 200M 5s Step #1: 1332050K .......... .......... .......... .......... .......... 59% 172M 5s Step #1: 1332100K .......... .......... .......... .......... .......... 59% 193M 5s Step #1: 1332150K .......... .......... .......... .......... .......... 59% 174M 5s Step #1: 1332200K .......... .......... .......... .......... .......... 59% 202M 5s Step #1: 1332250K .......... .......... .......... .......... .......... 59% 64.9M 5s Step #1: 1332300K .......... .......... .......... .......... .......... 59% 177M 5s Step #1: 1332350K .......... .......... .......... .......... .......... 59% 164M 5s Step #1: 1332400K .......... .......... .......... .......... .......... 59% 178M 5s Step #1: 1332450K .......... .......... .......... .......... .......... 59% 206M 5s Step #1: 1332500K .......... .......... .......... .......... .......... 59% 175M 5s Step #1: 1332550K .......... .......... .......... .......... .......... 59% 169M 5s Step #1: 1332600K .......... .......... .......... .......... .......... 59% 197M 5s Step #1: 1332650K .......... .......... .......... .......... .......... 59% 198M 5s Step #1: 1332700K .......... .......... .......... .......... .......... 59% 197M 5s Step #1: 1332750K .......... .......... .......... .......... .......... 59% 180M 5s Step #1: 1332800K .......... .......... .......... .......... .......... 59% 195M 5s Step #1: 1332850K .......... .......... .......... .......... .......... 59% 200M 5s Step #1: 1332900K .......... .......... .......... .......... .......... 59% 187M 5s Step #1: 1332950K .......... .......... .......... .......... .......... 59% 187M 5s Step #1: 1333000K .......... .......... .......... .......... .......... 59% 202M 5s Step #1: 1333050K .......... .......... .......... .......... .......... 59% 200M 5s Step #1: 1333100K .......... .......... .......... .......... .......... 59% 204M 5s Step #1: 1333150K .......... .......... .......... .......... .......... 59% 151M 5s Step #1: 1333200K .......... .......... .......... .......... .......... 59% 203M 5s Step #1: 1333250K .......... .......... .......... .......... .......... 59% 213M 5s Step #1: 1333300K .......... .......... .......... .......... .......... 59% 200M 5s Step #1: 1333350K .......... .......... .......... .......... .......... 59% 172M 5s Step #1: 1333400K .......... .......... .......... .......... .......... 59% 165M 5s Step #1: 1333450K .......... .......... .......... .......... .......... 59% 210M 5s Step #1: 1333500K .......... .......... .......... .......... .......... 59% 202M 5s Step #1: 1333550K .......... .......... .......... .......... .......... 59% 167M 5s Step #1: 1333600K .......... .......... .......... .......... .......... 59% 190M 5s Step #1: 1333650K .......... .......... .......... .......... .......... 59% 195M 5s Step #1: 1333700K .......... .......... .......... .......... .......... 59% 201M 5s Step #1: 1333750K .......... .......... .......... .......... .......... 59% 188M 5s Step #1: 1333800K .......... .......... .......... .......... .......... 59% 205M 5s Step #1: 1333850K .......... .......... .......... .......... .......... 59% 185M 5s Step #1: 1333900K .......... .......... .......... .......... .......... 59% 181M 5s Step #1: 1333950K .......... .......... .......... .......... .......... 59% 164M 5s Step #1: 1334000K .......... .......... .......... .......... .......... 59% 68.8M 5s Step #1: 1334050K .......... .......... .......... .......... .......... 59% 217M 5s Step #1: 1334100K .......... .......... .......... .......... .......... 59% 212M 5s Step #1: 1334150K .......... .......... .......... .......... .......... 59% 168M 5s Step #1: 1334200K .......... .......... .......... .......... .......... 59% 184M 5s Step #1: 1334250K .......... .......... .......... .......... .......... 59% 210M 5s Step #1: 1334300K .......... .......... .......... .......... .......... 59% 198M 5s Step #1: 1334350K .......... .......... .......... .......... .......... 59% 179M 5s Step #1: 1334400K .......... .......... .......... .......... .......... 59% 186M 5s Step #1: 1334450K .......... .......... .......... .......... .......... 59% 183M 5s Step #1: 1334500K .......... .......... .......... .......... .......... 59% 208M 5s Step #1: 1334550K .......... .......... .......... .......... .......... 59% 178M 5s Step #1: 1334600K .......... .......... .......... .......... .......... 59% 201M 5s Step #1: 1334650K .......... .......... .......... .......... .......... 59% 203M 5s Step #1: 1334700K .......... .......... .......... .......... .......... 59% 192M 5s Step #1: 1334750K .......... .......... .......... .......... .......... 59% 165M 5s Step #1: 1334800K .......... .......... .......... .......... .......... 59% 207M 5s Step #1: 1334850K .......... .......... .......... .......... .......... 59% 204M 5s Step #1: 1334900K .......... .......... .......... .......... .......... 59% 216M 5s Step #1: 1334950K .......... .......... .......... .......... .......... 59% 172M 5s Step #1: 1335000K .......... .......... .......... .......... .......... 59% 188M 5s Step #1: 1335050K .......... .......... .......... .......... .......... 59% 202M 5s Step #1: 1335100K .......... .......... .......... .......... .......... 59% 187M 5s Step #1: 1335150K .......... .......... .......... .......... .......... 59% 159M 5s Step #1: 1335200K .......... .......... .......... .......... .......... 59% 198M 5s Step #1: 1335250K .......... .......... .......... .......... .......... 59% 193M 5s Step #1: 1335300K .......... .......... .......... .......... .......... 59% 182M 5s Step #1: 1335350K .......... .......... .......... .......... .......... 59% 150M 5s Step #1: 1335400K .......... .......... .......... .......... .......... 59% 212M 5s Step #1: 1335450K .......... .......... .......... .......... .......... 59% 200M 5s Step #1: 1335500K .......... .......... .......... .......... .......... 59% 210M 5s Step #1: 1335550K .......... .......... .......... .......... .......... 59% 170M 5s Step #1: 1335600K .......... .......... .......... .......... .......... 59% 202M 5s Step #1: 1335650K .......... .......... .......... .......... .......... 59% 202M 5s Step #1: 1335700K .......... .......... .......... .......... .......... 59% 190M 5s Step #1: 1335750K .......... .......... .......... .......... .......... 59% 183M 5s Step #1: 1335800K .......... .......... .......... .......... .......... 59% 174M 5s Step #1: 1335850K .......... .......... .......... .......... .......... 59% 187M 5s Step #1: 1335900K .......... .......... .......... .......... .......... 59% 190M 5s Step #1: 1335950K .......... .......... .......... .......... .......... 59% 175M 5s Step #1: 1336000K .......... .......... .......... .......... .......... 59% 186M 5s Step #1: 1336050K .......... .......... .......... .......... .......... 59% 67.5M 5s Step #1: 1336100K .......... .......... .......... .......... .......... 59% 195M 5s Step #1: 1336150K .......... .......... .......... .......... .......... 59% 177M 5s Step #1: 1336200K .......... .......... .......... .......... .......... 59% 210M 5s Step #1: 1336250K .......... .......... .......... .......... .......... 59% 189M 5s Step #1: 1336300K .......... .......... .......... .......... .......... 59% 186M 5s Step #1: 1336350K .......... .......... .......... .......... .......... 59% 177M 5s Step #1: 1336400K .......... .......... .......... .......... .......... 59% 201M 5s Step #1: 1336450K .......... .......... .......... .......... .......... 59% 198M 5s Step #1: 1336500K .......... .......... .......... .......... .......... 59% 194M 5s Step #1: 1336550K .......... .......... .......... .......... .......... 59% 174M 5s Step #1: 1336600K .......... .......... .......... .......... .......... 59% 187M 5s Step #1: 1336650K .......... .......... .......... .......... .......... 59% 208M 5s Step #1: 1336700K .......... .......... .......... .......... .......... 59% 199M 5s Step #1: 1336750K .......... .......... .......... .......... .......... 59% 166M 5s Step #1: 1336800K .......... .......... .......... .......... .......... 59% 204M 5s Step #1: 1336850K .......... .......... .......... .......... .......... 59% 195M 5s Step #1: 1336900K .......... .......... .......... .......... .......... 59% 184M 5s Step #1: 1336950K .......... .......... .......... .......... .......... 59% 184M 5s Step #1: 1337000K .......... .......... .......... .......... .......... 59% 182M 5s Step #1: 1337050K .......... .......... .......... .......... .......... 59% 205M 5s Step #1: 1337100K .......... .......... .......... .......... .......... 59% 202M 5s Step #1: 1337150K .......... .......... .......... .......... .......... 59% 149M 5s Step #1: 1337200K .......... .......... .......... .......... .......... 59% 185M 5s Step #1: 1337250K .......... .......... .......... .......... .......... 59% 194M 5s Step #1: 1337300K .......... .......... .......... .......... .......... 59% 209M 5s Step #1: 1337350K .......... .......... .......... .......... .......... 59% 169M 5s Step #1: 1337400K .......... .......... .......... .......... .......... 59% 206M 5s Step #1: 1337450K .......... .......... .......... .......... .......... 59% 204M 5s Step #1: 1337500K .......... .......... .......... .......... .......... 59% 195M 5s Step #1: 1337550K .......... .......... .......... .......... .......... 59% 177M 5s Step #1: 1337600K .......... .......... .......... .......... .......... 59% 203M 5s Step #1: 1337650K .......... .......... .......... .......... .......... 59% 206M 5s Step #1: 1337700K .......... .......... .......... .......... .......... 59% 188M 5s Step #1: 1337750K .......... .......... .......... .......... .......... 59% 172M 5s Step #1: 1337800K .......... .......... .......... .......... .......... 59% 182M 5s Step #1: 1337850K .......... .......... .......... .......... .......... 59% 215M 5s Step #1: 1337900K .......... .......... .......... .......... .......... 59% 193M 5s Step #1: 1337950K .......... .......... .......... .......... .......... 59% 156M 5s Step #1: 1338000K .......... .......... .......... .......... .......... 59% 192M 5s Step #1: 1338050K .......... .......... .......... .......... .......... 59% 190M 5s Step #1: 1338100K .......... .......... .......... .......... .......... 59% 64.6M 5s Step #1: 1338150K .......... .......... .......... .......... .......... 59% 168M 5s Step #1: 1338200K .......... .......... .......... .......... .......... 59% 203M 5s Step #1: 1338250K .......... .......... .......... .......... .......... 59% 200M 5s Step #1: 1338300K .......... .......... .......... .......... .......... 59% 177M 5s Step #1: 1338350K .......... .......... .......... .......... .......... 59% 163M 5s Step #1: 1338400K .......... .......... .......... .......... .......... 59% 202M 5s Step #1: 1338450K .......... .......... .......... .......... .......... 59% 198M 5s Step #1: 1338500K .......... .......... .......... .......... .......... 59% 196M 5s Step #1: 1338550K .......... .......... .......... .......... .......... 59% 177M 5s Step #1: 1338600K .......... .......... .......... .......... .......... 59% 205M 5s Step #1: 1338650K .......... .......... .......... .......... .......... 59% 200M 5s Step #1: 1338700K .......... .......... .......... .......... .......... 59% 215M 5s Step #1: 1338750K .......... .......... .......... .......... .......... 59% 156M 5s Step #1: 1338800K .......... .......... .......... .......... .......... 59% 189M 5s Step #1: 1338850K .......... .......... .......... .......... .......... 59% 195M 5s Step #1: 1338900K .......... .......... .......... .......... .......... 59% 201M 5s Step #1: 1338950K .......... .......... .......... .......... .......... 59% 185M 5s Step #1: 1339000K .......... .......... .......... .......... .......... 59% 205M 5s Step #1: 1339050K .......... .......... .......... .......... .......... 59% 181M 5s Step #1: 1339100K .......... .......... .......... .......... .......... 59% 208M 5s Step #1: 1339150K .......... .......... .......... .......... .......... 59% 170M 5s Step #1: 1339200K .......... .......... .......... .......... .......... 59% 198M 5s Step #1: 1339250K .......... .......... .......... .......... .......... 59% 204M 5s Step #1: 1339300K .......... .......... .......... .......... .......... 59% 168M 5s Step #1: 1339350K .......... .......... .......... .......... .......... 59% 179M 5s Step #1: 1339400K .......... .......... .......... .......... .......... 59% 198M 5s Step #1: 1339450K .......... .......... .......... .......... .......... 59% 193M 5s Step #1: 1339500K .......... .......... .......... .......... .......... 59% 205M 5s Step #1: 1339550K .......... .......... .......... .......... .......... 59% 158M 5s Step #1: 1339600K .......... .......... .......... .......... .......... 59% 182M 5s Step #1: 1339650K .......... .......... .......... .......... .......... 59% 183M 5s Step #1: 1339700K .......... .......... .......... .......... .......... 59% 203M 5s Step #1: 1339750K .......... .......... .......... .......... .......... 59% 179M 5s Step #1: 1339800K .......... .......... .......... .......... .......... 59% 177M 5s Step #1: 1339850K .......... .......... .......... .......... .......... 59% 177M 5s Step #1: 1339900K .......... .......... .......... .......... .......... 59% 197M 5s Step #1: 1339950K .......... .......... .......... .......... .......... 59% 155M 5s Step #1: 1340000K .......... .......... .......... .......... .......... 59% 206M 5s Step #1: 1340050K .......... .......... .......... .......... .......... 59% 190M 5s Step #1: 1340100K .......... .......... .......... .......... .......... 59% 219M 5s Step #1: 1340150K .......... .......... .......... .......... .......... 59% 63.9M 5s Step #1: 1340200K .......... .......... .......... .......... .......... 59% 198M 5s Step #1: 1340250K .......... .......... .......... .......... .......... 59% 201M 5s Step #1: 1340300K .......... .......... .......... .......... .......... 59% 199M 5s Step #1: 1340350K .......... .......... .......... .......... .......... 59% 170M 5s Step #1: 1340400K .......... .......... .......... .......... .......... 59% 204M 5s Step #1: 1340450K .......... .......... .......... .......... .......... 59% 202M 5s Step #1: 1340500K .......... .......... .......... .......... .......... 59% 205M 5s Step #1: 1340550K .......... .......... .......... .......... .......... 59% 177M 5s Step #1: 1340600K .......... .......... .......... .......... .......... 59% 206M 5s Step #1: 1340650K .......... .......... .......... .......... .......... 59% 187M 5s Step #1: 1340700K .......... .......... .......... .......... .......... 59% 190M 5s Step #1: 1340750K .......... .......... .......... .......... .......... 59% 172M 5s Step #1: 1340800K .......... .......... .......... .......... .......... 59% 211M 5s Step #1: 1340850K .......... .......... .......... .......... .......... 59% 189M 5s Step #1: 1340900K .......... .......... .......... .......... .......... 59% 209M 5s Step #1: 1340950K .......... .......... .......... .......... .......... 59% 180M 5s Step #1: 1341000K .......... .......... .......... .......... .......... 59% 208M 5s Step #1: 1341050K .......... .......... .......... .......... .......... 59% 189M 5s Step #1: 1341100K .......... .......... .......... .......... .......... 59% 194M 5s Step #1: 1341150K .......... .......... .......... .......... .......... 59% 174M 5s Step #1: 1341200K .......... .......... .......... .......... .......... 59% 197M 5s Step #1: 1341250K .......... .......... .......... .......... .......... 59% 182M 5s Step #1: 1341300K .......... .......... .......... .......... .......... 59% 201M 5s Step #1: 1341350K .......... .......... .......... .......... .......... 59% 175M 5s Step #1: 1341400K .......... .......... .......... .......... .......... 59% 202M 5s Step #1: 1341450K .......... .......... .......... .......... .......... 59% 188M 5s Step #1: 1341500K .......... .......... .......... .......... .......... 59% 182M 5s Step #1: 1341550K .......... .......... .......... .......... .......... 59% 162M 5s Step #1: 1341600K .......... .......... .......... .......... .......... 59% 172M 5s Step #1: 1341650K .......... .......... .......... .......... .......... 59% 203M 5s Step #1: 1341700K .......... .......... .......... .......... .......... 59% 191M 5s Step #1: 1341750K .......... .......... .......... .......... .......... 59% 163M 5s Step #1: 1341800K .......... .......... .......... .......... .......... 59% 192M 5s Step #1: 1341850K .......... .......... .......... .......... .......... 59% 191M 5s Step #1: 1341900K .......... .......... .......... .......... .......... 59% 204M 5s Step #1: 1341950K .......... .......... .......... .......... .......... 59% 174M 5s Step #1: 1342000K .......... .......... .......... .......... .......... 59% 181M 5s Step #1: 1342050K .......... .......... .......... .......... .......... 59% 210M 5s Step #1: 1342100K .......... .......... .......... .......... .......... 59% 190M 5s Step #1: 1342150K .......... .......... .......... .......... .......... 59% 175M 5s Step #1: 1342200K .......... .......... .......... .......... .......... 59% 66.9M 5s Step #1: 1342250K .......... .......... .......... .......... .......... 59% 202M 5s Step #1: 1342300K .......... .......... .......... .......... .......... 59% 199M 5s Step #1: 1342350K .......... .......... .......... .......... .......... 59% 178M 5s Step #1: 1342400K .......... .......... .......... .......... .......... 59% 191M 5s Step #1: 1342450K .......... .......... .......... .......... .......... 59% 204M 5s Step #1: 1342500K .......... .......... .......... .......... .......... 59% 190M 5s Step #1: 1342550K .......... .......... .......... .......... .......... 59% 173M 5s Step #1: 1342600K .......... .......... .......... .......... .......... 59% 176M 5s Step #1: 1342650K .......... .......... .......... .......... .......... 59% 204M 5s Step #1: 1342700K .......... .......... .......... .......... .......... 59% 201M 5s Step #1: 1342750K .......... .......... .......... .......... .......... 59% 176M 5s Step #1: 1342800K .......... .......... .......... .......... .......... 59% 200M 5s Step #1: 1342850K .......... .......... .......... .......... .......... 59% 206M 5s Step #1: 1342900K .......... .......... .......... .......... .......... 59% 193M 5s Step #1: 1342950K .......... .......... .......... .......... .......... 59% 179M 5s Step #1: 1343000K .......... .......... .......... .......... .......... 59% 201M 5s Step #1: 1343050K .......... .......... .......... .......... .......... 59% 212M 5s Step #1: 1343100K .......... .......... .......... .......... .......... 59% 182M 5s Step #1: 1343150K .......... .......... .......... .......... .......... 59% 153M 5s Step #1: 1343200K .......... .......... .......... .......... .......... 59% 197M 5s Step #1: 1343250K .......... .......... .......... .......... .......... 59% 191M 5s Step #1: 1343300K .......... .......... .......... .......... .......... 59% 186M 5s Step #1: 1343350K .......... .......... .......... .......... .......... 59% 171M 5s Step #1: 1343400K .......... .......... .......... .......... .......... 59% 181M 5s Step #1: 1343450K .......... .......... .......... .......... .......... 59% 200M 5s Step #1: 1343500K .......... .......... .......... .......... .......... 59% 203M 5s Step #1: 1343550K .......... .......... .......... .......... .......... 59% 175M 5s Step #1: 1343600K .......... .......... .......... .......... .......... 59% 187M 5s Step #1: 1343650K .......... .......... .......... .......... .......... 59% 174M 5s Step #1: 1343700K .......... .......... .......... .......... .......... 59% 205M 5s Step #1: 1343750K .......... .......... .......... .......... .......... 59% 182M 5s Step #1: 1343800K .......... .......... .......... .......... .......... 59% 212M 5s Step #1: 1343850K .......... .......... .......... .......... .......... 59% 186M 5s Step #1: 1343900K .......... .......... .......... .......... .......... 59% 207M 5s Step #1: 1343950K .......... .......... .......... .......... .......... 59% 173M 5s Step #1: 1344000K .......... .......... .......... .......... .......... 59% 184M 5s Step #1: 1344050K .......... .......... .......... .......... .......... 59% 181M 5s Step #1: 1344100K .......... .......... .......... .......... .......... 59% 195M 5s Step #1: 1344150K .......... .......... .......... .......... .......... 59% 191M 5s Step #1: 1344200K .......... .......... .......... .......... .......... 59% 190M 5s Step #1: 1344250K .......... .......... .......... .......... .......... 59% 70.1M 5s Step #1: 1344300K .......... .......... .......... .......... .......... 59% 234M 5s Step #1: 1344350K .......... .......... .......... .......... .......... 59% 179M 5s Step #1: 1344400K .......... .......... .......... .......... .......... 59% 179M 5s Step #1: 1344450K .......... .......... .......... .......... .......... 59% 198M 5s Step #1: 1344500K .......... .......... .......... .......... .......... 59% 199M 5s Step #1: 1344550K .......... .......... .......... .......... .......... 59% 163M 5s Step #1: 1344600K .......... .......... .......... .......... .......... 59% 205M 5s Step #1: 1344650K .......... .......... .......... .......... .......... 59% 222M 5s Step #1: 1344700K .......... .......... .......... .......... .......... 59% 191M 5s Step #1: 1344750K .......... .......... .......... .......... .......... 59% 170M 5s Step #1: 1344800K .......... .......... .......... .......... .......... 59% 222M 5s Step #1: 1344850K .......... .......... .......... .......... .......... 59% 205M 5s Step #1: 1344900K .......... .......... .......... .......... .......... 59% 214M 5s Step #1: 1344950K .......... .......... .......... .......... .......... 59% 175M 5s Step #1: 1345000K .......... .......... .......... .......... .......... 59% 188M 5s Step #1: 1345050K .......... .......... .......... .......... .......... 59% 186M 5s Step #1: 1345100K .......... .......... .......... .......... .......... 59% 190M 5s Step #1: 1345150K .......... .......... .......... .......... .......... 59% 166M 5s Step #1: 1345200K .......... .......... .......... .......... .......... 59% 193M 5s Step #1: 1345250K .......... .......... .......... .......... .......... 59% 201M 5s Step #1: 1345300K .......... .......... .......... .......... .......... 59% 168M 5s Step #1: 1345350K .......... .......... .......... .......... .......... 59% 180M 5s Step #1: 1345400K .......... .......... .......... .......... .......... 59% 205M 5s Step #1: 1345450K .......... .......... .......... .......... .......... 59% 188M 5s Step #1: 1345500K .......... .......... .......... .......... .......... 59% 180M 5s Step #1: 1345550K .......... .......... .......... .......... .......... 59% 174M 5s Step #1: 1345600K .......... .......... .......... .......... .......... 59% 213M 5s Step #1: 1345650K .......... .......... .......... .......... .......... 59% 205M 5s Step #1: 1345700K .......... .......... .......... .......... .......... 59% 197M 5s Step #1: 1345750K .......... .......... .......... .......... .......... 59% 159M 5s Step #1: 1345800K .......... .......... .......... .......... .......... 59% 187M 5s Step #1: 1345850K .......... .......... .......... .......... .......... 59% 202M 5s Step #1: 1345900K .......... .......... .......... .......... .......... 59% 198M 5s Step #1: 1345950K .......... .......... .......... .......... .......... 59% 159M 5s Step #1: 1346000K .......... .......... .......... .......... .......... 59% 210M 5s Step #1: 1346050K .......... .......... .......... .......... .......... 59% 204M 5s Step #1: 1346100K .......... .......... .......... .......... .......... 59% 203M 5s Step #1: 1346150K .......... .......... .......... .......... .......... 59% 182M 5s Step #1: 1346200K .......... .......... .......... .......... .......... 59% 172M 5s Step #1: 1346250K .......... .......... .......... .......... .......... 59% 209M 5s Step #1: 1346300K .......... .......... .......... .......... .......... 59% 65.8M 5s Step #1: 1346350K .......... .......... .......... .......... .......... 59% 182M 5s Step #1: 1346400K .......... .......... .......... .......... .......... 59% 175M 5s Step #1: 1346450K .......... .......... .......... .......... .......... 59% 202M 5s Step #1: 1346500K .......... .......... .......... .......... .......... 59% 232M 5s Step #1: 1346550K .......... .......... .......... .......... .......... 59% 179M 5s Step #1: 1346600K .......... .......... .......... .......... .......... 59% 201M 5s Step #1: 1346650K .......... .......... .......... .......... .......... 59% 206M 5s Step #1: 1346700K .......... .......... .......... .......... .......... 59% 232M 5s Step #1: 1346750K .......... .......... .......... .......... .......... 59% 194M 5s Step #1: 1346800K .......... .......... .......... .......... .......... 59% 218M 5s Step #1: 1346850K .......... .......... .......... .......... .......... 59% 230M 5s Step #1: 1346900K .......... .......... .......... .......... .......... 59% 210M 5s Step #1: 1346950K .......... .......... .......... .......... .......... 59% 171M 5s Step #1: 1347000K .......... .......... .......... .......... .......... 59% 165M 5s Step #1: 1347050K .......... .......... .......... .......... .......... 59% 194M 5s Step #1: 1347100K .......... .......... .......... .......... .......... 59% 179M 5s Step #1: 1347150K .......... .......... .......... .......... .......... 59% 164M 5s Step #1: 1347200K .......... .......... .......... .......... .......... 59% 168M 5s Step #1: 1347250K .......... .......... .......... .......... .......... 59% 212M 5s Step #1: 1347300K .......... .......... .......... .......... .......... 59% 219M 5s Step #1: 1347350K .......... .......... .......... .......... .......... 59% 189M 5s Step #1: 1347400K .......... .......... .......... .......... .......... 59% 194M 5s Step #1: 1347450K .......... .......... .......... .......... .......... 59% 202M 5s Step #1: 1347500K .......... .......... .......... .......... .......... 59% 205M 5s Step #1: 1347550K .......... .......... .......... .......... .......... 59% 182M 5s Step #1: 1347600K .......... .......... .......... .......... .......... 59% 224M 5s Step #1: 1347650K .......... .......... .......... .......... .......... 59% 196M 5s Step #1: 1347700K .......... .......... .......... .......... .......... 59% 181M 5s Step #1: 1347750K .......... .......... .......... .......... .......... 59% 148M 5s Step #1: 1347800K .......... .......... .......... .......... .......... 59% 206M 5s Step #1: 1347850K .......... .......... .......... .......... .......... 59% 186M 5s Step #1: 1347900K .......... .......... .......... .......... .......... 59% 205M 5s Step #1: 1347950K .......... .......... .......... .......... .......... 59% 168M 5s Step #1: 1348000K .......... .......... .......... .......... .......... 59% 192M 5s Step #1: 1348050K .......... .......... .......... .......... .......... 59% 210M 5s Step #1: 1348100K .......... .......... .......... .......... .......... 59% 191M 5s Step #1: 1348150K .......... .......... .......... .......... .......... 59% 185M 5s Step #1: 1348200K .......... .......... .......... .......... .......... 59% 203M 5s Step #1: 1348250K .......... .......... .......... .......... .......... 59% 190M 5s Step #1: 1348300K .......... .......... .......... .......... .......... 59% 191M 5s Step #1: 1348350K .......... .......... .......... .......... .......... 59% 63.5M 5s Step #1: 1348400K .......... .......... .......... .......... .......... 59% 217M 5s Step #1: 1348450K .......... .......... .......... .......... .......... 59% 206M 5s Step #1: 1348500K .......... .......... .......... .......... .......... 59% 179M 5s Step #1: 1348550K .......... .......... .......... .......... .......... 59% 176M 5s Step #1: 1348600K .......... .......... .......... .......... .......... 59% 216M 5s Step #1: 1348650K .......... .......... .......... .......... .......... 59% 203M 5s Step #1: 1348700K .......... .......... .......... .......... .......... 59% 205M 5s Step #1: 1348750K .......... .......... .......... .......... .......... 59% 171M 5s Step #1: 1348800K .......... .......... .......... .......... .......... 59% 192M 5s Step #1: 1348850K .......... .......... .......... .......... .......... 59% 195M 5s Step #1: 1348900K .......... .......... .......... .......... .......... 59% 192M 5s Step #1: 1348950K .......... .......... .......... .......... .......... 59% 181M 5s Step #1: 1349000K .......... .......... .......... .......... .......... 59% 186M 5s Step #1: 1349050K .......... .......... .......... .......... .......... 59% 167M 5s Step #1: 1349100K .......... .......... .......... .......... .......... 59% 200M 5s Step #1: 1349150K .......... .......... .......... .......... .......... 59% 175M 5s Step #1: 1349200K .......... .......... .......... .......... .......... 59% 206M 5s Step #1: 1349250K .......... .......... .......... .......... .......... 59% 187M 5s Step #1: 1349300K .......... .......... .......... .......... .......... 59% 202M 5s Step #1: 1349350K .......... .......... .......... .......... .......... 59% 156M 5s Step #1: 1349400K .......... .......... .......... .......... .......... 59% 212M 5s Step #1: 1349450K .......... .......... .......... .......... .......... 59% 213M 5s Step #1: 1349500K .......... .......... .......... .......... .......... 59% 222M 5s Step #1: 1349550K .......... .......... .......... .......... .......... 59% 185M 5s Step #1: 1349600K .......... .......... .......... .......... .......... 59% 218M 5s Step #1: 1349650K .......... .......... .......... .......... .......... 59% 198M 5s Step #1: 1349700K .......... .......... .......... .......... .......... 59% 197M 5s Step #1: 1349750K .......... .......... .......... .......... .......... 59% 178M 5s Step #1: 1349800K .......... .......... .......... .......... .......... 59% 191M 5s Step #1: 1349850K .......... .......... .......... .......... .......... 59% 210M 5s Step #1: 1349900K .......... .......... .......... .......... .......... 59% 208M 5s Step #1: 1349950K .......... .......... .......... .......... .......... 59% 186M 5s Step #1: 1350000K .......... .......... .......... .......... .......... 59% 200M 5s Step #1: 1350050K .......... .......... .......... .......... .......... 59% 171M 5s Step #1: 1350100K .......... .......... .......... .......... .......... 59% 194M 5s Step #1: 1350150K .......... .......... .......... .......... .......... 59% 179M 5s Step #1: 1350200K .......... .......... .......... .......... .......... 59% 207M 5s Step #1: 1350250K .......... .......... .......... .......... .......... 59% 192M 5s Step #1: 1350300K .......... .......... .......... .......... .......... 59% 191M 5s Step #1: 1350350K .......... .......... .......... .......... .......... 59% 168M 5s Step #1: 1350400K .......... .......... .......... .......... .......... 59% 68.4M 5s Step #1: 1350450K .......... .......... .......... .......... .......... 59% 179M 5s Step #1: 1350500K .......... .......... .......... .......... .......... 59% 198M 5s Step #1: 1350550K .......... .......... .......... .......... .......... 59% 189M 5s Step #1: 1350600K .......... .......... .......... .......... .......... 59% 186M 5s Step #1: 1350650K .......... .......... .......... .......... .......... 59% 217M 5s Step #1: 1350700K .......... .......... .......... .......... .......... 59% 195M 5s Step #1: 1350750K .......... .......... .......... .......... .......... 59% 162M 5s Step #1: 1350800K .......... .......... .......... .......... .......... 59% 169M 5s Step #1: 1350850K .......... .......... .......... .......... .......... 59% 215M 5s Step #1: 1350900K .......... .......... .......... .......... .......... 59% 205M 5s Step #1: 1350950K .......... .......... .......... .......... .......... 59% 185M 5s Step #1: 1351000K .......... .......... .......... .......... .......... 59% 196M 5s Step #1: 1351050K .......... .......... .......... .......... .......... 59% 200M 5s Step #1: 1351100K .......... .......... .......... .......... .......... 59% 202M 5s Step #1: 1351150K .......... .......... .......... .......... .......... 59% 173M 5s Step #1: 1351200K .......... .......... .......... .......... .......... 59% 202M 5s Step #1: 1351250K .......... .......... .......... .......... .......... 59% 192M 5s Step #1: 1351300K .......... .......... .......... .......... .......... 59% 195M 5s Step #1: 1351350K .......... .......... .......... .......... .......... 59% 176M 5s Step #1: 1351400K .......... .......... .......... .......... .......... 59% 215M 5s Step #1: 1351450K .......... .......... .......... .......... .......... 59% 215M 5s Step #1: 1351500K .......... .......... .......... .......... .......... 59% 178M 5s Step #1: 1351550K .......... .......... .......... .......... .......... 59% 168M 5s Step #1: 1351600K .......... .......... .......... .......... .......... 59% 180M 5s Step #1: 1351650K .......... .......... .......... .......... .......... 59% 215M 5s Step #1: 1351700K .......... .......... .......... .......... .......... 60% 196M 5s Step #1: 1351750K .......... .......... .......... .......... .......... 60% 174M 5s Step #1: 1351800K .......... .......... .......... .......... .......... 60% 190M 5s Step #1: 1351850K .......... .......... .......... .......... .......... 60% 178M 5s Step #1: 1351900K .......... .......... .......... .......... .......... 60% 176M 5s Step #1: 1351950K .......... .......... .......... .......... .......... 60% 170M 5s Step #1: 1352000K .......... .......... .......... .......... .......... 60% 198M 5s Step #1: 1352050K .......... .......... .......... .......... .......... 60% 216M 5s Step #1: 1352100K .......... .......... .......... .......... .......... 60% 197M 5s Step #1: 1352150K .......... .......... .......... .......... .......... 60% 181M 5s Step #1: 1352200K .......... .......... .......... .......... .......... 60% 194M 5s Step #1: 1352250K .......... .......... .......... .......... .......... 60% 168M 5s Step #1: 1352300K .......... .......... .......... .......... .......... 60% 193M 5s Step #1: 1352350K .......... .......... .......... .......... .......... 60% 166M 5s Step #1: 1352400K .......... .......... .......... .......... .......... 60% 182M 5s Step #1: 1352450K .......... .......... .......... .......... .......... 60% 195M 5s Step #1: 1352500K .......... .......... .......... .......... .......... 60% 191M 5s Step #1: 1352550K .......... .......... .......... .......... .......... 60% 178M 5s Step #1: 1352600K .......... .......... .......... .......... .......... 60% 68.5M 5s Step #1: 1352650K .......... .......... .......... .......... .......... 60% 190M 5s Step #1: 1352700K .......... .......... .......... .......... .......... 60% 189M 5s Step #1: 1352750K .......... .......... .......... .......... .......... 60% 166M 5s Step #1: 1352800K .......... .......... .......... .......... .......... 60% 210M 5s Step #1: 1352850K .......... .......... .......... .......... .......... 60% 189M 5s Step #1: 1352900K .......... .......... .......... .......... .......... 60% 205M 5s Step #1: 1352950K .......... .......... .......... .......... .......... 60% 169M 5s Step #1: 1353000K .......... .......... .......... .......... .......... 60% 206M 5s Step #1: 1353050K .......... .......... .......... .......... .......... 60% 209M 5s Step #1: 1353100K .......... .......... .......... .......... .......... 60% 225M 5s Step #1: 1353150K .......... .......... .......... .......... .......... 60% 161M 5s Step #1: 1353200K .......... .......... .......... .......... .......... 60% 202M 5s Step #1: 1353250K .......... .......... .......... .......... .......... 60% 215M 5s Step #1: 1353300K .......... .......... .......... .......... .......... 60% 200M 5s Step #1: 1353350K .......... .......... .......... .......... .......... 60% 185M 5s Step #1: 1353400K .......... .......... .......... .......... .......... 60% 188M 5s Step #1: 1353450K .......... .......... .......... .......... .......... 60% 189M 5s Step #1: 1353500K .......... .......... .......... .......... .......... 60% 191M 5s Step #1: 1353550K .......... .......... .......... .......... .......... 60% 168M 5s Step #1: 1353600K .......... .......... .......... .......... .......... 60% 209M 5s Step #1: 1353650K .......... .......... .......... .......... .......... 60% 195M 5s Step #1: 1353700K .......... .......... .......... .......... .......... 60% 193M 5s Step #1: 1353750K .......... .......... .......... .......... .......... 60% 168M 5s Step #1: 1353800K .......... .......... .......... .......... .......... 60% 204M 5s Step #1: 1353850K .......... .......... .......... .......... .......... 60% 194M 5s Step #1: 1353900K .......... .......... .......... .......... .......... 60% 195M 5s Step #1: 1353950K .......... .......... .......... .......... .......... 60% 167M 5s Step #1: 1354000K .......... .......... .......... .......... .......... 60% 199M 5s Step #1: 1354050K .......... .......... .......... .......... .......... 60% 204M 5s Step #1: 1354100K .......... .......... .......... .......... .......... 60% 119M 5s Step #1: 1354150K .......... .......... .......... .......... .......... 60% 168M 5s Step #1: 1354200K .......... .......... .......... .......... .......... 60% 166M 5s Step #1: 1354250K .......... .......... .......... .......... .......... 60% 185M 5s Step #1: 1354300K .......... .......... .......... .......... .......... 60% 205M 5s Step #1: 1354350K .......... .......... .......... .......... .......... 60% 154M 5s Step #1: 1354400K .......... .......... .......... .......... .......... 60% 188M 5s Step #1: 1354450K .......... .......... .......... .......... .......... 60% 191M 5s Step #1: 1354500K .......... .......... .......... .......... .......... 60% 200M 5s Step #1: 1354550K .......... .......... .......... .......... .......... 60% 178M 5s Step #1: 1354600K .......... .......... .......... .......... .......... 60% 213M 5s Step #1: 1354650K .......... .......... .......... .......... .......... 60% 63.7M 5s Step #1: 1354700K .......... .......... .......... .......... .......... 60% 207M 5s Step #1: 1354750K .......... .......... .......... .......... .......... 60% 149M 5s Step #1: 1354800K .......... .......... .......... .......... .......... 60% 191M 5s Step #1: 1354850K .......... .......... .......... .......... .......... 60% 202M 5s Step #1: 1354900K .......... .......... .......... .......... .......... 60% 182M 5s Step #1: 1354950K .......... .......... .......... .......... .......... 60% 180M 5s Step #1: 1355000K .......... .......... .......... .......... .......... 60% 197M 5s Step #1: 1355050K .......... .......... .......... .......... .......... 60% 201M 5s Step #1: 1355100K .......... .......... .......... .......... .......... 60% 219M 5s Step #1: 1355150K .......... .......... .......... .......... .......... 60% 183M 5s Step #1: 1355200K .......... .......... .......... .......... .......... 60% 203M 5s Step #1: 1355250K .......... .......... .......... .......... .......... 60% 183M 5s Step #1: 1355300K .......... .......... .......... .......... .......... 60% 186M 5s Step #1: 1355350K .......... .......... .......... .......... .......... 60% 178M 5s Step #1: 1355400K .......... .......... .......... .......... .......... 60% 205M 5s Step #1: 1355450K .......... .......... .......... .......... .......... 60% 191M 5s Step #1: 1355500K .......... .......... .......... .......... .......... 60% 200M 5s Step #1: 1355550K .......... .......... .......... .......... .......... 60% 154M 5s Step #1: 1355600K .......... .......... .......... .......... .......... 60% 215M 5s Step #1: 1355650K .......... .......... .......... .......... .......... 60% 202M 5s Step #1: 1355700K .......... .......... .......... .......... .......... 60% 146M 5s Step #1: 1355750K .......... .......... .......... .......... .......... 60% 158M 5s Step #1: 1355800K .......... .......... .......... .......... .......... 60% 215M 5s Step #1: 1355850K .......... .......... .......... .......... .......... 60% 213M 5s Step #1: 1355900K .......... .......... .......... .......... .......... 60% 123M 5s Step #1: 1355950K .......... .......... .......... .......... .......... 60% 148M 5s Step #1: 1356000K .......... .......... .......... .......... .......... 60% 133M 5s Step #1: 1356050K .......... .......... .......... .......... .......... 60% 182M 5s Step #1: 1356100K .......... .......... .......... .......... .......... 60% 188M 5s Step #1: 1356150K .......... .......... .......... .......... .......... 60% 167M 5s Step #1: 1356200K .......... .......... .......... .......... .......... 60% 175M 5s Step #1: 1356250K .......... .......... .......... .......... .......... 60% 204M 5s Step #1: 1356300K .......... .......... .......... .......... .......... 60% 201M 5s Step #1: 1356350K .......... .......... .......... .......... .......... 60% 155M 5s Step #1: 1356400K .......... .......... .......... .......... .......... 60% 187M 5s Step #1: 1356450K .......... .......... .......... .......... .......... 60% 177M 5s Step #1: 1356500K .......... .......... .......... .......... .......... 60% 202M 5s Step #1: 1356550K .......... .......... .......... .......... .......... 60% 163M 5s Step #1: 1356600K .......... .......... .......... .......... .......... 60% 174M 5s Step #1: 1356650K .......... .......... .......... .......... .......... 60% 180M 5s Step #1: 1356700K .......... .......... .......... .......... .......... 60% 63.4M 5s Step #1: 1356750K .......... .......... .......... .......... .......... 60% 172M 5s Step #1: 1356800K .......... .......... .......... .......... .......... 60% 181M 5s Step #1: 1356850K .......... .......... .......... .......... .......... 60% 195M 5s Step #1: 1356900K .......... .......... .......... .......... .......... 60% 202M 5s Step #1: 1356950K .......... .......... .......... .......... .......... 60% 189M 5s Step #1: 1357000K .......... .......... .......... .......... .......... 60% 172M 5s Step #1: 1357050K .......... .......... .......... .......... .......... 60% 219M 5s Step #1: 1357100K .......... .......... .......... .......... .......... 60% 219M 5s Step #1: 1357150K .......... .......... .......... .......... .......... 60% 187M 5s Step #1: 1357200K .......... .......... .......... .......... .......... 60% 181M 5s Step #1: 1357250K .......... .......... .......... .......... .......... 60% 203M 5s Step #1: 1357300K .......... .......... .......... .......... .......... 60% 170M 5s Step #1: 1357350K .......... .......... .......... .......... .......... 60% 170M 5s Step #1: 1357400K .......... .......... .......... .......... .......... 60% 173M 5s Step #1: 1357450K .......... .......... .......... .......... .......... 60% 180M 5s Step #1: 1357500K .......... .......... .......... .......... .......... 60% 187M 5s Step #1: 1357550K .......... .......... .......... .......... .......... 60% 171M 5s Step #1: 1357600K .......... .......... .......... .......... .......... 60% 198M 5s Step #1: 1357650K .......... .......... .......... .......... .......... 60% 195M 5s Step #1: 1357700K .......... .......... .......... .......... .......... 60% 203M 5s Step #1: 1357750K .......... .......... .......... .......... .......... 60% 186M 5s Step #1: 1357800K .......... .......... .......... .......... .......... 60% 204M 5s Step #1: 1357850K .......... .......... .......... .......... .......... 60% 206M 5s Step #1: 1357900K .......... .......... .......... .......... .......... 60% 179M 5s Step #1: 1357950K .......... .......... .......... .......... .......... 60% 164M 5s Step #1: 1358000K .......... .......... .......... .......... .......... 60% 161M 5s Step #1: 1358050K .......... .......... .......... .......... .......... 60% 188M 5s Step #1: 1358100K .......... .......... .......... .......... .......... 60% 216M 5s Step #1: 1358150K .......... .......... .......... .......... .......... 60% 192M 5s Step #1: 1358200K .......... .......... .......... .......... .......... 60% 191M 5s Step #1: 1358250K .......... .......... .......... .......... .......... 60% 174M 5s Step #1: 1358300K .......... .......... .......... .......... .......... 60% 188M 5s Step #1: 1358350K .......... .......... .......... .......... .......... 60% 168M 5s Step #1: 1358400K .......... .......... .......... .......... .......... 60% 201M 5s Step #1: 1358450K .......... .......... .......... .......... .......... 60% 204M 5s Step #1: 1358500K .......... .......... .......... .......... .......... 60% 182M 5s Step #1: 1358550K .......... .......... .......... .......... .......... 60% 151M 5s Step #1: 1358600K .......... .......... .......... .......... .......... 60% 186M 5s Step #1: 1358650K .......... .......... .......... .......... .......... 60% 211M 5s Step #1: 1358700K .......... .......... .......... .......... .......... 60% 202M 5s Step #1: 1358750K .......... .......... .......... .......... .......... 60% 60.0M 5s Step #1: 1358800K .......... .......... .......... .......... .......... 60% 190M 5s Step #1: 1358850K .......... .......... .......... .......... .......... 60% 189M 5s Step #1: 1358900K .......... .......... .......... .......... .......... 60% 210M 5s Step #1: 1358950K .......... .......... .......... .......... .......... 60% 189M 5s Step #1: 1359000K .......... .......... .......... .......... .......... 60% 194M 5s Step #1: 1359050K .......... .......... .......... .......... .......... 60% 201M 5s Step #1: 1359100K .......... .......... .......... .......... .......... 60% 211M 5s Step #1: 1359150K .......... .......... .......... .......... .......... 60% 167M 5s Step #1: 1359200K .......... .......... .......... .......... .......... 60% 187M 5s Step #1: 1359250K .......... .......... .......... .......... .......... 60% 189M 5s Step #1: 1359300K .......... .......... .......... .......... .......... 60% 206M 5s Step #1: 1359350K .......... .......... .......... .......... .......... 60% 167M 5s Step #1: 1359400K .......... .......... .......... .......... .......... 60% 193M 5s Step #1: 1359450K .......... .......... .......... .......... .......... 60% 203M 5s Step #1: 1359500K .......... .......... .......... .......... .......... 60% 178M 5s Step #1: 1359550K .......... .......... .......... .......... .......... 60% 117M 5s Step #1: 1359600K .......... .......... .......... .......... .......... 60% 193M 5s Step #1: 1359650K .......... .......... .......... .......... .......... 60% 192M 5s Step #1: 1359700K .......... .......... .......... .......... .......... 60% 191M 5s Step #1: 1359750K .......... .......... .......... .......... .......... 60% 154M 5s Step #1: 1359800K .......... .......... .......... .......... .......... 60% 184M 5s Step #1: 1359850K .......... .......... .......... .......... .......... 60% 187M 5s Step #1: 1359900K .......... .......... .......... .......... .......... 60% 201M 5s Step #1: 1359950K .......... .......... .......... .......... .......... 60% 159M 5s Step #1: 1360000K .......... .......... .......... .......... .......... 60% 182M 5s Step #1: 1360050K .......... .......... .......... .......... .......... 60% 179M 5s Step #1: 1360100K .......... .......... .......... .......... .......... 60% 190M 5s Step #1: 1360150K .......... .......... .......... .......... .......... 60% 179M 5s Step #1: 1360200K .......... .......... .......... .......... .......... 60% 184M 5s Step #1: 1360250K .......... .......... .......... .......... .......... 60% 198M 5s Step #1: 1360300K .......... .......... .......... .......... .......... 60% 183M 5s Step #1: 1360350K .......... .......... .......... .......... .......... 60% 154M 5s Step #1: 1360400K .......... .......... .......... .......... .......... 60% 203M 5s Step #1: 1360450K .......... .......... .......... .......... .......... 60% 208M 5s Step #1: 1360500K .......... .......... .......... .......... .......... 60% 211M 5s Step #1: 1360550K .......... .......... .......... .......... .......... 60% 175M 5s Step #1: 1360600K .......... .......... .......... .......... .......... 60% 201M 5s Step #1: 1360650K .......... .......... .......... .......... .......... 60% 210M 5s Step #1: 1360700K .......... .......... .......... .......... .......... 60% 174M 5s Step #1: 1360750K .......... .......... .......... .......... .......... 60% 160M 5s Step #1: 1360800K .......... .......... .......... .......... .......... 60% 67.2M 5s Step #1: 1360850K .......... .......... .......... .......... .......... 60% 204M 5s Step #1: 1360900K .......... .......... .......... .......... .......... 60% 216M 5s Step #1: 1360950K .......... .......... .......... .......... .......... 60% 189M 5s Step #1: 1361000K .......... .......... .......... .......... .......... 60% 193M 5s Step #1: 1361050K .......... .......... .......... .......... .......... 60% 158M 5s Step #1: 1361100K .......... .......... .......... .......... .......... 60% 203M 5s Step #1: 1361150K .......... .......... .......... .......... .......... 60% 166M 5s Step #1: 1361200K .......... .......... .......... .......... .......... 60% 208M 5s Step #1: 1361250K .......... .......... .......... .......... .......... 60% 204M 5s Step #1: 1361300K .......... .......... .......... .......... .......... 60% 94.2M 5s Step #1: 1361350K .......... .......... .......... .......... .......... 60% 161M 5s Step #1: 1361400K .......... .......... .......... .......... .......... 60% 199M 5s Step #1: 1361450K .......... .......... .......... .......... .......... 60% 196M 5s Step #1: 1361500K .......... .......... .......... .......... .......... 60% 201M 5s Step #1: 1361550K .......... .......... .......... .......... .......... 60% 155M 5s Step #1: 1361600K .......... .......... .......... .......... .......... 60% 192M 5s Step #1: 1361650K .......... .......... .......... .......... .......... 60% 191M 5s Step #1: 1361700K .......... .......... .......... .......... .......... 60% 200M 5s Step #1: 1361750K .......... .......... .......... .......... .......... 60% 182M 5s Step #1: 1361800K .......... .......... .......... .......... .......... 60% 203M 5s Step #1: 1361850K .......... .......... .......... .......... .......... 60% 182M 5s Step #1: 1361900K .......... .......... .......... .......... .......... 60% 199M 5s Step #1: 1361950K .......... .......... .......... .......... .......... 60% 176M 5s Step #1: 1362000K .......... .......... .......... .......... .......... 60% 206M 5s Step #1: 1362050K .......... .......... .......... .......... .......... 60% 193M 5s Step #1: 1362100K .......... .......... .......... .......... .......... 60% 176M 5s Step #1: 1362150K .......... .......... .......... .......... .......... 60% 173M 5s Step #1: 1362200K .......... .......... .......... .......... .......... 60% 216M 5s Step #1: 1362250K .......... .......... .......... .......... .......... 60% 197M 5s Step #1: 1362300K .......... .......... .......... .......... .......... 60% 202M 5s Step #1: 1362350K .......... .......... .......... .......... .......... 60% 154M 5s Step #1: 1362400K .......... .......... .......... .......... .......... 60% 191M 5s Step #1: 1362450K .......... .......... .......... .......... .......... 60% 195M 5s Step #1: 1362500K .......... .......... .......... .......... .......... 60% 217M 5s Step #1: 1362550K .......... .......... .......... .......... .......... 60% 174M 5s Step #1: 1362600K .......... .......... .......... .......... .......... 60% 193M 5s Step #1: 1362650K .......... .......... .......... .......... .......... 60% 209M 5s Step #1: 1362700K .......... .......... .......... .......... .......... 60% 210M 5s Step #1: 1362750K .......... .......... .......... .......... .......... 60% 175M 5s Step #1: 1362800K .......... .......... .......... .......... .......... 60% 208M 5s Step #1: 1362850K .......... .......... .......... .......... .......... 60% 62.6M 5s Step #1: 1362900K .......... .......... .......... .......... .......... 60% 189M 5s Step #1: 1362950K .......... .......... .......... .......... .......... 60% 177M 5s Step #1: 1363000K .......... .......... .......... .......... .......... 60% 211M 5s Step #1: 1363050K .......... .......... .......... .......... .......... 60% 191M 5s Step #1: 1363100K .......... .......... .......... .......... .......... 60% 190M 5s Step #1: 1363150K .......... .......... .......... .......... .......... 60% 181M 5s Step #1: 1363200K .......... .......... .......... .......... .......... 60% 184M 5s Step #1: 1363250K .......... .......... .......... .......... .......... 60% 214M 5s Step #1: 1363300K .......... .......... .......... .......... .......... 60% 205M 5s Step #1: 1363350K .......... .......... .......... .......... .......... 60% 185M 5s Step #1: 1363400K .......... .......... .......... .......... .......... 60% 180M 5s Step #1: 1363450K .......... .......... .......... .......... .......... 60% 192M 5s Step #1: 1363500K .......... .......... .......... .......... .......... 60% 193M 5s Step #1: 1363550K .......... .......... .......... .......... .......... 60% 155M 5s Step #1: 1363600K .......... .......... .......... .......... .......... 60% 187M 5s Step #1: 1363650K .......... .......... .......... .......... .......... 60% 217M 5s Step #1: 1363700K .......... .......... .......... .......... .......... 60% 212M 5s Step #1: 1363750K .......... .......... .......... .......... .......... 60% 168M 5s Step #1: 1363800K .......... .......... .......... .......... .......... 60% 190M 5s Step #1: 1363850K .......... .......... .......... .......... .......... 60% 204M 5s Step #1: 1363900K .......... .......... .......... .......... .......... 60% 198M 5s Step #1: 1363950K .......... .......... .......... .......... .......... 60% 166M 5s Step #1: 1364000K .......... .......... .......... .......... .......... 60% 178M 5s Step #1: 1364050K .......... .......... .......... .......... .......... 60% 193M 5s Step #1: 1364100K .......... .......... .......... .......... .......... 60% 201M 5s Step #1: 1364150K .......... .......... .......... .......... .......... 60% 175M 5s Step #1: 1364200K .......... .......... .......... .......... .......... 60% 206M 5s Step #1: 1364250K .......... .......... .......... .......... .......... 60% 208M 5s Step #1: 1364300K .......... .......... .......... .......... .......... 60% 189M 5s Step #1: 1364350K .......... .......... .......... .......... .......... 60% 164M 5s Step #1: 1364400K .......... .......... .......... .......... .......... 60% 193M 5s Step #1: 1364450K .......... .......... .......... .......... .......... 60% 185M 5s Step #1: 1364500K .......... .......... .......... .......... .......... 60% 201M 5s Step #1: 1364550K .......... .......... .......... .......... .......... 60% 184M 5s Step #1: 1364600K .......... .......... .......... .......... .......... 60% 200M 5s Step #1: 1364650K .......... .......... .......... .......... .......... 60% 193M 5s Step #1: 1364700K .......... .......... .......... .......... .......... 60% 205M 5s Step #1: 1364750K .......... .......... .......... .......... .......... 60% 161M 5s Step #1: 1364800K .......... .......... .......... .......... .......... 60% 201M 5s Step #1: 1364850K .......... .......... .......... .......... .......... 60% 182M 5s Step #1: 1364900K .......... .......... .......... .......... .......... 60% 67.3M 5s Step #1: 1364950K .......... .......... .......... .......... .......... 60% 181M 5s Step #1: 1365000K .......... .......... .......... .......... .......... 60% 188M 5s Step #1: 1365050K .......... .......... .......... .......... .......... 60% 215M 5s Step #1: 1365100K .......... .......... .......... .......... .......... 60% 179M 5s Step #1: 1365150K .......... .......... .......... .......... .......... 60% 177M 5s Step #1: 1365200K .......... .......... .......... .......... .......... 60% 222M 5s Step #1: 1365250K .......... .......... .......... .......... .......... 60% 153M 5s Step #1: 1365300K .......... .......... .......... .......... .......... 60% 187M 5s Step #1: 1365350K .......... .......... .......... .......... .......... 60% 110M 5s Step #1: 1365400K .......... .......... .......... .......... .......... 60% 159M 5s Step #1: 1365450K .......... .......... .......... .......... .......... 60% 199M 5s Step #1: 1365500K .......... .......... .......... .......... .......... 60% 201M 5s Step #1: 1365550K .......... .......... .......... .......... .......... 60% 148M 5s Step #1: 1365600K .......... .......... .......... .......... .......... 60% 179M 5s Step #1: 1365650K .......... .......... .......... .......... .......... 60% 182M 5s Step #1: 1365700K .......... .......... .......... .......... .......... 60% 206M 5s Step #1: 1365750K .......... .......... .......... .......... .......... 60% 166M 5s Step #1: 1365800K .......... .......... .......... .......... .......... 60% 199M 5s Step #1: 1365850K .......... .......... .......... .......... .......... 60% 192M 5s Step #1: 1365900K .......... .......... .......... .......... .......... 60% 192M 5s Step #1: 1365950K .......... .......... .......... .......... .......... 60% 153M 5s Step #1: 1366000K .......... .......... .......... .......... .......... 60% 204M 5s Step #1: 1366050K .......... .......... .......... .......... .......... 60% 198M 5s Step #1: 1366100K .......... .......... .......... .......... .......... 60% 201M 5s Step #1: 1366150K .......... .......... .......... .......... .......... 60% 180M 5s Step #1: 1366200K .......... .......... .......... .......... .......... 60% 182M 5s Step #1: 1366250K .......... .......... .......... .......... .......... 60% 192M 5s Step #1: 1366300K .......... .......... .......... .......... .......... 60% 187M 5s Step #1: 1366350K .......... .......... .......... .......... .......... 60% 168M 5s Step #1: 1366400K .......... .......... .......... .......... .......... 60% 192M 5s Step #1: 1366450K .......... .......... .......... .......... .......... 60% 190M 5s Step #1: 1366500K .......... .......... .......... .......... .......... 60% 194M 5s Step #1: 1366550K .......... .......... .......... .......... .......... 60% 163M 5s Step #1: 1366600K .......... .......... .......... .......... .......... 60% 206M 5s Step #1: 1366650K .......... .......... .......... .......... .......... 60% 203M 5s Step #1: 1366700K .......... .......... .......... .......... .......... 60% 176M 5s Step #1: 1366750K .......... .......... .......... .......... .......... 60% 170M 5s Step #1: 1366800K .......... .......... .......... .......... .......... 60% 196M 5s Step #1: 1366850K .......... .......... .......... .......... .......... 60% 198M 5s Step #1: 1366900K .......... .......... .......... .......... .......... 60% 185M 5s Step #1: 1366950K .......... .......... .......... .......... .......... 60% 63.3M 5s Step #1: 1367000K .......... .......... .......... .......... .......... 60% 197M 5s Step #1: 1367050K .......... .......... .......... .......... .......... 60% 212M 5s Step #1: 1367100K .......... .......... .......... .......... .......... 60% 194M 5s Step #1: 1367150K .......... .......... .......... .......... .......... 60% 156M 5s Step #1: 1367200K .......... .......... .......... .......... .......... 60% 191M 5s Step #1: 1367250K .......... .......... .......... .......... .......... 60% 204M 5s Step #1: 1367300K .......... .......... .......... .......... .......... 60% 199M 5s Step #1: 1367350K .......... .......... .......... .......... .......... 60% 107M 5s Step #1: 1367400K .......... .......... .......... .......... .......... 60% 168M 5s Step #1: 1367450K .......... .......... .......... .......... .......... 60% 123M 5s Step #1: 1367500K .......... .......... .......... .......... .......... 60% 188M 5s Step #1: 1367550K .......... .......... .......... .......... .......... 60% 161M 5s Step #1: 1367600K .......... .......... .......... .......... .......... 60% 187M 5s Step #1: 1367650K .......... .......... .......... .......... .......... 60% 197M 5s Step #1: 1367700K .......... .......... .......... .......... .......... 60% 181M 5s Step #1: 1367750K .......... .......... .......... .......... .......... 60% 180M 5s Step #1: 1367800K .......... .......... .......... .......... .......... 60% 195M 5s Step #1: 1367850K .......... .......... .......... .......... .......... 60% 192M 5s Step #1: 1367900K .......... .......... .......... .......... .......... 60% 199M 5s Step #1: 1367950K .......... .......... .......... .......... .......... 60% 177M 5s Step #1: 1368000K .......... .......... .......... .......... .......... 60% 163M 5s Step #1: 1368050K .......... .......... .......... .......... .......... 60% 198M 5s Step #1: 1368100K .......... .......... .......... .......... .......... 60% 171M 5s Step #1: 1368150K .......... .......... .......... .......... .......... 60% 175M 5s Step #1: 1368200K .......... .......... .......... .......... .......... 60% 204M 5s Step #1: 1368250K .......... .......... .......... .......... .......... 60% 173M 5s Step #1: 1368300K .......... .......... .......... .......... .......... 60% 190M 5s Step #1: 1368350K .......... .......... .......... .......... .......... 60% 148M 5s Step #1: 1368400K .......... .......... .......... .......... .......... 60% 192M 5s Step #1: 1368450K .......... .......... .......... .......... .......... 60% 200M 5s Step #1: 1368500K .......... .......... .......... .......... .......... 60% 193M 5s Step #1: 1368550K .......... .......... .......... .......... .......... 60% 180M 5s Step #1: 1368600K .......... .......... .......... .......... .......... 60% 200M 5s Step #1: 1368650K .......... .......... .......... .......... .......... 60% 193M 5s Step #1: 1368700K .......... .......... .......... .......... .......... 60% 189M 5s Step #1: 1368750K .......... .......... .......... .......... .......... 60% 164M 5s Step #1: 1368800K .......... .......... .......... .......... .......... 60% 203M 5s Step #1: 1368850K .......... .......... .......... .......... .......... 60% 183M 5s Step #1: 1368900K .......... .......... .......... .......... .......... 60% 203M 5s Step #1: 1368950K .......... .......... .......... .......... .......... 60% 184M 5s Step #1: 1369000K .......... .......... .......... .......... .......... 60% 65.1M 5s Step #1: 1369050K .......... .......... .......... .......... .......... 60% 209M 5s Step #1: 1369100K .......... .......... .......... .......... .......... 60% 211M 5s Step #1: 1369150K .......... .......... .......... .......... .......... 60% 176M 5s Step #1: 1369200K .......... .......... .......... .......... .......... 60% 209M 5s Step #1: 1369250K .......... .......... .......... .......... .......... 60% 187M 5s Step #1: 1369300K .......... .......... .......... .......... .......... 60% 200M 5s Step #1: 1369350K .......... .......... .......... .......... .......... 60% 178M 5s Step #1: 1369400K .......... .......... .......... .......... .......... 60% 209M 5s Step #1: 1369450K .......... .......... .......... .......... .......... 60% 207M 5s Step #1: 1369500K .......... .......... .......... .......... .......... 60% 187M 5s Step #1: 1369550K .......... .......... .......... .......... .......... 60% 162M 5s Step #1: 1369600K .......... .......... .......... .......... .......... 60% 201M 5s Step #1: 1369650K .......... .......... .......... .......... .......... 60% 204M 5s Step #1: 1369700K .......... .......... .......... .......... .......... 60% 207M 5s Step #1: 1369750K .......... .......... .......... .......... .......... 60% 178M 5s Step #1: 1369800K .......... .......... .......... .......... .......... 60% 178M 5s Step #1: 1369850K .......... .......... .......... .......... .......... 60% 202M 5s Step #1: 1369900K .......... .......... .......... .......... .......... 60% 191M 5s Step #1: 1369950K .......... .......... .......... .......... .......... 60% 164M 5s Step #1: 1370000K .......... .......... .......... .......... .......... 60% 191M 5s Step #1: 1370050K .......... .......... .......... .......... .......... 60% 207M 5s Step #1: 1370100K .......... .......... .......... .......... .......... 60% 185M 5s Step #1: 1370150K .......... .......... .......... .......... .......... 60% 175M 5s Step #1: 1370200K .......... .......... .......... .......... .......... 60% 200M 5s Step #1: 1370250K .......... .......... .......... .......... .......... 60% 181M 5s Step #1: 1370300K .......... .......... .......... .......... .......... 60% 173M 5s Step #1: 1370350K .......... .......... .......... .......... .......... 60% 162M 5s Step #1: 1370400K .......... .......... .......... .......... .......... 60% 199M 5s Step #1: 1370450K .......... .......... .......... .......... .......... 60% 209M 5s Step #1: 1370500K .......... .......... .......... .......... .......... 60% 199M 5s Step #1: 1370550K .......... .......... .......... .......... .......... 60% 171M 5s Step #1: 1370600K .......... .......... .......... .......... .......... 60% 198M 5s Step #1: 1370650K .......... .......... .......... .......... .......... 60% 202M 5s Step #1: 1370700K .......... .......... .......... .......... .......... 60% 203M 5s Step #1: 1370750K .......... .......... .......... .......... .......... 60% 174M 5s Step #1: 1370800K .......... .......... .......... .......... .......... 60% 198M 5s Step #1: 1370850K .......... .......... .......... .......... .......... 60% 194M 5s Step #1: 1370900K .......... .......... .......... .......... .......... 60% 178M 5s Step #1: 1370950K .......... .......... .......... .......... .......... 60% 173M 5s Step #1: 1371000K .......... .......... .......... .......... .......... 60% 185M 5s Step #1: 1371050K .......... .......... .......... .......... .......... 60% 65.7M 5s Step #1: 1371100K .......... .......... .......... .......... .......... 60% 204M 5s Step #1: 1371150K .......... .......... .......... .......... .......... 60% 150M 5s Step #1: 1371200K .......... .......... .......... .......... .......... 60% 206M 5s Step #1: 1371250K .......... .......... .......... .......... .......... 60% 200M 5s Step #1: 1371300K .......... .......... .......... .......... .......... 60% 192M 5s Step #1: 1371350K .......... .......... .......... .......... .......... 60% 155M 5s Step #1: 1371400K .......... .......... .......... .......... .......... 60% 212M 5s Step #1: 1371450K .......... .......... .......... .......... .......... 60% 205M 5s Step #1: 1371500K .......... .......... .......... .......... .......... 60% 213M 5s Step #1: 1371550K .......... .......... .......... .......... .......... 60% 163M 5s Step #1: 1371600K .......... .......... .......... .......... .......... 60% 210M 5s Step #1: 1371650K .......... .......... .......... .......... .......... 60% 204M 5s Step #1: 1371700K .......... .......... .......... .......... .......... 60% 223M 5s Step #1: 1371750K .......... .......... .......... .......... .......... 60% 166M 5s Step #1: 1371800K .......... .......... .......... .......... .......... 60% 160M 5s Step #1: 1371850K .......... .......... .......... .......... .......... 60% 199M 5s Step #1: 1371900K .......... .......... .......... .......... .......... 60% 208M 5s Step #1: 1371950K .......... .......... .......... .......... .......... 60% 164M 5s Step #1: 1372000K .......... .......... .......... .......... .......... 60% 200M 5s Step #1: 1372050K .......... .......... .......... .......... .......... 60% 185M 5s Step #1: 1372100K .......... .......... .......... .......... .......... 60% 185M 5s Step #1: 1372150K .......... .......... .......... .......... .......... 60% 169M 5s Step #1: 1372200K .......... .......... .......... .......... .......... 60% 207M 5s Step #1: 1372250K .......... .......... .......... .......... .......... 60% 206M 5s Step #1: 1372300K .......... .......... .......... .......... .......... 60% 210M 5s Step #1: 1372350K .......... .......... .......... .......... .......... 60% 164M 5s Step #1: 1372400K .......... .......... .......... .......... .......... 60% 182M 5s Step #1: 1372450K .......... .......... .......... .......... .......... 60% 210M 5s Step #1: 1372500K .......... .......... .......... .......... .......... 60% 197M 5s Step #1: 1372550K .......... .......... .......... .......... .......... 60% 171M 5s Step #1: 1372600K .......... .......... .......... .......... .......... 60% 195M 5s Step #1: 1372650K .......... .......... .......... .......... .......... 60% 193M 5s Step #1: 1372700K .......... .......... .......... .......... .......... 60% 208M 5s Step #1: 1372750K .......... .......... .......... .......... .......... 60% 160M 5s Step #1: 1372800K .......... .......... .......... .......... .......... 60% 179M 5s Step #1: 1372850K .......... .......... .......... .......... .......... 60% 175M 5s Step #1: 1372900K .......... .......... .......... .......... .......... 60% 188M 5s Step #1: 1372950K .......... .......... .......... .......... .......... 60% 182M 5s Step #1: 1373000K .......... .......... .......... .......... .......... 60% 208M 5s Step #1: 1373050K .......... .......... .......... .......... .......... 60% 195M 5s Step #1: 1373100K .......... .......... .......... .......... .......... 60% 64.7M 5s Step #1: 1373150K .......... .......... .......... .......... .......... 60% 187M 5s Step #1: 1373200K .......... .......... .......... .......... .......... 60% 181M 5s Step #1: 1373250K .......... .......... .......... .......... .......... 60% 195M 5s Step #1: 1373300K .......... .......... .......... .......... .......... 60% 204M 5s Step #1: 1373350K .......... .......... .......... .......... .......... 60% 180M 5s Step #1: 1373400K .......... .......... .......... .......... .......... 60% 203M 5s Step #1: 1373450K .......... .......... .......... .......... .......... 60% 223M 5s Step #1: 1373500K .......... .......... .......... .......... .......... 60% 192M 5s Step #1: 1373550K .......... .......... .......... .......... .......... 60% 181M 5s Step #1: 1373600K .......... .......... .......... .......... .......... 60% 188M 5s Step #1: 1373650K .......... .......... .......... .......... .......... 60% 186M 5s Step #1: 1373700K .......... .......... .......... .......... .......... 60% 195M 5s Step #1: 1373750K .......... .......... .......... .......... .......... 60% 166M 5s Step #1: 1373800K .......... .......... .......... .......... .......... 60% 193M 5s Step #1: 1373850K .......... .......... .......... .......... .......... 60% 182M 5s Step #1: 1373900K .......... .......... .......... .......... .......... 60% 184M 5s Step #1: 1373950K .......... .......... .......... .......... .......... 60% 157M 5s Step #1: 1374000K .......... .......... .......... .......... .......... 60% 197M 5s Step #1: 1374050K .......... .......... .......... .......... .......... 60% 209M 5s Step #1: 1374100K .......... .......... .......... .......... .......... 60% 201M 5s Step #1: 1374150K .......... .......... .......... .......... .......... 60% 180M 5s Step #1: 1374200K .......... .......... .......... .......... .......... 60% 207M 5s Step #1: 1374250K .......... .......... .......... .......... .......... 61% 198M 5s Step #1: 1374300K .......... .......... .......... .......... .......... 61% 183M 5s Step #1: 1374350K .......... .......... .......... .......... .......... 61% 169M 5s Step #1: 1374400K .......... .......... .......... .......... .......... 61% 192M 5s Step #1: 1374450K .......... .......... .......... .......... .......... 61% 200M 5s Step #1: 1374500K .......... .......... .......... .......... .......... 61% 179M 5s Step #1: 1374550K .......... .......... .......... .......... .......... 61% 174M 5s Step #1: 1374600K .......... .......... .......... .......... .......... 61% 203M 5s Step #1: 1374650K .......... .......... .......... .......... .......... 61% 191M 5s Step #1: 1374700K .......... .......... .......... .......... .......... 61% 184M 5s Step #1: 1374750K .......... .......... .......... .......... .......... 61% 155M 5s Step #1: 1374800K .......... .......... .......... .......... .......... 61% 207M 5s Step #1: 1374850K .......... .......... .......... .......... .......... 61% 206M 5s Step #1: 1374900K .......... .......... .......... .......... .......... 61% 213M 5s Step #1: 1374950K .......... .......... .......... .......... .......... 61% 160M 5s Step #1: 1375000K .......... .......... .......... .......... .......... 61% 204M 5s Step #1: 1375050K .......... .......... .......... .......... .......... 61% 206M 5s Step #1: 1375100K .......... .......... .......... .......... .......... 61% 201M 5s Step #1: 1375150K .......... .......... .......... .......... .......... 61% 62.7M 5s Step #1: 1375200K .......... .......... .......... .......... .......... 61% 198M 5s Step #1: 1375250K .......... .......... .......... .......... .......... 61% 205M 5s Step #1: 1375300K .......... .......... .......... .......... .......... 61% 210M 5s Step #1: 1375350K .......... .......... .......... .......... .......... 61% 171M 5s Step #1: 1375400K .......... .......... .......... .......... .......... 61% 185M 5s Step #1: 1375450K .......... .......... .......... .......... .......... 61% 200M 5s Step #1: 1375500K .......... .......... .......... .......... .......... 61% 186M 5s Step #1: 1375550K .......... .......... .......... .......... .......... 61% 163M 5s Step #1: 1375600K .......... .......... .......... .......... .......... 61% 192M 5s Step #1: 1375650K .......... .......... .......... .......... .......... 61% 180M 5s Step #1: 1375700K .......... .......... .......... .......... .......... 61% 191M 5s Step #1: 1375750K .......... .......... .......... .......... .......... 61% 173M 5s Step #1: 1375800K .......... .......... .......... .......... .......... 61% 212M 5s Step #1: 1375850K .......... .......... .......... .......... .......... 61% 201M 5s Step #1: 1375900K .......... .......... .......... .......... .......... 61% 193M 5s Step #1: 1375950K .......... .......... .......... .......... .......... 61% 173M 5s Step #1: 1376000K .......... .......... .......... .......... .......... 61% 201M 5s Step #1: 1376050K .......... .......... .......... .......... .......... 61% 202M 5s Step #1: 1376100K .......... .......... .......... .......... .......... 61% 202M 5s Step #1: 1376150K .......... .......... .......... .......... .......... 61% 191M 5s Step #1: 1376200K .......... .......... .......... .......... .......... 61% 155M 5s Step #1: 1376250K .......... .......... .......... .......... .......... 61% 199M 5s Step #1: 1376300K .......... .......... .......... .......... .......... 61% 199M 5s Step #1: 1376350K .......... .......... .......... .......... .......... 61% 168M 5s Step #1: 1376400K .......... .......... .......... .......... .......... 61% 178M 5s Step #1: 1376450K .......... .......... .......... .......... .......... 61% 204M 5s Step #1: 1376500K .......... .......... .......... .......... .......... 61% 210M 5s Step #1: 1376550K .......... .......... .......... .......... .......... 61% 185M 5s Step #1: 1376600K .......... .......... .......... .......... .......... 61% 193M 5s Step #1: 1376650K .......... .......... .......... .......... .......... 61% 200M 5s Step #1: 1376700K .......... .......... .......... .......... .......... 61% 190M 5s Step #1: 1376750K .......... .......... .......... .......... .......... 61% 172M 5s Step #1: 1376800K .......... .......... .......... .......... .......... 61% 200M 5s Step #1: 1376850K .......... .......... .......... .......... .......... 61% 193M 5s Step #1: 1376900K .......... .......... .......... .......... .......... 61% 213M 5s Step #1: 1376950K .......... .......... .......... .......... .......... 61% 168M 5s Step #1: 1377000K .......... .......... .......... .......... .......... 61% 201M 5s Step #1: 1377050K .......... .......... .......... .......... .......... 61% 194M 5s Step #1: 1377100K .......... .......... .......... .......... .......... 61% 207M 5s Step #1: 1377150K .......... .......... .......... .......... .......... 61% 177M 5s Step #1: 1377200K .......... .......... .......... .......... .......... 61% 68.1M 5s Step #1: 1377250K .......... .......... .......... .......... .......... 61% 212M 5s Step #1: 1377300K .......... .......... .......... .......... .......... 61% 184M 5s Step #1: 1377350K .......... .......... .......... .......... .......... 61% 197M 5s Step #1: 1377400K .......... .......... .......... .......... .......... 61% 197M 5s Step #1: 1377450K .......... .......... .......... .......... .......... 61% 193M 5s Step #1: 1377500K .......... .......... .......... .......... .......... 61% 196M 5s Step #1: 1377550K .......... .......... .......... .......... .......... 61% 188M 5s Step #1: 1377600K .......... .......... .......... .......... .......... 61% 212M 5s Step #1: 1377650K .......... .......... .......... .......... .......... 61% 213M 5s Step #1: 1377700K .......... .......... .......... .......... .......... 61% 175M 5s Step #1: 1377750K .......... .......... .......... .......... .......... 61% 188M 5s Step #1: 1377800K .......... .......... .......... .......... .......... 61% 207M 5s Step #1: 1377850K .......... .......... .......... .......... .......... 61% 211M 5s Step #1: 1377900K .......... .......... .......... .......... .......... 61% 209M 5s Step #1: 1377950K .......... .......... .......... .......... .......... 61% 161M 5s Step #1: 1378000K .......... .......... .......... .......... .......... 61% 213M 5s Step #1: 1378050K .......... .......... .......... .......... .......... 61% 205M 5s Step #1: 1378100K .......... .......... .......... .......... .......... 61% 202M 5s Step #1: 1378150K .......... .......... .......... .......... .......... 61% 167M 5s Step #1: 1378200K .......... .......... .......... .......... .......... 61% 189M 5s Step #1: 1378250K .......... .......... .......... .......... .......... 61% 191M 5s Step #1: 1378300K .......... .......... .......... .......... .......... 61% 183M 5s Step #1: 1378350K .......... .......... .......... .......... .......... 61% 157M 5s Step #1: 1378400K .......... .......... .......... .......... .......... 61% 209M 5s Step #1: 1378450K .......... .......... .......... .......... .......... 61% 165M 5s Step #1: 1378500K .......... .......... .......... .......... .......... 61% 194M 5s Step #1: 1378550K .......... .......... .......... .......... .......... 61% 173M 5s Step #1: 1378600K .......... .......... .......... .......... .......... 61% 217M 5s Step #1: 1378650K .......... .......... .......... .......... .......... 61% 220M 5s Step #1: 1378700K .......... .......... .......... .......... .......... 61% 200M 5s Step #1: 1378750K .......... .......... .......... .......... .......... 61% 162M 5s Step #1: 1378800K .......... .......... .......... .......... .......... 61% 186M 5s Step #1: 1378850K .......... .......... .......... .......... .......... 61% 173M 5s Step #1: 1378900K .......... .......... .......... .......... .......... 61% 201M 5s Step #1: 1378950K .......... .......... .......... .......... .......... 61% 174M 5s Step #1: 1379000K .......... .......... .......... .......... .......... 61% 168M 5s Step #1: 1379050K .......... .......... .......... .......... .......... 61% 200M 5s Step #1: 1379100K .......... .......... .......... .......... .......... 61% 207M 5s Step #1: 1379150K .......... .......... .......... .......... .......... 61% 173M 5s Step #1: 1379200K .......... .......... .......... .......... .......... 61% 203M 5s Step #1: 1379250K .......... .......... .......... .......... .......... 61% 65.8M 5s Step #1: 1379300K .......... .......... .......... .......... .......... 61% 179M 5s Step #1: 1379350K .......... .......... .......... .......... .......... 61% 195M 5s Step #1: 1379400K .......... .......... .......... .......... .......... 61% 215M 5s Step #1: 1379450K .......... .......... .......... .......... .......... 61% 210M 5s Step #1: 1379500K .......... .......... .......... .......... .......... 61% 193M 5s Step #1: 1379550K .......... .......... .......... .......... .......... 61% 173M 5s Step #1: 1379600K .......... .......... .......... .......... .......... 61% 192M 5s Step #1: 1379650K .......... .......... .......... .......... .......... 61% 207M 5s Step #1: 1379700K .......... .......... .......... .......... .......... 61% 214M 5s Step #1: 1379750K .......... .......... .......... .......... .......... 61% 184M 5s Step #1: 1379800K .......... .......... .......... .......... .......... 61% 206M 5s Step #1: 1379850K .......... .......... .......... .......... .......... 61% 208M 5s Step #1: 1379900K .......... .......... .......... .......... .......... 61% 210M 5s Step #1: 1379950K .......... .......... .......... .......... .......... 61% 165M 5s Step #1: 1380000K .......... .......... .......... .......... .......... 61% 187M 5s Step #1: 1380050K .......... .......... .......... .......... .......... 61% 208M 5s Step #1: 1380100K .......... .......... .......... .......... .......... 61% 205M 5s Step #1: 1380150K .......... .......... .......... .......... .......... 61% 192M 5s Step #1: 1380200K .......... .......... .......... .......... .......... 61% 192M 5s Step #1: 1380250K .......... .......... .......... .......... .......... 61% 194M 5s Step #1: 1380300K .......... .......... .......... .......... .......... 61% 214M 5s Step #1: 1380350K .......... .......... .......... .......... .......... 61% 182M 5s Step #1: 1380400K .......... .......... .......... .......... .......... 61% 224M 5s Step #1: 1380450K .......... .......... .......... .......... .......... 61% 185M 5s Step #1: 1380500K .......... .......... .......... .......... .......... 61% 194M 5s Step #1: 1380550K .......... .......... .......... .......... .......... 61% 187M 5s Step #1: 1380600K .......... .......... .......... .......... .......... 61% 206M 5s Step #1: 1380650K .......... .......... .......... .......... .......... 61% 200M 5s Step #1: 1380700K .......... .......... .......... .......... .......... 61% 196M 5s Step #1: 1380750K .......... .......... .......... .......... .......... 61% 161M 5s Step #1: 1380800K .......... .......... .......... .......... .......... 61% 183M 5s Step #1: 1380850K .......... .......... .......... .......... .......... 61% 197M 5s Step #1: 1380900K .......... .......... .......... .......... .......... 61% 187M 5s Step #1: 1380950K .......... .......... .......... .......... .......... 61% 176M 5s Step #1: 1381000K .......... .......... .......... .......... .......... 61% 208M 5s Step #1: 1381050K .......... .......... .......... .......... .......... 61% 196M 5s Step #1: 1381100K .......... .......... .......... .......... .......... 61% 205M 5s Step #1: 1381150K .......... .......... .......... .......... .......... 61% 172M 5s Step #1: 1381200K .......... .......... .......... .......... .......... 61% 195M 5s Step #1: 1381250K .......... .......... .......... .......... .......... 61% 204M 5s Step #1: 1381300K .......... .......... .......... .......... .......... 61% 65.6M 5s Step #1: 1381350K .......... .......... .......... .......... .......... 61% 182M 5s Step #1: 1381400K .......... .......... .......... .......... .......... 61% 209M 5s Step #1: 1381450K .......... .......... .......... .......... .......... 61% 212M 5s Step #1: 1381500K .......... .......... .......... .......... .......... 61% 205M 5s Step #1: 1381550K .......... .......... .......... .......... .......... 61% 170M 5s Step #1: 1381600K .......... .......... .......... .......... .......... 61% 220M 5s Step #1: 1381650K .......... .......... .......... .......... .......... 61% 208M 5s Step #1: 1381700K .......... .......... .......... .......... .......... 61% 200M 5s Step #1: 1381750K .......... .......... .......... .......... .......... 61% 161M 5s Step #1: 1381800K .......... .......... .......... .......... .......... 61% 185M 5s Step #1: 1381850K .......... .......... .......... .......... .......... 61% 205M 5s Step #1: 1381900K .......... .......... .......... .......... .......... 61% 215M 5s Step #1: 1381950K .......... .......... .......... .......... .......... 61% 147M 5s Step #1: 1382000K .......... .......... .......... .......... .......... 61% 190M 5s Step #1: 1382050K .......... .......... .......... .......... .......... 61% 195M 5s Step #1: 1382100K .......... .......... .......... .......... .......... 61% 185M 5s Step #1: 1382150K .......... .......... .......... .......... .......... 61% 164M 5s Step #1: 1382200K .......... .......... .......... .......... .......... 61% 195M 5s Step #1: 1382250K .......... .......... .......... .......... .......... 61% 198M 5s Step #1: 1382300K .......... .......... .......... .......... .......... 61% 186M 5s Step #1: 1382350K .......... .......... .......... .......... .......... 61% 164M 5s Step #1: 1382400K .......... .......... .......... .......... .......... 61% 200M 5s Step #1: 1382450K .......... .......... .......... .......... .......... 61% 206M 5s Step #1: 1382500K .......... .......... .......... .......... .......... 61% 206M 5s Step #1: 1382550K .......... .......... .......... .......... .......... 61% 192M 5s Step #1: 1382600K .......... .......... .......... .......... .......... 61% 194M 5s Step #1: 1382650K .......... .......... .......... .......... .......... 61% 187M 5s Step #1: 1382700K .......... .......... .......... .......... .......... 61% 206M 5s Step #1: 1382750K .......... .......... .......... .......... .......... 61% 167M 5s Step #1: 1382800K .......... .......... .......... .......... .......... 61% 172M 5s Step #1: 1382850K .......... .......... .......... .......... .......... 61% 202M 5s Step #1: 1382900K .......... .......... .......... .......... .......... 61% 205M 5s Step #1: 1382950K .......... .......... .......... .......... .......... 61% 169M 5s Step #1: 1383000K .......... .......... .......... .......... .......... 61% 188M 5s Step #1: 1383050K .......... .......... .......... .......... .......... 61% 193M 5s Step #1: 1383100K .......... .......... .......... .......... .......... 61% 189M 5s Step #1: 1383150K .......... .......... .......... .......... .......... 61% 162M 5s Step #1: 1383200K .......... .......... .......... .......... .......... 61% 204M 5s Step #1: 1383250K .......... .......... .......... .......... .......... 61% 199M 5s Step #1: 1383300K .......... .......... .......... .......... .......... 61% 198M 5s Step #1: 1383350K .......... .......... .......... .......... .......... 61% 64.2M 5s Step #1: 1383400K .......... .......... .......... .......... .......... 61% 232M 5s Step #1: 1383450K .......... .......... .......... .......... .......... 61% 211M 5s Step #1: 1383500K .......... .......... .......... .......... .......... 61% 208M 5s Step #1: 1383550K .......... .......... .......... .......... .......... 61% 185M 5s Step #1: 1383600K .......... .......... .......... .......... .......... 61% 212M 5s Step #1: 1383650K .......... .......... .......... .......... .......... 61% 186M 5s Step #1: 1383700K .......... .......... .......... .......... .......... 61% 208M 5s Step #1: 1383750K .......... .......... .......... .......... .......... 61% 196M 5s Step #1: 1383800K .......... .......... .......... .......... .......... 61% 213M 5s Step #1: 1383850K .......... .......... .......... .......... .......... 61% 181M 5s Step #1: 1383900K .......... .......... .......... .......... .......... 61% 191M 5s Step #1: 1383950K .......... .......... .......... .......... .......... 61% 165M 5s Step #1: 1384000K .......... .......... .......... .......... .......... 61% 194M 5s Step #1: 1384050K .......... .......... .......... .......... .......... 61% 191M 5s Step #1: 1384100K .......... .......... .......... .......... .......... 61% 193M 5s Step #1: 1384150K .......... .......... .......... .......... .......... 61% 180M 5s Step #1: 1384200K .......... .......... .......... .......... .......... 61% 194M 5s Step #1: 1384250K .......... .......... .......... .......... .......... 61% 207M 5s Step #1: 1384300K .......... .......... .......... .......... .......... 61% 199M 5s Step #1: 1384350K .......... .......... .......... .......... .......... 61% 168M 5s Step #1: 1384400K .......... .......... .......... .......... .......... 61% 210M 5s Step #1: 1384450K .......... .......... .......... .......... .......... 61% 190M 5s Step #1: 1384500K .......... .......... .......... .......... .......... 61% 202M 5s Step #1: 1384550K .......... .......... .......... .......... .......... 61% 186M 5s Step #1: 1384600K .......... .......... .......... .......... .......... 61% 190M 5s Step #1: 1384650K .......... .......... .......... .......... .......... 61% 201M 5s Step #1: 1384700K .......... .......... .......... .......... .......... 61% 187M 5s Step #1: 1384750K .......... .......... .......... .......... .......... 61% 160M 5s Step #1: 1384800K .......... .......... .......... .......... .......... 61% 203M 5s Step #1: 1384850K .......... .......... .......... .......... .......... 61% 191M 5s Step #1: 1384900K .......... .......... .......... .......... .......... 61% 201M 5s Step #1: 1384950K .......... .......... .......... .......... .......... 61% 166M 5s Step #1: 1385000K .......... .......... .......... .......... .......... 61% 186M 5s Step #1: 1385050K .......... .......... .......... .......... .......... 61% 202M 5s Step #1: 1385100K .......... .......... .......... .......... .......... 61% 205M 5s Step #1: 1385150K .......... .......... .......... .......... .......... 61% 164M 5s Step #1: 1385200K .......... .......... .......... .......... .......... 61% 177M 5s Step #1: 1385250K .......... .......... .......... .......... .......... 61% 184M 5s Step #1: 1385300K .......... .......... .......... .......... .......... 61% 207M 5s Step #1: 1385350K .......... .......... .......... .......... .......... 61% 190M 5s Step #1: 1385400K .......... .......... .......... .......... .......... 61% 66.4M 5s Step #1: 1385450K .......... .......... .......... .......... .......... 61% 209M 5s Step #1: 1385500K .......... .......... .......... .......... .......... 61% 223M 5s Step #1: 1385550K .......... .......... .......... .......... .......... 61% 163M 5s Step #1: 1385600K .......... .......... .......... .......... .......... 61% 222M 5s Step #1: 1385650K .......... .......... .......... .......... .......... 61% 192M 5s Step #1: 1385700K .......... .......... .......... .......... .......... 61% 205M 5s Step #1: 1385750K .......... .......... .......... .......... .......... 61% 181M 5s Step #1: 1385800K .......... .......... .......... .......... .......... 61% 218M 5s Step #1: 1385850K .......... .......... .......... .......... .......... 61% 203M 5s Step #1: 1385900K .......... .......... .......... .......... .......... 61% 191M 5s Step #1: 1385950K .......... .......... .......... .......... .......... 61% 174M 5s Step #1: 1386000K .......... .......... .......... .......... .......... 61% 199M 5s Step #1: 1386050K .......... .......... .......... .......... .......... 61% 207M 5s Step #1: 1386100K .......... .......... .......... .......... .......... 61% 221M 5s Step #1: 1386150K .......... .......... .......... .......... .......... 61% 163M 5s Step #1: 1386200K .......... .......... .......... .......... .......... 61% 208M 5s Step #1: 1386250K .......... .......... .......... .......... .......... 61% 209M 5s Step #1: 1386300K .......... .......... .......... .......... .......... 61% 205M 5s Step #1: 1386350K .......... .......... .......... .......... .......... 61% 181M 5s Step #1: 1386400K .......... .......... .......... .......... .......... 61% 199M 5s Step #1: 1386450K .......... .......... .......... .......... .......... 61% 210M 5s Step #1: 1386500K .......... .......... .......... .......... .......... 61% 190M 5s Step #1: 1386550K .......... .......... .......... .......... .......... 61% 180M 5s Step #1: 1386600K .......... .......... .......... .......... .......... 61% 186M 5s Step #1: 1386650K .......... .......... .......... .......... .......... 61% 185M 5s Step #1: 1386700K .......... .......... .......... .......... .......... 61% 203M 5s Step #1: 1386750K .......... .......... .......... .......... .......... 61% 179M 5s Step #1: 1386800K .......... .......... .......... .......... .......... 61% 202M 5s Step #1: 1386850K .......... .......... .......... .......... .......... 61% 187M 5s Step #1: 1386900K .......... .......... .......... .......... .......... 61% 187M 5s Step #1: 1386950K .......... .......... .......... .......... .......... 61% 186M 5s Step #1: 1387000K .......... .......... .......... .......... .......... 61% 204M 5s Step #1: 1387050K .......... .......... .......... .......... .......... 61% 204M 5s Step #1: 1387100K .......... .......... .......... .......... .......... 61% 208M 5s Step #1: 1387150K .......... .......... .......... .......... .......... 61% 170M 5s Step #1: 1387200K .......... .......... .......... .......... .......... 61% 191M 5s Step #1: 1387250K .......... .......... .......... .......... .......... 61% 197M 5s Step #1: 1387300K .......... .......... .......... .......... .......... 61% 204M 5s Step #1: 1387350K .......... .......... .......... .......... .......... 61% 193M 5s Step #1: 1387400K .......... .......... .......... .......... .......... 61% 215M 5s Step #1: 1387450K .......... .......... .......... .......... .......... 61% 67.3M 5s Step #1: 1387500K .......... .......... .......... .......... .......... 61% 184M 5s Step #1: 1387550K .......... .......... .......... .......... .......... 61% 172M 5s Step #1: 1387600K .......... .......... .......... .......... .......... 61% 204M 5s Step #1: 1387650K .......... .......... .......... .......... .......... 61% 204M 5s Step #1: 1387700K .......... .......... .......... .......... .......... 61% 179M 5s Step #1: 1387750K .......... .......... .......... .......... .......... 61% 181M 5s Step #1: 1387800K .......... .......... .......... .......... .......... 61% 207M 5s Step #1: 1387850K .......... .......... .......... .......... .......... 61% 202M 5s Step #1: 1387900K .......... .......... .......... .......... .......... 61% 193M 5s Step #1: 1387950K .......... .......... .......... .......... .......... 61% 175M 5s Step #1: 1388000K .......... .......... .......... .......... .......... 61% 212M 5s Step #1: 1388050K .......... .......... .......... .......... .......... 61% 200M 5s Step #1: 1388100K .......... .......... .......... .......... .......... 61% 201M 5s Step #1: 1388150K .......... .......... .......... .......... .......... 61% 185M 5s Step #1: 1388200K .......... .......... .......... .......... .......... 61% 186M 5s Step #1: 1388250K .......... .......... .......... .......... .......... 61% 213M 5s Step #1: 1388300K .......... .......... .......... .......... .......... 61% 203M 5s Step #1: 1388350K .......... .......... .......... .......... .......... 61% 175M 5s Step #1: 1388400K .......... .......... .......... .......... .......... 61% 203M 5s Step #1: 1388450K .......... .......... .......... .......... .......... 61% 195M 5s Step #1: 1388500K .......... .......... .......... .......... .......... 61% 193M 5s Step #1: 1388550K .......... .......... .......... .......... .......... 61% 175M 5s Step #1: 1388600K .......... .......... .......... .......... .......... 61% 192M 5s Step #1: 1388650K .......... .......... .......... .......... .......... 61% 211M 5s Step #1: 1388700K .......... .......... .......... .......... .......... 61% 200M 5s Step #1: 1388750K .......... .......... .......... .......... .......... 61% 165M 5s Step #1: 1388800K .......... .......... .......... .......... .......... 61% 191M 5s Step #1: 1388850K .......... .......... .......... .......... .......... 61% 210M 5s Step #1: 1388900K .......... .......... .......... .......... .......... 61% 215M 5s Step #1: 1388950K .......... .......... .......... .......... .......... 61% 200M 5s Step #1: 1389000K .......... .......... .......... .......... .......... 61% 172M 5s Step #1: 1389050K .......... .......... .......... .......... .......... 61% 198M 5s Step #1: 1389100K .......... .......... .......... .......... .......... 61% 209M 5s Step #1: 1389150K .......... .......... .......... .......... .......... 61% 156M 5s Step #1: 1389200K .......... .......... .......... .......... .......... 61% 191M 5s Step #1: 1389250K .......... .......... .......... .......... .......... 61% 209M 5s Step #1: 1389300K .......... .......... .......... .......... .......... 61% 194M 5s Step #1: 1389350K .......... .......... .......... .......... .......... 61% 178M 5s Step #1: 1389400K .......... .......... .......... .......... .......... 61% 199M 5s Step #1: 1389450K .......... .......... .......... .......... .......... 61% 207M 5s Step #1: 1389500K .......... .......... .......... .......... .......... 61% 66.3M 5s Step #1: 1389550K .......... .......... .......... .......... .......... 61% 191M 5s Step #1: 1389600K .......... .......... .......... .......... .......... 61% 187M 5s Step #1: 1389650K .......... .......... .......... .......... .......... 61% 210M 5s Step #1: 1389700K .......... .......... .......... .......... .......... 61% 194M 5s Step #1: 1389750K .......... .......... .......... .......... .......... 61% 180M 5s Step #1: 1389800K .......... .......... .......... .......... .......... 61% 193M 5s Step #1: 1389850K .......... .......... .......... .......... .......... 61% 194M 5s Step #1: 1389900K .......... .......... .......... .......... .......... 61% 190M 5s Step #1: 1389950K .......... .......... .......... .......... .......... 61% 172M 5s Step #1: 1390000K .......... .......... .......... .......... .......... 61% 196M 5s Step #1: 1390050K .......... .......... .......... .......... .......... 61% 205M 5s Step #1: 1390100K .......... .......... .......... .......... .......... 61% 205M 5s Step #1: 1390150K .......... .......... .......... .......... .......... 61% 186M 5s Step #1: 1390200K .......... .......... .......... .......... .......... 61% 185M 5s Step #1: 1390250K .......... .......... .......... .......... .......... 61% 183M 5s Step #1: 1390300K .......... .......... .......... .......... .......... 61% 202M 5s Step #1: 1390350K .......... .......... .......... .......... .......... 61% 168M 5s Step #1: 1390400K .......... .......... .......... .......... .......... 61% 192M 5s Step #1: 1390450K .......... .......... .......... .......... .......... 61% 178M 5s Step #1: 1390500K .......... .......... .......... .......... .......... 61% 186M 5s Step #1: 1390550K .......... .......... .......... .......... .......... 61% 178M 5s Step #1: 1390600K .......... .......... .......... .......... .......... 61% 208M 5s Step #1: 1390650K .......... .......... .......... .......... .......... 61% 187M 5s Step #1: 1390700K .......... .......... .......... .......... .......... 61% 196M 5s Step #1: 1390750K .......... .......... .......... .......... .......... 61% 169M 5s Step #1: 1390800K .......... .......... .......... .......... .......... 61% 202M 5s Step #1: 1390850K .......... .......... .......... .......... .......... 61% 185M 5s Step #1: 1390900K .......... .......... .......... .......... .......... 61% 203M 5s Step #1: 1390950K .......... .......... .......... .......... .......... 61% 171M 5s Step #1: 1391000K .......... .......... .......... .......... .......... 61% 189M 5s Step #1: 1391050K .......... .......... .......... .......... .......... 61% 182M 5s Step #1: 1391100K .......... .......... .......... .......... .......... 61% 217M 5s Step #1: 1391150K .......... .......... .......... .......... .......... 61% 181M 5s Step #1: 1391200K .......... .......... .......... .......... .......... 61% 194M 5s Step #1: 1391250K .......... .......... .......... .......... .......... 61% 167M 5s Step #1: 1391300K .......... .......... .......... .......... .......... 61% 198M 5s Step #1: 1391350K .......... .......... .......... .......... .......... 61% 185M 5s Step #1: 1391400K .......... .......... .......... .......... .......... 61% 210M 5s Step #1: 1391450K .......... .......... .......... .......... .......... 61% 203M 5s Step #1: 1391500K .......... .......... .......... .......... .......... 61% 240M 5s Step #1: 1391550K .......... .......... .......... .......... .......... 61% 65.5M 5s Step #1: 1391600K .......... .......... .......... .......... .......... 61% 217M 5s Step #1: 1391650K .......... .......... .......... .......... .......... 61% 212M 5s Step #1: 1391700K .......... .......... .......... .......... .......... 61% 202M 5s Step #1: 1391750K .......... .......... .......... .......... .......... 61% 189M 5s Step #1: 1391800K .......... .......... .......... .......... .......... 61% 204M 5s Step #1: 1391850K .......... .......... .......... .......... .......... 61% 225M 5s Step #1: 1391900K .......... .......... .......... .......... .......... 61% 226M 5s Step #1: 1391950K .......... .......... .......... .......... .......... 61% 167M 5s Step #1: 1392000K .......... .......... .......... .......... .......... 61% 201M 5s Step #1: 1392050K .......... .......... .......... .......... .......... 61% 188M 5s Step #1: 1392100K .......... .......... .......... .......... .......... 61% 207M 5s Step #1: 1392150K .......... .......... .......... .......... .......... 61% 170M 5s Step #1: 1392200K .......... .......... .......... .......... .......... 61% 187M 5s Step #1: 1392250K .......... .......... .......... .......... .......... 61% 203M 5s Step #1: 1392300K .......... .......... .......... .......... .......... 61% 194M 5s Step #1: 1392350K .......... .......... .......... .......... .......... 61% 162M 5s Step #1: 1392400K .......... .......... .......... .......... .......... 61% 191M 5s Step #1: 1392450K .......... .......... .......... .......... .......... 61% 202M 5s Step #1: 1392500K .......... .......... .......... .......... .......... 61% 210M 5s Step #1: 1392550K .......... .......... .......... .......... .......... 61% 165M 5s Step #1: 1392600K .......... .......... .......... .......... .......... 61% 191M 5s Step #1: 1392650K .......... .......... .......... .......... .......... 61% 207M 5s Step #1: 1392700K .......... .......... .......... .......... .......... 61% 201M 5s Step #1: 1392750K .......... .......... .......... .......... .......... 61% 170M 5s Step #1: 1392800K .......... .......... .......... .......... .......... 61% 197M 5s Step #1: 1392850K .......... .......... .......... .......... .......... 61% 204M 5s Step #1: 1392900K .......... .......... .......... .......... .......... 61% 195M 5s Step #1: 1392950K .......... .......... .......... .......... .......... 61% 176M 5s Step #1: 1393000K .......... .......... .......... .......... .......... 61% 188M 5s Step #1: 1393050K .......... .......... .......... .......... .......... 61% 184M 5s Step #1: 1393100K .......... .......... .......... .......... .......... 61% 200M 5s Step #1: 1393150K .......... .......... .......... .......... .......... 61% 163M 5s Step #1: 1393200K .......... .......... .......... .......... .......... 61% 191M 5s Step #1: 1393250K .......... .......... .......... .......... .......... 61% 192M 5s Step #1: 1393300K .......... .......... .......... .......... .......... 61% 183M 5s Step #1: 1393350K .......... .......... .......... .......... .......... 61% 184M 5s Step #1: 1393400K .......... .......... .......... .......... .......... 61% 185M 5s Step #1: 1393450K .......... .......... .......... .......... .......... 61% 207M 5s Step #1: 1393500K .......... .......... .......... .......... .......... 61% 188M 5s Step #1: 1393550K .......... .......... .......... .......... .......... 61% 159M 5s Step #1: 1393600K .......... .......... .......... .......... .......... 61% 67.6M 5s Step #1: 1393650K .......... .......... .......... .......... .......... 61% 198M 5s Step #1: 1393700K .......... .......... .......... .......... .......... 61% 214M 5s Step #1: 1393750K .......... .......... .......... .......... .......... 61% 187M 5s Step #1: 1393800K .......... .......... .......... .......... .......... 61% 199M 5s Step #1: 1393850K .......... .......... .......... .......... .......... 61% 179M 5s Step #1: 1393900K .......... .......... .......... .......... .......... 61% 205M 5s Step #1: 1393950K .......... .......... .......... .......... .......... 61% 177M 5s Step #1: 1394000K .......... .......... .......... .......... .......... 61% 196M 5s Step #1: 1394050K .......... .......... .......... .......... .......... 61% 195M 5s Step #1: 1394100K .......... .......... .......... .......... .......... 61% 182M 5s Step #1: 1394150K .......... .......... .......... .......... .......... 61% 180M 5s Step #1: 1394200K .......... .......... .......... .......... .......... 61% 191M 5s Step #1: 1394250K .......... .......... .......... .......... .......... 61% 185M 5s Step #1: 1394300K .......... .......... .......... .......... .......... 61% 196M 5s Step #1: 1394350K .......... .......... .......... .......... .......... 61% 163M 5s Step #1: 1394400K .......... .......... .......... .......... .......... 61% 207M 5s Step #1: 1394450K .......... .......... .......... .......... .......... 61% 208M 5s Step #1: 1394500K .......... .......... .......... .......... .......... 61% 204M 5s Step #1: 1394550K .......... .......... .......... .......... .......... 61% 181M 5s Step #1: 1394600K .......... .......... .......... .......... .......... 61% 191M 5s Step #1: 1394650K .......... .......... .......... .......... .......... 61% 164M 5s Step #1: 1394700K .......... .......... .......... .......... .......... 61% 113M 5s Step #1: 1394750K .......... .......... .......... .......... .......... 61% 155M 5s Step #1: 1394800K .......... .......... .......... .......... .......... 61% 192M 5s Step #1: 1394850K .......... .......... .......... .......... .......... 61% 189M 5s Step #1: 1394900K .......... .......... .......... .......... .......... 61% 193M 5s Step #1: 1394950K .......... .......... .......... .......... .......... 61% 181M 5s Step #1: 1395000K .......... .......... .......... .......... .......... 61% 208M 5s Step #1: 1395050K .......... .......... .......... .......... .......... 61% 203M 5s Step #1: 1395100K .......... .......... .......... .......... .......... 61% 182M 5s Step #1: 1395150K .......... .......... .......... .......... .......... 61% 171M 5s Step #1: 1395200K .......... .......... .......... .......... .......... 61% 179M 5s Step #1: 1395250K .......... .......... .......... .......... .......... 61% 198M 5s Step #1: 1395300K .......... .......... .......... .......... .......... 61% 196M 5s Step #1: 1395350K .......... .......... .......... .......... .......... 61% 180M 5s Step #1: 1395400K .......... .......... .......... .......... .......... 61% 177M 5s Step #1: 1395450K .......... .......... .......... .......... .......... 61% 222M 5s Step #1: 1395500K .......... .......... .......... .......... .......... 61% 221M 5s Step #1: 1395550K .......... .......... .......... .......... .......... 61% 173M 5s Step #1: 1395600K .......... .......... .......... .......... .......... 61% 217M 5s Step #1: 1395650K .......... .......... .......... .......... .......... 61% 67.9M 5s Step #1: 1395700K .......... .......... .......... .......... .......... 61% 189M 5s Step #1: 1395750K .......... .......... .......... .......... .......... 61% 176M 5s Step #1: 1395800K .......... .......... .......... .......... .......... 61% 214M 5s Step #1: 1395850K .......... .......... .......... .......... .......... 61% 229M 5s Step #1: 1395900K .......... .......... .......... .......... .......... 61% 179M 5s Step #1: 1395950K .......... .......... .......... .......... .......... 61% 164M 5s Step #1: 1396000K .......... .......... .......... .......... .......... 61% 195M 5s Step #1: 1396050K .......... .......... .......... .......... .......... 61% 224M 5s Step #1: 1396100K .......... .......... .......... .......... .......... 61% 193M 5s Step #1: 1396150K .......... .......... .......... .......... .......... 61% 170M 5s Step #1: 1396200K .......... .......... .......... .......... .......... 61% 203M 5s Step #1: 1396250K .......... .......... .......... .......... .......... 61% 210M 5s Step #1: 1396300K .......... .......... .......... .......... .......... 61% 217M 5s Step #1: 1396350K .......... .......... .......... .......... .......... 61% 178M 5s Step #1: 1396400K .......... .......... .......... .......... .......... 61% 185M 5s Step #1: 1396450K .......... .......... .......... .......... .......... 61% 199M 5s Step #1: 1396500K .......... .......... .......... .......... .......... 61% 206M 5s Step #1: 1396550K .......... .......... .......... .......... .......... 61% 185M 5s Step #1: 1396600K .......... .......... .......... .......... .......... 61% 211M 5s Step #1: 1396650K .......... .......... .......... .......... .......... 61% 195M 5s Step #1: 1396700K .......... .......... .......... .......... .......... 61% 214M 5s Step #1: 1396750K .......... .......... .......... .......... .......... 61% 165M 5s Step #1: 1396800K .......... .......... .......... .......... .......... 62% 197M 5s Step #1: 1396850K .......... .......... .......... .......... .......... 62% 210M 5s Step #1: 1396900K .......... .......... .......... .......... .......... 62% 193M 5s Step #1: 1396950K .......... .......... .......... .......... .......... 62% 155M 5s Step #1: 1397000K .......... .......... .......... .......... .......... 62% 198M 5s Step #1: 1397050K .......... .......... .......... .......... .......... 62% 200M 5s Step #1: 1397100K .......... .......... .......... .......... .......... 62% 207M 5s Step #1: 1397150K .......... .......... .......... .......... .......... 62% 157M 5s Step #1: 1397200K .......... .......... .......... .......... .......... 62% 192M 5s Step #1: 1397250K .......... .......... .......... .......... .......... 62% 192M 5s Step #1: 1397300K .......... .......... .......... .......... .......... 62% 203M 5s Step #1: 1397350K .......... .......... .......... .......... .......... 62% 204M 5s Step #1: 1397400K .......... .......... .......... .......... .......... 62% 231M 5s Step #1: 1397450K .......... .......... .......... .......... .......... 62% 252M 5s Step #1: 1397500K .......... .......... .......... .......... .......... 62% 248M 5s Step #1: 1397550K .......... .......... .......... .......... .......... 62% 177M 5s Step #1: 1397600K .......... .......... .......... .......... .......... 62% 234M 5s Step #1: 1397650K .......... .......... .......... .......... .......... 62% 232M 5s Step #1: 1397700K .......... .......... .......... .......... .......... 62% 73.4M 5s Step #1: 1397750K .......... .......... .......... .......... .......... 62% 216M 5s Step #1: 1397800K .......... .......... .......... .......... .......... 62% 241M 5s Step #1: 1397850K .......... .......... .......... .......... .......... 62% 232M 5s Step #1: 1397900K .......... .......... .......... .......... .......... 62% 233M 5s Step #1: 1397950K .......... .......... .......... .......... .......... 62% 107M 5s Step #1: 1398000K .......... .......... .......... .......... .......... 62% 206M 5s Step #1: 1398050K .......... .......... .......... .......... .......... 62% 194M 5s Step #1: 1398100K .......... .......... .......... .......... .......... 62% 193M 5s Step #1: 1398150K .......... .......... .......... .......... .......... 62% 181M 5s Step #1: 1398200K .......... .......... .......... .......... .......... 62% 184M 5s Step #1: 1398250K .......... .......... .......... .......... .......... 62% 217M 5s Step #1: 1398300K .......... .......... .......... .......... .......... 62% 202M 5s Step #1: 1398350K .......... .......... .......... .......... .......... 62% 177M 5s Step #1: 1398400K .......... .......... .......... .......... .......... 62% 216M 5s Step #1: 1398450K .......... .......... .......... .......... .......... 62% 181M 5s Step #1: 1398500K .......... .......... .......... .......... .......... 62% 195M 5s Step #1: 1398550K .......... .......... .......... .......... .......... 62% 185M 5s Step #1: 1398600K .......... .......... .......... .......... .......... 62% 215M 5s Step #1: 1398650K .......... .......... .......... .......... .......... 62% 185M 5s Step #1: 1398700K .......... .......... .......... .......... .......... 62% 196M 5s Step #1: 1398750K .......... .......... .......... .......... .......... 62% 61.6M 5s Step #1: 1398800K .......... .......... .......... .......... .......... 62% 195M 5s Step #1: 1398850K .......... .......... .......... .......... .......... 62% 204M 5s Step #1: 1398900K .......... .......... .......... .......... .......... 62% 207M 5s Step #1: 1398950K .......... .......... .......... .......... .......... 62% 180M 5s Step #1: 1399000K .......... .......... .......... .......... .......... 62% 197M 5s Step #1: 1399050K .......... .......... .......... .......... .......... 62% 197M 5s Step #1: 1399100K .......... .......... .......... .......... .......... 62% 197M 5s Step #1: 1399150K .......... .......... .......... .......... .......... 62% 174M 5s Step #1: 1399200K .......... .......... .......... .......... .......... 62% 182M 5s Step #1: 1399250K .......... .......... .......... .......... .......... 62% 209M 5s Step #1: 1399300K .......... .......... .......... .......... .......... 62% 223M 5s Step #1: 1399350K .......... .......... .......... .......... .......... 62% 180M 5s Step #1: 1399400K .......... .......... .......... .......... .......... 62% 192M 5s Step #1: 1399450K .......... .......... .......... .......... .......... 62% 179M 5s Step #1: 1399500K .......... .......... .......... .......... .......... 62% 207M 5s Step #1: 1399550K .......... .......... .......... .......... .......... 62% 172M 5s Step #1: 1399600K .......... .......... .......... .......... .......... 62% 210M 5s Step #1: 1399650K .......... .......... .......... .......... .......... 62% 204M 5s Step #1: 1399700K .......... .......... .......... .......... .......... 62% 188M 5s Step #1: 1399750K .......... .......... .......... .......... .......... 62% 66.0M 5s Step #1: 1399800K .......... .......... .......... .......... .......... 62% 225M 5s Step #1: 1399850K .......... .......... .......... .......... .......... 62% 209M 5s Step #1: 1399900K .......... .......... .......... .......... .......... 62% 216M 5s Step #1: 1399950K .......... .......... .......... .......... .......... 62% 178M 5s Step #1: 1400000K .......... .......... .......... .......... .......... 62% 198M 5s Step #1: 1400050K .......... .......... .......... .......... .......... 62% 205M 5s Step #1: 1400100K .......... .......... .......... .......... .......... 62% 203M 5s Step #1: 1400150K .......... .......... .......... .......... .......... 62% 174M 5s Step #1: 1400200K .......... .......... .......... .......... .......... 62% 187M 5s Step #1: 1400250K .......... .......... .......... .......... .......... 62% 178M 5s Step #1: 1400300K .......... .......... .......... .......... .......... 62% 190M 5s Step #1: 1400350K .......... .......... .......... .......... .......... 62% 174M 5s Step #1: 1400400K .......... .......... .......... .......... .......... 62% 219M 5s Step #1: 1400450K .......... .......... .......... .......... .......... 62% 215M 5s Step #1: 1400500K .......... .......... .......... .......... .......... 62% 179M 5s Step #1: 1400550K .......... .......... .......... .......... .......... 62% 185M 5s Step #1: 1400600K .......... .......... .......... .......... .......... 62% 210M 5s Step #1: 1400650K .......... .......... .......... .......... .......... 62% 203M 5s Step #1: 1400700K .......... .......... .......... .......... .......... 62% 203M 5s Step #1: 1400750K .......... .......... .......... .......... .......... 62% 163M 5s Step #1: 1400800K .......... .......... .......... .......... .......... 62% 206M 5s Step #1: 1400850K .......... .......... .......... .......... .......... 62% 206M 5s Step #1: 1400900K .......... .......... .......... .......... .......... 62% 189M 5s Step #1: 1400950K .......... .......... .......... .......... .......... 62% 181M 5s Step #1: 1401000K .......... .......... .......... .......... .......... 62% 181M 5s Step #1: 1401050K .......... .......... .......... .......... .......... 62% 208M 5s Step #1: 1401100K .......... .......... .......... .......... .......... 62% 174M 5s Step #1: 1401150K .......... .......... .......... .......... .......... 62% 161M 5s Step #1: 1401200K .......... .......... .......... .......... .......... 62% 205M 5s Step #1: 1401250K .......... .......... .......... .......... .......... 62% 192M 5s Step #1: 1401300K .......... .......... .......... .......... .......... 62% 193M 5s Step #1: 1401350K .......... .......... .......... .......... .......... 62% 166M 5s Step #1: 1401400K .......... .......... .......... .......... .......... 62% 196M 5s Step #1: 1401450K .......... .......... .......... .......... .......... 62% 207M 5s Step #1: 1401500K .......... .......... .......... .......... .......... 62% 190M 5s Step #1: 1401550K .......... .......... .......... .......... .......... 62% 176M 5s Step #1: 1401600K .......... .......... .......... .......... .......... 62% 195M 5s Step #1: 1401650K .......... .......... .......... .......... .......... 62% 199M 5s Step #1: 1401700K .......... .......... .......... .......... .......... 62% 183M 5s Step #1: 1401750K .......... .......... .......... .......... .......... 62% 182M 5s Step #1: 1401800K .......... .......... .......... .......... .......... 62% 67.2M 5s Step #1: 1401850K .......... .......... .......... .......... .......... 62% 185M 5s Step #1: 1401900K .......... .......... .......... .......... .......... 62% 205M 5s Step #1: 1401950K .......... .......... .......... .......... .......... 62% 177M 5s Step #1: 1402000K .......... .......... .......... .......... .......... 62% 201M 5s Step #1: 1402050K .......... .......... .......... .......... .......... 62% 232M 5s Step #1: 1402100K .......... .......... .......... .......... .......... 62% 184M 5s Step #1: 1402150K .......... .......... .......... .......... .......... 62% 164M 5s Step #1: 1402200K .......... .......... .......... .......... .......... 62% 208M 5s Step #1: 1402250K .......... .......... .......... .......... .......... 62% 198M 5s Step #1: 1402300K .......... .......... .......... .......... .......... 62% 196M 5s Step #1: 1402350K .......... .......... .......... .......... .......... 62% 149M 5s Step #1: 1402400K .......... .......... .......... .......... .......... 62% 208M 5s Step #1: 1402450K .......... .......... .......... .......... .......... 62% 203M 5s Step #1: 1402500K .......... .......... .......... .......... .......... 62% 213M 5s Step #1: 1402550K .......... .......... .......... .......... .......... 62% 166M 5s Step #1: 1402600K .......... .......... .......... .......... .......... 62% 187M 5s Step #1: 1402650K .......... .......... .......... .......... .......... 62% 204M 5s Step #1: 1402700K .......... .......... .......... .......... .......... 62% 208M 5s Step #1: 1402750K .......... .......... .......... .......... .......... 62% 156M 5s Step #1: 1402800K .......... .......... .......... .......... .......... 62% 179M 5s Step #1: 1402850K .......... .......... .......... .......... .......... 62% 191M 5s Step #1: 1402900K .......... .......... .......... .......... .......... 62% 183M 5s Step #1: 1402950K .......... .......... .......... .......... .......... 62% 172M 5s Step #1: 1403000K .......... .......... .......... .......... .......... 62% 180M 5s Step #1: 1403050K .......... .......... .......... .......... .......... 62% 194M 5s Step #1: 1403100K .......... .......... .......... .......... .......... 62% 194M 5s Step #1: 1403150K .......... .......... .......... .......... .......... 62% 170M 5s Step #1: 1403200K .......... .......... .......... .......... .......... 62% 197M 5s Step #1: 1403250K .......... .......... .......... .......... .......... 62% 184M 5s Step #1: 1403300K .......... .......... .......... .......... .......... 62% 194M 5s Step #1: 1403350K .......... .......... .......... .......... .......... 62% 180M 5s Step #1: 1403400K .......... .......... .......... .......... .......... 62% 203M 5s Step #1: 1403450K .......... .......... .......... .......... .......... 62% 206M 5s Step #1: 1403500K .......... .......... .......... .......... .......... 62% 199M 5s Step #1: 1403550K .......... .......... .......... .......... .......... 62% 159M 5s Step #1: 1403600K .......... .......... .......... .......... .......... 62% 198M 5s Step #1: 1403650K .......... .......... .......... .......... .......... 62% 200M 5s Step #1: 1403700K .......... .......... .......... .......... .......... 62% 203M 5s Step #1: 1403750K .......... .......... .......... .......... .......... 62% 181M 5s Step #1: 1403800K .......... .......... .......... .......... .......... 62% 64.8M 5s Step #1: 1403850K .......... .......... .......... .......... .......... 62% 220M 5s Step #1: 1403900K .......... .......... .......... .......... .......... 62% 213M 5s Step #1: 1403950K .......... .......... .......... .......... .......... 62% 163M 5s Step #1: 1404000K .......... .......... .......... .......... .......... 62% 188M 5s Step #1: 1404050K .......... .......... .......... .......... .......... 62% 187M 5s Step #1: 1404100K .......... .......... .......... .......... .......... 62% 210M 5s Step #1: 1404150K .......... .......... .......... .......... .......... 62% 189M 5s Step #1: 1404200K .......... .......... .......... .......... .......... 62% 198M 5s Step #1: 1404250K .......... .......... .......... .......... .......... 62% 212M 5s Step #1: 1404300K .......... .......... .......... .......... .......... 62% 203M 5s Step #1: 1404350K .......... .......... .......... .......... .......... 62% 162M 5s Step #1: 1404400K .......... .......... .......... .......... .......... 62% 202M 5s Step #1: 1404450K .......... .......... .......... .......... .......... 62% 215M 5s Step #1: 1404500K .......... .......... .......... .......... .......... 62% 205M 5s Step #1: 1404550K .......... .......... .......... .......... .......... 62% 188M 5s Step #1: 1404600K .......... .......... .......... .......... .......... 62% 183M 5s Step #1: 1404650K .......... .......... .......... .......... .......... 62% 209M 5s Step #1: 1404700K .......... .......... .......... .......... .......... 62% 205M 5s Step #1: 1404750K .......... .......... .......... .......... .......... 62% 160M 5s Step #1: 1404800K .......... .......... .......... .......... .......... 62% 196M 5s Step #1: 1404850K .......... .......... .......... .......... .......... 62% 172M 5s Step #1: 1404900K .......... .......... .......... .......... .......... 62% 191M 5s Step #1: 1404950K .......... .......... .......... .......... .......... 62% 174M 5s Step #1: 1405000K .......... .......... .......... .......... .......... 62% 204M 5s Step #1: 1405050K .......... .......... .......... .......... .......... 62% 189M 5s Step #1: 1405100K .......... .......... .......... .......... .......... 62% 186M 5s Step #1: 1405150K .......... .......... .......... .......... .......... 62% 163M 5s Step #1: 1405200K .......... .......... .......... .......... .......... 62% 206M 5s Step #1: 1405250K .......... .......... .......... .......... .......... 62% 203M 5s Step #1: 1405300K .......... .......... .......... .......... .......... 62% 206M 5s Step #1: 1405350K .......... .......... .......... .......... .......... 62% 151M 5s Step #1: 1405400K .......... .......... .......... .......... .......... 62% 206M 5s Step #1: 1405450K .......... .......... .......... .......... .......... 62% 194M 5s Step #1: 1405500K .......... .......... .......... .......... .......... 62% 198M 5s Step #1: 1405550K .......... .......... .......... .......... .......... 62% 174M 5s Step #1: 1405600K .......... .......... .......... .......... .......... 62% 195M 5s Step #1: 1405650K .......... .......... .......... .......... .......... 62% 204M 5s Step #1: 1405700K .......... .......... .......... .......... .......... 62% 187M 5s Step #1: 1405750K .......... .......... .......... .......... .......... 62% 116M 5s Step #1: 1405800K .......... .......... .......... .......... .......... 62% 165M 5s Step #1: 1405850K .......... .......... .......... .......... .......... 62% 66.3M 5s Step #1: 1405900K .......... .......... .......... .......... .......... 62% 214M 5s Step #1: 1405950K .......... .......... .......... .......... .......... 62% 176M 5s Step #1: 1406000K .......... .......... .......... .......... .......... 62% 182M 5s Step #1: 1406050K .......... .......... .......... .......... .......... 62% 174M 5s Step #1: 1406100K .......... .......... .......... .......... .......... 62% 183M 5s Step #1: 1406150K .......... .......... .......... .......... .......... 62% 188M 5s Step #1: 1406200K .......... .......... .......... .......... .......... 62% 208M 5s Step #1: 1406250K .......... .......... .......... .......... .......... 62% 227M 5s Step #1: 1406300K .......... .......... .......... .......... .......... 62% 212M 5s Step #1: 1406350K .......... .......... .......... .......... .......... 62% 165M 5s Step #1: 1406400K .......... .......... .......... .......... .......... 62% 190M 5s Step #1: 1406450K .......... .......... .......... .......... .......... 62% 200M 5s Step #1: 1406500K .......... .......... .......... .......... .......... 62% 212M 5s Step #1: 1406550K .......... .......... .......... .......... .......... 62% 180M 5s Step #1: 1406600K .......... .......... .......... .......... .......... 62% 185M 5s Step #1: 1406650K .......... .......... .......... .......... .......... 62% 178M 5s Step #1: 1406700K .......... .......... .......... .......... .......... 62% 191M 5s Step #1: 1406750K .......... .......... .......... .......... .......... 62% 127M 5s Step #1: 1406800K .......... .......... .......... .......... .......... 62% 218M 5s Step #1: 1406850K .......... .......... .......... .......... .......... 62% 220M 5s Step #1: 1406900K .......... .......... .......... .......... .......... 62% 192M 5s Step #1: 1406950K .......... .......... .......... .......... .......... 62% 170M 5s Step #1: 1407000K .......... .......... .......... .......... .......... 62% 195M 5s Step #1: 1407050K .......... .......... .......... .......... .......... 62% 198M 5s Step #1: 1407100K .......... .......... .......... .......... .......... 62% 207M 5s Step #1: 1407150K .......... .......... .......... .......... .......... 62% 153M 5s Step #1: 1407200K .......... .......... .......... .......... .......... 62% 189M 5s Step #1: 1407250K .......... .......... .......... .......... .......... 62% 188M 5s Step #1: 1407300K .......... .......... .......... .......... .......... 62% 185M 5s Step #1: 1407350K .......... .......... .......... .......... .......... 62% 194M 5s Step #1: 1407400K .......... .......... .......... .......... .......... 62% 184M 5s Step #1: 1407450K .......... .......... .......... .......... .......... 62% 189M 5s Step #1: 1407500K .......... .......... .......... .......... .......... 62% 202M 5s Step #1: 1407550K .......... .......... .......... .......... .......... 62% 153M 5s Step #1: 1407600K .......... .......... .......... .......... .......... 62% 197M 5s Step #1: 1407650K .......... .......... .......... .......... .......... 62% 206M 5s Step #1: 1407700K .......... .......... .......... .......... .......... 62% 199M 5s Step #1: 1407750K .......... .......... .......... .......... .......... 62% 196M 5s Step #1: 1407800K .......... .......... .......... .......... .......... 62% 194M 5s Step #1: 1407850K .......... .......... .......... .......... .......... 62% 199M 5s Step #1: 1407900K .......... .......... .......... .......... .......... 62% 69.4M 5s Step #1: 1407950K .......... .......... .......... .......... .......... 62% 185M 5s Step #1: 1408000K .......... .......... .......... .......... .......... 62% 187M 5s Step #1: 1408050K .......... .......... .......... .......... .......... 62% 198M 5s Step #1: 1408100K .......... .......... .......... .......... .......... 62% 213M 5s Step #1: 1408150K .......... .......... .......... .......... .......... 62% 206M 5s Step #1: 1408200K .......... .......... .......... .......... .......... 62% 198M 5s Step #1: 1408250K .......... .......... .......... .......... .......... 62% 186M 5s Step #1: 1408300K .......... .......... .......... .......... .......... 62% 196M 5s Step #1: 1408350K .......... .......... .......... .......... .......... 62% 174M 5s Step #1: 1408400K .......... .......... .......... .......... .......... 62% 180M 5s Step #1: 1408450K .......... .......... .......... .......... .......... 62% 193M 5s Step #1: 1408500K .......... .......... .......... .......... .......... 62% 194M 5s Step #1: 1408550K .......... .......... .......... .......... .......... 62% 172M 5s Step #1: 1408600K .......... .......... .......... .......... .......... 62% 207M 5s Step #1: 1408650K .......... .......... .......... .......... .......... 62% 196M 5s Step #1: 1408700K .......... .......... .......... .......... .......... 62% 187M 5s Step #1: 1408750K .......... .......... .......... .......... .......... 62% 170M 5s Step #1: 1408800K .......... .......... .......... .......... .......... 62% 208M 5s Step #1: 1408850K .......... .......... .......... .......... .......... 62% 204M 5s Step #1: 1408900K .......... .......... .......... .......... .......... 62% 205M 5s Step #1: 1408950K .......... .......... .......... .......... .......... 62% 172M 5s Step #1: 1409000K .......... .......... .......... .......... .......... 62% 203M 5s Step #1: 1409050K .......... .......... .......... .......... .......... 62% 204M 5s Step #1: 1409100K .......... .......... .......... .......... .......... 62% 194M 5s Step #1: 1409150K .......... .......... .......... .......... .......... 62% 164M 5s Step #1: 1409200K .......... .......... .......... .......... .......... 62% 182M 5s Step #1: 1409250K .......... .......... .......... .......... .......... 62% 205M 5s Step #1: 1409300K .......... .......... .......... .......... .......... 62% 206M 5s Step #1: 1409350K .......... .......... .......... .......... .......... 62% 184M 5s Step #1: 1409400K .......... .......... .......... .......... .......... 62% 181M 5s Step #1: 1409450K .......... .......... .......... .......... .......... 62% 190M 5s Step #1: 1409500K .......... .......... .......... .......... .......... 62% 182M 5s Step #1: 1409550K .......... .......... .......... .......... .......... 62% 122M 5s Step #1: 1409600K .......... .......... .......... .......... .......... 62% 178M 5s Step #1: 1409650K .......... .......... .......... .......... .......... 62% 194M 5s Step #1: 1409700K .......... .......... .......... .......... .......... 62% 192M 5s Step #1: 1409750K .......... .......... .......... .......... .......... 62% 126M 5s Step #1: 1409800K .......... .......... .......... .......... .......... 62% 193M 5s Step #1: 1409850K .......... .......... .......... .......... .......... 62% 196M 5s Step #1: 1409900K .......... .......... .......... .......... .......... 62% 173M 5s Step #1: 1409950K .......... .......... .......... .......... .......... 62% 61.2M 5s Step #1: 1410000K .......... .......... .......... .......... .......... 62% 189M 5s Step #1: 1410050K .......... .......... .......... .......... .......... 62% 184M 5s Step #1: 1410100K .......... .......... .......... .......... .......... 62% 216M 5s Step #1: 1410150K .......... .......... .......... .......... .......... 62% 184M 5s Step #1: 1410200K .......... .......... .......... .......... .......... 62% 120M 5s Step #1: 1410250K .......... .......... .......... .......... .......... 62% 195M 5s Step #1: 1410300K .......... .......... .......... .......... .......... 62% 161M 5s Step #1: 1410350K .......... .......... .......... .......... .......... 62% 152M 5s Step #1: 1410400K .......... .......... .......... .......... .......... 62% 181M 5s Step #1: 1410450K .......... .......... .......... .......... .......... 62% 175M 5s Step #1: 1410500K .......... .......... .......... .......... .......... 62% 217M 5s Step #1: 1410550K .......... .......... .......... .......... .......... 62% 173M 5s Step #1: 1410600K .......... .......... .......... .......... .......... 62% 201M 5s Step #1: 1410650K .......... .......... .......... .......... .......... 62% 185M 5s Step #1: 1410700K .......... .......... .......... .......... .......... 62% 190M 5s Step #1: 1410750K .......... .......... .......... .......... .......... 62% 164M 5s Step #1: 1410800K .......... .......... .......... .......... .......... 62% 207M 5s Step #1: 1410850K .......... .......... .......... .......... .......... 62% 202M 5s Step #1: 1410900K .......... .......... .......... .......... .......... 62% 171M 5s Step #1: 1410950K .......... .......... .......... .......... .......... 62% 165M 5s Step #1: 1411000K .......... .......... .......... .......... .......... 62% 191M 5s Step #1: 1411050K .......... .......... .......... .......... .......... 62% 193M 5s Step #1: 1411100K .......... .......... .......... .......... .......... 62% 195M 5s Step #1: 1411150K .......... .......... .......... .......... .......... 62% 160M 5s Step #1: 1411200K .......... .......... .......... .......... .......... 62% 195M 5s Step #1: 1411250K .......... .......... .......... .......... .......... 62% 190M 5s Step #1: 1411300K .......... .......... .......... .......... .......... 62% 198M 5s Step #1: 1411350K .......... .......... .......... .......... .......... 62% 198M 5s Step #1: 1411400K .......... .......... .......... .......... .......... 62% 253M 5s Step #1: 1411450K .......... .......... .......... .......... .......... 62% 243M 5s Step #1: 1411500K .......... .......... .......... .......... .......... 62% 224M 5s Step #1: 1411550K .......... .......... .......... .......... .......... 62% 201M 5s Step #1: 1411600K .......... .......... .......... .......... .......... 62% 210M 5s Step #1: 1411650K .......... .......... .......... .......... .......... 62% 240M 5s Step #1: 1411700K .......... .......... .......... .......... .......... 62% 216M 5s Step #1: 1411750K .......... .......... .......... .......... .......... 62% 197M 5s Step #1: 1411800K .......... .......... .......... .......... .......... 62% 251M 5s Step #1: 1411850K .......... .......... .......... .......... .......... 62% 247M 5s Step #1: 1411900K .......... .......... .......... .......... .......... 62% 249M 5s Step #1: 1411950K .......... .......... .......... .......... .......... 62% 205M 5s Step #1: 1412000K .......... .......... .......... .......... .......... 62% 62.5M 5s Step #1: 1412050K .......... .......... .......... .......... .......... 62% 236M 5s Step #1: 1412100K .......... .......... .......... .......... .......... 62% 248M 5s Step #1: 1412150K .......... .......... .......... .......... .......... 62% 228M 5s Step #1: 1412200K .......... .......... .......... .......... .......... 62% 249M 5s Step #1: 1412250K .......... .......... .......... .......... .......... 62% 220M 5s Step #1: 1412300K .......... .......... .......... .......... .......... 62% 239M 5s Step #1: 1412350K .......... .......... .......... .......... .......... 62% 203M 5s Step #1: 1412400K .......... .......... .......... .......... .......... 62% 236M 5s Step #1: 1412450K .......... .......... .......... .......... .......... 62% 235M 5s Step #1: 1412500K .......... .......... .......... .......... .......... 62% 219M 5s Step #1: 1412550K .......... .......... .......... .......... .......... 62% 208M 5s Step #1: 1412600K .......... .......... .......... .......... .......... 62% 251M 5s Step #1: 1412650K .......... .......... .......... .......... .......... 62% 240M 5s Step #1: 1412700K .......... .......... .......... .......... .......... 62% 222M 5s Step #1: 1412750K .......... .......... .......... .......... .......... 62% 191M 5s Step #1: 1412800K .......... .......... .......... .......... .......... 62% 170M 5s Step #1: 1412850K .......... .......... .......... .......... .......... 62% 202M 5s Step #1: 1412900K .......... .......... .......... .......... .......... 62% 208M 5s Step #1: 1412950K .......... .......... .......... .......... .......... 62% 178M 5s Step #1: 1413000K .......... .......... .......... .......... .......... 62% 194M 5s Step #1: 1413050K .......... .......... .......... .......... .......... 62% 177M 5s Step #1: 1413100K .......... .......... .......... .......... .......... 62% 205M 5s Step #1: 1413150K .......... .......... .......... .......... .......... 62% 166M 5s Step #1: 1413200K .......... .......... .......... .......... .......... 62% 204M 5s Step #1: 1413250K .......... .......... .......... .......... .......... 62% 205M 5s Step #1: 1413300K .......... .......... .......... .......... .......... 62% 196M 5s Step #1: 1413350K .......... .......... .......... .......... .......... 62% 167M 5s Step #1: 1413400K .......... .......... .......... .......... .......... 62% 207M 5s Step #1: 1413450K .......... .......... .......... .......... .......... 62% 197M 5s Step #1: 1413500K .......... .......... .......... .......... .......... 62% 185M 5s Step #1: 1413550K .......... .......... .......... .......... .......... 62% 154M 5s Step #1: 1413600K .......... .......... .......... .......... .......... 62% 200M 5s Step #1: 1413650K .......... .......... .......... .......... .......... 62% 193M 5s Step #1: 1413700K .......... .......... .......... .......... .......... 62% 181M 5s Step #1: 1413750K .......... .......... .......... .......... .......... 62% 163M 5s Step #1: 1413800K .......... .......... .......... .......... .......... 62% 194M 5s Step #1: 1413850K .......... .......... .......... .......... .......... 62% 205M 5s Step #1: 1413900K .......... .......... .......... .......... .......... 62% 200M 5s Step #1: 1413950K .......... .......... .......... .......... .......... 62% 175M 5s Step #1: 1414000K .......... .......... .......... .......... .......... 62% 199M 5s Step #1: 1414050K .......... .......... .......... .......... .......... 62% 68.9M 5s Step #1: 1414100K .......... .......... .......... .......... .......... 62% 216M 5s Step #1: 1414150K .......... .......... .......... .......... .......... 62% 180M 5s Step #1: 1414200K .......... .......... .......... .......... .......... 62% 211M 5s Step #1: 1414250K .......... .......... .......... .......... .......... 62% 175M 5s Step #1: 1414300K .......... .......... .......... .......... .......... 62% 197M 5s Step #1: 1414350K .......... .......... .......... .......... .......... 62% 173M 5s Step #1: 1414400K .......... .......... .......... .......... .......... 62% 180M 5s Step #1: 1414450K .......... .......... .......... .......... .......... 62% 210M 5s Step #1: 1414500K .......... .......... .......... .......... .......... 62% 210M 5s Step #1: 1414550K .......... .......... .......... .......... .......... 62% 189M 5s Step #1: 1414600K .......... .......... .......... .......... .......... 62% 128M 5s Step #1: 1414650K .......... .......... .......... .......... .......... 62% 155M 5s Step #1: 1414700K .......... .......... .......... .......... .......... 62% 192M 5s Step #1: 1414750K .......... .......... .......... .......... .......... 62% 164M 5s Step #1: 1414800K .......... .......... .......... .......... .......... 62% 186M 5s Step #1: 1414850K .......... .......... .......... .......... .......... 62% 194M 5s Step #1: 1414900K .......... .......... .......... .......... .......... 62% 195M 5s Step #1: 1414950K .......... .......... .......... .......... .......... 62% 187M 5s Step #1: 1415000K .......... .......... .......... .......... .......... 62% 163M 5s Step #1: 1415050K .......... .......... .......... .......... .......... 62% 189M 5s Step #1: 1415100K .......... .......... .......... .......... .......... 62% 188M 5s Step #1: 1415150K .......... .......... .......... .......... .......... 62% 165M 5s Step #1: 1415200K .......... .......... .......... .......... .......... 62% 193M 5s Step #1: 1415250K .......... .......... .......... .......... .......... 62% 205M 5s Step #1: 1415300K .......... .......... .......... .......... .......... 62% 212M 5s Step #1: 1415350K .......... .......... .......... .......... .......... 62% 166M 5s Step #1: 1415400K .......... .......... .......... .......... .......... 62% 208M 5s Step #1: 1415450K .......... .......... .......... .......... .......... 62% 207M 5s Step #1: 1415500K .......... .......... .......... .......... .......... 62% 167M 5s Step #1: 1415550K .......... .......... .......... .......... .......... 62% 155M 5s Step #1: 1415600K .......... .......... .......... .......... .......... 62% 169M 5s Step #1: 1415650K .......... .......... .......... .......... .......... 62% 208M 5s Step #1: 1415700K .......... .......... .......... .......... .......... 62% 204M 5s Step #1: 1415750K .......... .......... .......... .......... .......... 62% 64.1M 5s Step #1: 1415800K .......... .......... .......... .......... .......... 62% 203M 5s Step #1: 1415850K .......... .......... .......... .......... .......... 62% 173M 5s Step #1: 1415900K .......... .......... .......... .......... .......... 62% 196M 5s Step #1: 1415950K .......... .......... .......... .......... .......... 62% 177M 5s Step #1: 1416000K .......... .......... .......... .......... .......... 62% 224M 5s Step #1: 1416050K .......... .......... .......... .......... .......... 62% 202M 5s Step #1: 1416100K .......... .......... .......... .......... .......... 62% 177M 5s Step #1: 1416150K .......... .......... .......... .......... .......... 62% 187M 5s Step #1: 1416200K .......... .......... .......... .......... .......... 62% 208M 5s Step #1: 1416250K .......... .......... .......... .......... .......... 62% 66.6M 5s Step #1: 1416300K .......... .......... .......... .......... .......... 62% 211M 5s Step #1: 1416350K .......... .......... .......... .......... .......... 62% 162M 5s Step #1: 1416400K .......... .......... .......... .......... .......... 62% 207M 5s Step #1: 1416450K .......... .......... .......... .......... .......... 62% 203M 5s Step #1: 1416500K .......... .......... .......... .......... .......... 62% 216M 5s Step #1: 1416550K .......... .......... .......... .......... .......... 62% 183M 5s Step #1: 1416600K .......... .......... .......... .......... .......... 62% 204M 5s Step #1: 1416650K .......... .......... .......... .......... .......... 62% 207M 5s Step #1: 1416700K .......... .......... .......... .......... .......... 62% 180M 5s Step #1: 1416750K .......... .......... .......... .......... .......... 62% 166M 5s Step #1: 1416800K .......... .......... .......... .......... .......... 62% 216M 5s Step #1: 1416850K .......... .......... .......... .......... .......... 62% 193M 5s Step #1: 1416900K .......... .......... .......... .......... .......... 62% 186M 5s Step #1: 1416950K .......... .......... .......... .......... .......... 62% 185M 5s Step #1: 1417000K .......... .......... .......... .......... .......... 62% 209M 5s Step #1: 1417050K .......... .......... .......... .......... .......... 62% 206M 5s Step #1: 1417100K .......... .......... .......... .......... .......... 62% 198M 5s Step #1: 1417150K .......... .......... .......... .......... .......... 62% 161M 5s Step #1: 1417200K .......... .......... .......... .......... .......... 62% 209M 5s Step #1: 1417250K .......... .......... .......... .......... .......... 62% 211M 5s Step #1: 1417300K .......... .......... .......... .......... .......... 62% 195M 5s Step #1: 1417350K .......... .......... .......... .......... .......... 62% 169M 5s Step #1: 1417400K .......... .......... .......... .......... .......... 62% 174M 5s Step #1: 1417450K .......... .......... .......... .......... .......... 62% 193M 5s Step #1: 1417500K .......... .......... .......... .......... .......... 62% 57.2M 5s Step #1: 1417550K .......... .......... .......... .......... .......... 62% 135M 5s Step #1: 1417600K .......... .......... .......... .......... .......... 62% 203M 5s Step #1: 1417650K .......... .......... .......... .......... .......... 62% 192M 5s Step #1: 1417700K .......... .......... .......... .......... .......... 62% 171M 5s Step #1: 1417750K .......... .......... .......... .......... .......... 62% 169M 5s Step #1: 1417800K .......... .......... .......... .......... .......... 62% 201M 5s Step #1: 1417850K .......... .......... .......... .......... .......... 62% 180M 5s Step #1: 1417900K .......... .......... .......... .......... .......... 62% 186M 5s Step #1: 1417950K .......... .......... .......... .......... .......... 62% 167M 5s Step #1: 1418000K .......... .......... .......... .......... .......... 62% 205M 5s Step #1: 1418050K .......... .......... .......... .......... .......... 62% 206M 5s Step #1: 1418100K .......... .......... .......... .......... .......... 62% 203M 5s Step #1: 1418150K .......... .......... .......... .......... .......... 62% 162M 5s Step #1: 1418200K .......... .......... .......... .......... .......... 62% 197M 5s Step #1: 1418250K .......... .......... .......... .......... .......... 62% 193M 5s Step #1: 1418300K .......... .......... .......... .......... .......... 62% 179M 5s Step #1: 1418350K .......... .......... .......... .......... .......... 62% 165M 5s Step #1: 1418400K .......... .......... .......... .......... .......... 62% 191M 5s Step #1: 1418450K .......... .......... .......... .......... .......... 62% 189M 5s Step #1: 1418500K .......... .......... .......... .......... .......... 62% 192M 5s Step #1: 1418550K .......... .......... .......... .......... .......... 62% 176M 5s Step #1: 1418600K .......... .......... .......... .......... .......... 62% 196M 5s Step #1: 1418650K .......... .......... .......... .......... .......... 62% 229M 5s Step #1: 1418700K .......... .......... .......... .......... .......... 62% 231M 5s Step #1: 1418750K .......... .......... .......... .......... .......... 62% 191M 5s Step #1: 1418800K .......... .......... .......... .......... .......... 62% 248M 5s Step #1: 1418850K .......... .......... .......... .......... .......... 62% 251M 5s Step #1: 1418900K .......... .......... .......... .......... .......... 62% 220M 5s Step #1: 1418950K .......... .......... .......... .......... .......... 62% 190M 5s Step #1: 1419000K .......... .......... .......... .......... .......... 62% 207M 5s Step #1: 1419050K .......... .......... .......... .......... .......... 62% 225M 5s Step #1: 1419100K .......... .......... .......... .......... .......... 62% 219M 5s Step #1: 1419150K .......... .......... .......... .......... .......... 62% 167M 5s Step #1: 1419200K .......... .......... .......... .......... .......... 62% 176M 5s Step #1: 1419250K .......... .......... .......... .......... .......... 62% 186M 5s Step #1: 1419300K .......... .......... .......... .......... .......... 63% 195M 5s Step #1: 1419350K .......... .......... .......... .......... .......... 63% 165M 5s Step #1: 1419400K .......... .......... .......... .......... .......... 63% 181M 5s Step #1: 1419450K .......... .......... .......... .......... .......... 63% 185M 5s Step #1: 1419500K .......... .......... .......... .......... .......... 63% 200M 5s Step #1: 1419550K .......... .......... .......... .......... .......... 63% 184M 5s Step #1: 1419600K .......... .......... .......... .......... .......... 63% 248M 5s Step #1: 1419650K .......... .......... .......... .......... .......... 63% 247M 5s Step #1: 1419700K .......... .......... .......... .......... .......... 63% 219M 5s Step #1: 1419750K .......... .......... .......... .......... .......... 63% 212M 5s Step #1: 1419800K .......... .......... .......... .......... .......... 63% 246M 5s Step #1: 1419850K .......... .......... .......... .......... .......... 63% 245M 5s Step #1: 1419900K .......... .......... .......... .......... .......... 63% 235M 5s Step #1: 1419950K .......... .......... .......... .......... .......... 63% 184M 5s Step #1: 1420000K .......... .......... .......... .......... .......... 63% 193M 5s Step #1: 1420050K .......... .......... .......... .......... .......... 63% 224M 5s Step #1: 1420100K .......... .......... .......... .......... .......... 63% 206M 5s Step #1: 1420150K .......... .......... .......... .......... .......... 63% 183M 5s Step #1: 1420200K .......... .......... .......... .......... .......... 63% 188M 5s Step #1: 1420250K .......... .......... .......... .......... .......... 63% 231M 5s Step #1: 1420300K .......... .......... .......... .......... .......... 63% 221M 5s Step #1: 1420350K .......... .......... .......... .......... .......... 63% 208M 5s Step #1: 1420400K .......... .......... .......... .......... .......... 63% 210M 5s Step #1: 1420450K .......... .......... .......... .......... .......... 63% 224M 5s Step #1: 1420500K .......... .......... .......... .......... .......... 63% 245M 5s Step #1: 1420550K .......... .......... .......... .......... .......... 63% 214M 5s Step #1: 1420600K .......... .......... .......... .......... .......... 63% 249M 5s Step #1: 1420650K .......... .......... .......... .......... .......... 63% 216M 5s Step #1: 1420700K .......... .......... .......... .......... .......... 63% 236M 5s Step #1: 1420750K .......... .......... .......... .......... .......... 63% 196M 5s Step #1: 1420800K .......... .......... .......... .......... .......... 63% 236M 5s Step #1: 1420850K .......... .......... .......... .......... .......... 63% 241M 5s Step #1: 1420900K .......... .......... .......... .......... .......... 63% 247M 5s Step #1: 1420950K .......... .......... .......... .......... .......... 63% 207M 5s Step #1: 1421000K .......... .......... .......... .......... .......... 63% 213M 5s Step #1: 1421050K .......... .......... .......... .......... .......... 63% 242M 5s Step #1: 1421100K .......... .......... .......... .......... .......... 63% 238M 5s Step #1: 1421150K .......... .......... .......... .......... .......... 63% 117M 5s Step #1: 1421200K .......... .......... .......... .......... .......... 63% 196M 5s Step #1: 1421250K .......... .......... .......... .......... .......... 63% 220M 5s Step #1: 1421300K .......... .......... .......... .......... .......... 63% 207M 5s Step #1: 1421350K .......... .......... .......... .......... .......... 63% 196M 5s Step #1: 1421400K .......... .......... .......... .......... .......... 63% 186M 5s Step #1: 1421450K .......... .......... .......... .......... .......... 63% 192M 5s Step #1: 1421500K .......... .......... .......... .......... .......... 63% 192M 5s Step #1: 1421550K .......... .......... .......... .......... .......... 63% 162M 5s Step #1: 1421600K .......... .......... .......... .......... .......... 63% 199M 5s Step #1: 1421650K .......... .......... .......... .......... .......... 63% 195M 5s Step #1: 1421700K .......... .......... .......... .......... .......... 63% 209M 5s Step #1: 1421750K .......... .......... .......... .......... .......... 63% 174M 5s Step #1: 1421800K .......... .......... .......... .......... .......... 63% 200M 5s Step #1: 1421850K .......... .......... .......... .......... .......... 63% 188M 5s Step #1: 1421900K .......... .......... .......... .......... .......... 63% 193M 5s Step #1: 1421950K .......... .......... .......... .......... .......... 63% 180M 5s Step #1: 1422000K .......... .......... .......... .......... .......... 63% 181M 5s Step #1: 1422050K .......... .......... .......... .......... .......... 63% 193M 5s Step #1: 1422100K .......... .......... .......... .......... .......... 63% 217M 5s Step #1: 1422150K .......... .......... .......... .......... .......... 63% 183M 5s Step #1: 1422200K .......... .......... .......... .......... .......... 63% 207M 5s Step #1: 1422250K .......... .......... .......... .......... .......... 63% 178M 5s Step #1: 1422300K .......... .......... .......... .......... .......... 63% 206M 5s Step #1: 1422350K .......... .......... .......... .......... .......... 63% 174M 5s Step #1: 1422400K .......... .......... .......... .......... .......... 63% 210M 5s Step #1: 1422450K .......... .......... .......... .......... .......... 63% 203M 5s Step #1: 1422500K .......... .......... .......... .......... .......... 63% 167M 5s Step #1: 1422550K .......... .......... .......... .......... .......... 63% 172M 5s Step #1: 1422600K .......... .......... .......... .......... .......... 63% 201M 5s Step #1: 1422650K .......... .......... .......... .......... .......... 63% 175M 5s Step #1: 1422700K .......... .......... .......... .......... .......... 63% 207M 5s Step #1: 1422750K .......... .......... .......... .......... .......... 63% 172M 5s Step #1: 1422800K .......... .......... .......... .......... .......... 63% 219M 5s Step #1: 1422850K .......... .......... .......... .......... .......... 63% 205M 5s Step #1: 1422900K .......... .......... .......... .......... .......... 63% 222M 5s Step #1: 1422950K .......... .......... .......... .......... .......... 63% 181M 5s Step #1: 1423000K .......... .......... .......... .......... .......... 63% 178M 5s Step #1: 1423050K .......... .......... .......... .......... .......... 63% 210M 5s Step #1: 1423100K .......... .......... .......... .......... .......... 63% 214M 5s Step #1: 1423150K .......... .......... .......... .......... .......... 63% 161M 5s Step #1: 1423200K .......... .......... .......... .......... .......... 63% 188M 5s Step #1: 1423250K .......... .......... .......... .......... .......... 63% 199M 5s Step #1: 1423300K .......... .......... .......... .......... .......... 63% 214M 5s Step #1: 1423350K .......... .......... .......... .......... .......... 63% 171M 5s Step #1: 1423400K .......... .......... .......... .......... .......... 63% 191M 5s Step #1: 1423450K .......... .......... .......... .......... .......... 63% 188M 5s Step #1: 1423500K .......... .......... .......... .......... .......... 63% 205M 5s Step #1: 1423550K .......... .......... .......... .......... .......... 63% 154M 5s Step #1: 1423600K .......... .......... .......... .......... .......... 63% 197M 5s Step #1: 1423650K .......... .......... .......... .......... .......... 63% 208M 5s Step #1: 1423700K .......... .......... .......... .......... .......... 63% 218M 5s Step #1: 1423750K .......... .......... .......... .......... .......... 63% 182M 5s Step #1: 1423800K .......... .......... .......... .......... .......... 63% 165M 5s Step #1: 1423850K .......... .......... .......... .......... .......... 63% 184M 5s Step #1: 1423900K .......... .......... .......... .......... .......... 63% 203M 5s Step #1: 1423950K .......... .......... .......... .......... .......... 63% 178M 5s Step #1: 1424000K .......... .......... .......... .......... .......... 63% 190M 5s Step #1: 1424050K .......... .......... .......... .......... .......... 63% 208M 5s Step #1: 1424100K .......... .......... .......... .......... .......... 63% 201M 5s Step #1: 1424150K .......... .......... .......... .......... .......... 63% 195M 5s Step #1: 1424200K .......... .......... .......... .......... .......... 63% 199M 5s Step #1: 1424250K .......... .......... .......... .......... .......... 63% 185M 5s Step #1: 1424300K .......... .......... .......... .......... .......... 63% 196M 5s Step #1: 1424350K .......... .......... .......... .......... .......... 63% 180M 5s Step #1: 1424400K .......... .......... .......... .......... .......... 63% 203M 5s Step #1: 1424450K .......... .......... .......... .......... .......... 63% 201M 5s Step #1: 1424500K .......... .......... .......... .......... .......... 63% 190M 5s Step #1: 1424550K .......... .......... .......... .......... .......... 63% 171M 5s Step #1: 1424600K .......... .......... .......... .......... .......... 63% 197M 5s Step #1: 1424650K .......... .......... .......... .......... .......... 63% 208M 5s Step #1: 1424700K .......... .......... .......... .......... .......... 63% 199M 5s Step #1: 1424750K .......... .......... .......... .......... .......... 63% 174M 5s Step #1: 1424800K .......... .......... .......... .......... .......... 63% 209M 5s Step #1: 1424850K .......... .......... .......... .......... .......... 63% 216M 5s Step #1: 1424900K .......... .......... .......... .......... .......... 63% 226M 5s Step #1: 1424950K .......... .......... .......... .......... .......... 63% 192M 5s Step #1: 1425000K .......... .......... .......... .......... .......... 63% 192M 5s Step #1: 1425050K .......... .......... .......... .......... .......... 63% 163M 5s Step #1: 1425100K .......... .......... .......... .......... .......... 63% 217M 5s Step #1: 1425150K .......... .......... .......... .......... .......... 63% 165M 5s Step #1: 1425200K .......... .......... .......... .......... .......... 63% 207M 5s Step #1: 1425250K .......... .......... .......... .......... .......... 63% 205M 5s Step #1: 1425300K .......... .......... .......... .......... .......... 63% 187M 5s Step #1: 1425350K .......... .......... .......... .......... .......... 63% 183M 5s Step #1: 1425400K .......... .......... .......... .......... .......... 63% 177M 5s Step #1: 1425450K .......... .......... .......... .......... .......... 63% 189M 5s Step #1: 1425500K .......... .......... .......... .......... .......... 63% 202M 5s Step #1: 1425550K .......... .......... .......... .......... .......... 63% 164M 5s Step #1: 1425600K .......... .......... .......... .......... .......... 63% 181M 5s Step #1: 1425650K .......... .......... .......... .......... .......... 63% 200M 5s Step #1: 1425700K .......... .......... .......... .......... .......... 63% 207M 5s Step #1: 1425750K .......... .......... .......... .......... .......... 63% 178M 5s Step #1: 1425800K .......... .......... .......... .......... .......... 63% 176M 5s Step #1: 1425850K .......... .......... .......... .......... .......... 63% 207M 5s Step #1: 1425900K .......... .......... .......... .......... .......... 63% 203M 5s Step #1: 1425950K .......... .......... .......... .......... .......... 63% 179M 5s Step #1: 1426000K .......... .......... .......... .......... .......... 63% 195M 5s Step #1: 1426050K .......... .......... .......... .......... .......... 63% 211M 5s Step #1: 1426100K .......... .......... .......... .......... .......... 63% 205M 5s Step #1: 1426150K .......... .......... .......... .......... .......... 63% 182M 5s Step #1: 1426200K .......... .......... .......... .......... .......... 63% 200M 5s Step #1: 1426250K .......... .......... .......... .......... .......... 63% 185M 5s Step #1: 1426300K .......... .......... .......... .......... .......... 63% 195M 5s Step #1: 1426350K .......... .......... .......... .......... .......... 63% 166M 5s Step #1: 1426400K .......... .......... .......... .......... .......... 63% 199M 5s Step #1: 1426450K .......... .......... .......... .......... .......... 63% 201M 5s Step #1: 1426500K .......... .......... .......... .......... .......... 63% 187M 5s Step #1: 1426550K .......... .......... .......... .......... .......... 63% 164M 5s Step #1: 1426600K .......... .......... .......... .......... .......... 63% 178M 5s Step #1: 1426650K .......... .......... .......... .......... .......... 63% 199M 5s Step #1: 1426700K .......... .......... .......... .......... .......... 63% 196M 5s Step #1: 1426750K .......... .......... .......... .......... .......... 63% 184M 5s Step #1: 1426800K .......... .......... .......... .......... .......... 63% 211M 5s Step #1: 1426850K .......... .......... .......... .......... .......... 63% 196M 5s Step #1: 1426900K .......... .......... .......... .......... .......... 63% 204M 5s Step #1: 1426950K .......... .......... .......... .......... .......... 63% 167M 5s Step #1: 1427000K .......... .......... .......... .......... .......... 63% 200M 5s Step #1: 1427050K .......... .......... .......... .......... .......... 63% 202M 5s Step #1: 1427100K .......... .......... .......... .......... .......... 63% 183M 5s Step #1: 1427150K .......... .......... .......... .......... .......... 63% 168M 5s Step #1: 1427200K .......... .......... .......... .......... .......... 63% 200M 5s Step #1: 1427250K .......... .......... .......... .......... .......... 63% 207M 5s Step #1: 1427300K .......... .......... .......... .......... .......... 63% 215M 5s Step #1: 1427350K .......... .......... .......... .......... .......... 63% 179M 5s Step #1: 1427400K .......... .......... .......... .......... .......... 63% 167M 5s Step #1: 1427450K .......... .......... .......... .......... .......... 63% 196M 5s Step #1: 1427500K .......... .......... .......... .......... .......... 63% 196M 5s Step #1: 1427550K .......... .......... .......... .......... .......... 63% 166M 5s Step #1: 1427600K .......... .......... .......... .......... .......... 63% 190M 5s Step #1: 1427650K .......... .......... .......... .......... .......... 63% 220M 5s Step #1: 1427700K .......... .......... .......... .......... .......... 63% 202M 5s Step #1: 1427750K .......... .......... .......... .......... .......... 63% 174M 5s Step #1: 1427800K .......... .......... .......... .......... .......... 63% 203M 5s Step #1: 1427850K .......... .......... .......... .......... .......... 63% 207M 5s Step #1: 1427900K .......... .......... .......... .......... .......... 63% 179M 5s Step #1: 1427950K .......... .......... .......... .......... .......... 63% 171M 5s Step #1: 1428000K .......... .......... .......... .......... .......... 63% 184M 5s Step #1: 1428050K .......... .......... .......... .......... .......... 63% 217M 5s Step #1: 1428100K .......... .......... .......... .......... .......... 63% 203M 5s Step #1: 1428150K .......... .......... .......... .......... .......... 63% 167M 5s Step #1: 1428200K .......... .......... .......... .......... .......... 63% 187M 5s Step #1: 1428250K .......... .......... .......... .......... .......... 63% 218M 5s Step #1: 1428300K .......... .......... .......... .......... .......... 63% 193M 5s Step #1: 1428350K .......... .......... .......... .......... .......... 63% 169M 5s Step #1: 1428400K .......... .......... .......... .......... .......... 63% 193M 5s Step #1: 1428450K .......... .......... .......... .......... .......... 63% 192M 5s Step #1: 1428500K .......... .......... .......... .......... .......... 63% 182M 5s Step #1: 1428550K .......... .......... .......... .......... .......... 63% 177M 5s Step #1: 1428600K .......... .......... .......... .......... .......... 63% 187M 5s Step #1: 1428650K .......... .......... .......... .......... .......... 63% 184M 5s Step #1: 1428700K .......... .......... .......... .......... .......... 63% 197M 5s Step #1: 1428750K .......... .......... .......... .......... .......... 63% 162M 5s Step #1: 1428800K .......... .......... .......... .......... .......... 63% 206M 5s Step #1: 1428850K .......... .......... .......... .......... .......... 63% 215M 5s Step #1: 1428900K .......... .......... .......... .......... .......... 63% 190M 5s Step #1: 1428950K .......... .......... .......... .......... .......... 63% 167M 5s Step #1: 1429000K .......... .......... .......... .......... .......... 63% 199M 5s Step #1: 1429050K .......... .......... .......... .......... .......... 63% 215M 5s Step #1: 1429100K .......... .......... .......... .......... .......... 63% 206M 5s Step #1: 1429150K .......... .......... .......... .......... .......... 63% 163M 5s Step #1: 1429200K .......... .......... .......... .......... .......... 63% 199M 5s Step #1: 1429250K .......... .......... .......... .......... .......... 63% 202M 5s Step #1: 1429300K .......... .......... .......... .......... .......... 63% 210M 5s Step #1: 1429350K .......... .......... .......... .......... .......... 63% 179M 5s Step #1: 1429400K .......... .......... .......... .......... .......... 63% 173M 5s Step #1: 1429450K .......... .......... .......... .......... .......... 63% 201M 5s Step #1: 1429500K .......... .......... .......... .......... .......... 63% 191M 5s Step #1: 1429550K .......... .......... .......... .......... .......... 63% 185M 5s Step #1: 1429600K .......... .......... .......... .......... .......... 63% 212M 5s Step #1: 1429650K .......... .......... .......... .......... .......... 63% 156M 5s Step #1: 1429700K .......... .......... .......... .......... .......... 63% 208M 5s Step #1: 1429750K .......... .......... .......... .......... .......... 63% 181M 5s Step #1: 1429800K .......... .......... .......... .......... .......... 63% 194M 5s Step #1: 1429850K .......... .......... .......... .......... .......... 63% 197M 5s Step #1: 1429900K .......... .......... .......... .......... .......... 63% 216M 5s Step #1: 1429950K .......... .......... .......... .......... .......... 63% 163M 5s Step #1: 1430000K .......... .......... .......... .......... .......... 63% 194M 5s Step #1: 1430050K .......... .......... .......... .......... .......... 63% 199M 5s Step #1: 1430100K .......... .......... .......... .......... .......... 63% 204M 5s Step #1: 1430150K .......... .......... .......... .......... .......... 63% 176M 5s Step #1: 1430200K .......... .......... .......... .......... .......... 63% 189M 5s Step #1: 1430250K .......... .......... .......... .......... .......... 63% 190M 5s Step #1: 1430300K .......... .......... .......... .......... .......... 63% 194M 5s Step #1: 1430350K .......... .......... .......... .......... .......... 63% 179M 5s Step #1: 1430400K .......... .......... .......... .......... .......... 63% 218M 5s Step #1: 1430450K .......... .......... .......... .......... .......... 63% 181M 5s Step #1: 1430500K .......... .......... .......... .......... .......... 63% 180M 5s Step #1: 1430550K .......... .......... .......... .......... .......... 63% 179M 5s Step #1: 1430600K .......... .......... .......... .......... .......... 63% 201M 5s Step #1: 1430650K .......... .......... .......... .......... .......... 63% 238M 5s Step #1: 1430700K .......... .......... .......... .......... .......... 63% 228M 5s Step #1: 1430750K .......... .......... .......... .......... .......... 63% 201M 5s Step #1: 1430800K .......... .......... .......... .......... .......... 63% 243M 5s Step #1: 1430850K .......... .......... .......... .......... .......... 63% 240M 5s Step #1: 1430900K .......... .......... .......... .......... .......... 63% 249M 5s Step #1: 1430950K .......... .......... .......... .......... .......... 63% 198M 5s Step #1: 1431000K .......... .......... .......... .......... .......... 63% 218M 5s Step #1: 1431050K .......... .......... .......... .......... .......... 63% 217M 5s Step #1: 1431100K .......... .......... .......... .......... .......... 63% 233M 5s Step #1: 1431150K .......... .......... .......... .......... .......... 63% 210M 5s Step #1: 1431200K .......... .......... .......... .......... .......... 63% 235M 5s Step #1: 1431250K .......... .......... .......... .......... .......... 63% 219M 5s Step #1: 1431300K .......... .......... .......... .......... .......... 63% 225M 5s Step #1: 1431350K .......... .......... .......... .......... .......... 63% 113M 5s Step #1: 1431400K .......... .......... .......... .......... .......... 63% 141M 5s Step #1: 1431450K .......... .......... .......... .......... .......... 63% 116M 5s Step #1: 1431500K .......... .......... .......... .......... .......... 63% 120M 5s Step #1: 1431550K .......... .......... .......... .......... .......... 63% 127M 5s Step #1: 1431600K .......... .......... .......... .......... .......... 63% 136M 5s Step #1: 1431650K .......... .......... .......... .......... .......... 63% 150M 5s Step #1: 1431700K .......... .......... .......... .......... .......... 63% 117M 5s Step #1: 1431750K .......... .......... .......... .......... .......... 63% 127M 5s Step #1: 1431800K .......... .......... .......... .......... .......... 63% 130M 5s Step #1: 1431850K .......... .......... .......... .......... .......... 63% 115M 5s Step #1: 1431900K .......... .......... .......... .......... .......... 63% 161M 5s Step #1: 1431950K .......... .......... .......... .......... .......... 63% 119M 5s Step #1: 1432000K .......... .......... .......... .......... .......... 63% 145M 5s Step #1: 1432050K .......... .......... .......... .......... .......... 63% 195M 5s Step #1: 1432100K .......... .......... .......... .......... .......... 63% 184M 5s Step #1: 1432150K .......... .......... .......... .......... .......... 63% 179M 5s Step #1: 1432200K .......... .......... .......... .......... .......... 63% 183M 5s Step #1: 1432250K .......... .......... .......... .......... .......... 63% 189M 5s Step #1: 1432300K .......... .......... .......... .......... .......... 63% 194M 5s Step #1: 1432350K .......... .......... .......... .......... .......... 63% 183M 5s Step #1: 1432400K .......... .......... .......... .......... .......... 63% 202M 5s Step #1: 1432450K .......... .......... .......... .......... .......... 63% 202M 5s Step #1: 1432500K .......... .......... .......... .......... .......... 63% 197M 5s Step #1: 1432550K .......... .......... .......... .......... .......... 63% 174M 5s Step #1: 1432600K .......... .......... .......... .......... .......... 63% 213M 5s Step #1: 1432650K .......... .......... .......... .......... .......... 63% 241M 5s Step #1: 1432700K .......... .......... .......... .......... .......... 63% 217M 5s Step #1: 1432750K .......... .......... .......... .......... .......... 63% 193M 5s Step #1: 1432800K .......... .......... .......... .......... .......... 63% 244M 5s Step #1: 1432850K .......... .......... .......... .......... .......... 63% 239M 5s Step #1: 1432900K .......... .......... .......... .......... .......... 63% 231M 5s Step #1: 1432950K .......... .......... .......... .......... .......... 63% 169M 5s Step #1: 1433000K .......... .......... .......... .......... .......... 63% 198M 5s Step #1: 1433050K .......... .......... .......... .......... .......... 63% 208M 5s Step #1: 1433100K .......... .......... .......... .......... .......... 63% 201M 5s Step #1: 1433150K .......... .......... .......... .......... .......... 63% 167M 5s Step #1: 1433200K .......... .......... .......... .......... .......... 63% 189M 5s Step #1: 1433250K .......... .......... .......... .......... .......... 63% 183M 5s Step #1: 1433300K .......... .......... .......... .......... .......... 63% 190M 5s Step #1: 1433350K .......... .......... .......... .......... .......... 63% 176M 5s Step #1: 1433400K .......... .......... .......... .......... .......... 63% 202M 5s Step #1: 1433450K .......... .......... .......... .......... .......... 63% 201M 5s Step #1: 1433500K .......... .......... .......... .......... .......... 63% 196M 5s Step #1: 1433550K .......... .......... .......... .......... .......... 63% 174M 5s Step #1: 1433600K .......... .......... .......... .......... .......... 63% 188M 5s Step #1: 1433650K .......... .......... .......... .......... .......... 63% 199M 5s Step #1: 1433700K .......... .......... .......... .......... .......... 63% 205M 5s Step #1: 1433750K .......... .......... .......... .......... .......... 63% 192M 5s Step #1: 1433800K .......... .......... .......... .......... .......... 63% 188M 5s Step #1: 1433850K .......... .......... .......... .......... .......... 63% 206M 5s Step #1: 1433900K .......... .......... .......... .......... .......... 63% 199M 5s Step #1: 1433950K .......... .......... .......... .......... .......... 63% 175M 5s Step #1: 1434000K .......... .......... .......... .......... .......... 63% 180M 5s Step #1: 1434050K .......... .......... .......... .......... .......... 63% 198M 5s Step #1: 1434100K .......... .......... .......... .......... .......... 63% 207M 5s Step #1: 1434150K .......... .......... .......... .......... .......... 63% 187M 5s Step #1: 1434200K .......... .......... .......... .......... .......... 63% 190M 5s Step #1: 1434250K .......... .......... .......... .......... .......... 63% 183M 5s Step #1: 1434300K .......... .......... .......... .......... .......... 63% 197M 5s Step #1: 1434350K .......... .......... .......... .......... .......... 63% 171M 5s Step #1: 1434400K .......... .......... .......... .......... .......... 63% 188M 5s Step #1: 1434450K .......... .......... .......... .......... .......... 63% 194M 5s Step #1: 1434500K .......... .......... .......... .......... .......... 63% 208M 5s Step #1: 1434550K .......... .......... .......... .......... .......... 63% 175M 5s Step #1: 1434600K .......... .......... .......... .......... .......... 63% 209M 5s Step #1: 1434650K .......... .......... .......... .......... .......... 63% 190M 5s Step #1: 1434700K .......... .......... .......... .......... .......... 63% 172M 5s Step #1: 1434750K .......... .......... .......... .......... .......... 63% 176M 5s Step #1: 1434800K .......... .......... .......... .......... .......... 63% 191M 5s Step #1: 1434850K .......... .......... .......... .......... .......... 63% 210M 5s Step #1: 1434900K .......... .......... .......... .......... .......... 63% 188M 5s Step #1: 1434950K .......... .......... .......... .......... .......... 63% 171M 5s Step #1: 1435000K .......... .......... .......... .......... .......... 63% 183M 5s Step #1: 1435050K .......... .......... .......... .......... .......... 63% 194M 5s Step #1: 1435100K .......... .......... .......... .......... .......... 63% 210M 5s Step #1: 1435150K .......... .......... .......... .......... .......... 63% 171M 5s Step #1: 1435200K .......... .......... .......... .......... .......... 63% 176M 5s Step #1: 1435250K .......... .......... .......... .......... .......... 63% 197M 5s Step #1: 1435300K .......... .......... .......... .......... .......... 63% 210M 5s Step #1: 1435350K .......... .......... .......... .......... .......... 63% 181M 5s Step #1: 1435400K .......... .......... .......... .......... .......... 63% 200M 5s Step #1: 1435450K .......... .......... .......... .......... .......... 63% 190M 5s Step #1: 1435500K .......... .......... .......... .......... .......... 63% 205M 5s Step #1: 1435550K .......... .......... .......... .......... .......... 63% 153M 5s Step #1: 1435600K .......... .......... .......... .......... .......... 63% 205M 5s Step #1: 1435650K .......... .......... .......... .......... .......... 63% 201M 5s Step #1: 1435700K .......... .......... .......... .......... .......... 63% 207M 5s Step #1: 1435750K .......... .......... .......... .......... .......... 63% 172M 5s Step #1: 1435800K .......... .......... .......... .......... .......... 63% 176M 5s Step #1: 1435850K .......... .......... .......... .......... .......... 63% 207M 5s Step #1: 1435900K .......... .......... .......... .......... .......... 63% 208M 5s Step #1: 1435950K .......... .......... .......... .......... .......... 63% 174M 5s Step #1: 1436000K .......... .......... .......... .......... .......... 63% 184M 5s Step #1: 1436050K .......... .......... .......... .......... .......... 63% 185M 5s Step #1: 1436100K .......... .......... .......... .......... .......... 63% 212M 5s Step #1: 1436150K .......... .......... .......... .......... .......... 63% 184M 5s Step #1: 1436200K .......... .......... .......... .......... .......... 63% 205M 5s Step #1: 1436250K .......... .......... .......... .......... .......... 63% 206M 5s Step #1: 1436300K .......... .......... .......... .......... .......... 63% 201M 5s Step #1: 1436350K .......... .......... .......... .......... .......... 63% 160M 5s Step #1: 1436400K .......... .......... .......... .......... .......... 63% 190M 5s Step #1: 1436450K .......... .......... .......... .......... .......... 63% 195M 5s Step #1: 1436500K .......... .......... .......... .......... .......... 63% 201M 5s Step #1: 1436550K .......... .......... .......... .......... .......... 63% 183M 5s Step #1: 1436600K .......... .......... .......... .......... .......... 63% 203M 5s Step #1: 1436650K .......... .......... .......... .......... .......... 63% 207M 5s Step #1: 1436700K .......... .......... .......... .......... .......... 63% 202M 5s Step #1: 1436750K .......... .......... .......... .......... .......... 63% 169M 5s Step #1: 1436800K .......... .......... .......... .......... .......... 63% 200M 5s Step #1: 1436850K .......... .......... .......... .......... .......... 63% 193M 5s Step #1: 1436900K .......... .......... .......... .......... .......... 63% 199M 5s Step #1: 1436950K .......... .......... .......... .......... .......... 63% 166M 5s Step #1: 1437000K .......... .......... .......... .......... .......... 63% 211M 5s Step #1: 1437050K .......... .......... .......... .......... .......... 63% 219M 5s Step #1: 1437100K .......... .......... .......... .......... .......... 63% 202M 5s Step #1: 1437150K .......... .......... .......... .......... .......... 63% 173M 5s Step #1: 1437200K .......... .......... .......... .......... .......... 63% 203M 5s Step #1: 1437250K .......... .......... .......... .......... .......... 63% 185M 5s Step #1: 1437300K .......... .......... .......... .......... .......... 63% 196M 5s Step #1: 1437350K .......... .......... .......... .......... .......... 63% 175M 5s Step #1: 1437400K .......... .......... .......... .......... .......... 63% 206M 5s Step #1: 1437450K .......... .......... .......... .......... .......... 63% 125M 5s Step #1: 1437500K .......... .......... .......... .......... .......... 63% 167M 5s Step #1: 1437550K .......... .......... .......... .......... .......... 63% 164M 5s Step #1: 1437600K .......... .......... .......... .......... .......... 63% 159M 5s Step #1: 1437650K .......... .......... .......... .......... .......... 63% 187M 5s Step #1: 1437700K .......... .......... .......... .......... .......... 63% 173M 5s Step #1: 1437750K .......... .......... .......... .......... .......... 63% 166M 5s Step #1: 1437800K .......... .......... .......... .......... .......... 63% 201M 5s Step #1: 1437850K .......... .......... .......... .......... .......... 63% 183M 5s Step #1: 1437900K .......... .......... .......... .......... .......... 63% 191M 5s Step #1: 1437950K .......... .......... .......... .......... .......... 63% 167M 5s Step #1: 1438000K .......... .......... .......... .......... .......... 63% 185M 5s Step #1: 1438050K .......... .......... .......... .......... .......... 63% 200M 5s Step #1: 1438100K .......... .......... .......... .......... .......... 63% 187M 5s Step #1: 1438150K .......... .......... .......... .......... .......... 63% 174M 5s Step #1: 1438200K .......... .......... .......... .......... .......... 63% 192M 5s Step #1: 1438250K .......... .......... .......... .......... .......... 63% 201M 5s Step #1: 1438300K .......... .......... .......... .......... .......... 63% 206M 5s Step #1: 1438350K .......... .......... .......... .......... .......... 63% 175M 5s Step #1: 1438400K .......... .......... .......... .......... .......... 63% 169M 5s Step #1: 1438450K .......... .......... .......... .......... .......... 63% 202M 5s Step #1: 1438500K .......... .......... .......... .......... .......... 63% 198M 5s Step #1: 1438550K .......... .......... .......... .......... .......... 63% 165M 5s Step #1: 1438600K .......... .......... .......... .......... .......... 63% 203M 5s Step #1: 1438650K .......... .......... .......... .......... .......... 63% 194M 5s Step #1: 1438700K .......... .......... .......... .......... .......... 63% 186M 5s Step #1: 1438750K .......... .......... .......... .......... .......... 63% 143M 5s Step #1: 1438800K .......... .......... .......... .......... .......... 63% 195M 5s Step #1: 1438850K .......... .......... .......... .......... .......... 63% 188M 5s Step #1: 1438900K .......... .......... .......... .......... .......... 63% 183M 5s Step #1: 1438950K .......... .......... .......... .......... .......... 63% 179M 5s Step #1: 1439000K .......... .......... .......... .......... .......... 63% 205M 5s Step #1: 1439050K .......... .......... .......... .......... .......... 63% 205M 5s Step #1: 1439100K .......... .......... .......... .......... .......... 63% 198M 5s Step #1: 1439150K .......... .......... .......... .......... .......... 63% 159M 5s Step #1: 1439200K .......... .......... .......... .......... .......... 63% 199M 5s Step #1: 1439250K .......... .......... .......... .......... .......... 63% 199M 5s Step #1: 1439300K .......... .......... .......... .......... .......... 63% 201M 5s Step #1: 1439350K .......... .......... .......... .......... .......... 63% 182M 5s Step #1: 1439400K .......... .......... .......... .......... .......... 63% 192M 5s Step #1: 1439450K .......... .......... .......... .......... .......... 63% 196M 5s Step #1: 1439500K .......... .......... .......... .......... .......... 63% 185M 5s Step #1: 1439550K .......... .......... .......... .......... .......... 63% 164M 5s Step #1: 1439600K .......... .......... .......... .......... .......... 63% 201M 5s Step #1: 1439650K .......... .......... .......... .......... .......... 63% 189M 5s Step #1: 1439700K .......... .......... .......... .......... .......... 63% 182M 5s Step #1: 1439750K .......... .......... .......... .......... .......... 63% 172M 5s Step #1: 1439800K .......... .......... .......... .......... .......... 63% 206M 5s Step #1: 1439850K .......... .......... .......... .......... .......... 63% 205M 5s Step #1: 1439900K .......... .......... .......... .......... .......... 63% 181M 5s Step #1: 1439950K .......... .......... .......... .......... .......... 63% 168M 5s Step #1: 1440000K .......... .......... .......... .......... .......... 63% 201M 5s Step #1: 1440050K .......... .......... .......... .......... .......... 63% 196M 5s Step #1: 1440100K .......... .......... .......... .......... .......... 63% 211M 5s Step #1: 1440150K .......... .......... .......... .......... .......... 63% 232M 5s Step #1: 1440200K .......... .......... .......... .......... .......... 63% 202M 5s Step #1: 1440250K .......... .......... .......... .......... .......... 63% 233M 5s Step #1: 1440300K .......... .......... .......... .......... .......... 63% 237M 5s Step #1: 1440350K .......... .......... .......... .......... .......... 63% 181M 5s Step #1: 1440400K .......... .......... .......... .......... .......... 63% 211M 5s Step #1: 1440450K .......... .......... .......... .......... .......... 63% 216M 5s Step #1: 1440500K .......... .......... .......... .......... .......... 63% 188M 5s Step #1: 1440550K .......... .......... .......... .......... .......... 63% 182M 5s Step #1: 1440600K .......... .......... .......... .......... .......... 63% 190M 5s Step #1: 1440650K .......... .......... .......... .......... .......... 63% 204M 5s Step #1: 1440700K .......... .......... .......... .......... .......... 63% 166M 5s Step #1: 1440750K .......... .......... .......... .......... .......... 63% 157M 5s Step #1: 1440800K .......... .......... .......... .......... .......... 63% 180M 5s Step #1: 1440850K .......... .......... .......... .......... .......... 63% 189M 5s Step #1: 1440900K .......... .......... .......... .......... .......... 63% 205M 5s Step #1: 1440950K .......... .......... .......... .......... .......... 63% 168M 5s Step #1: 1441000K .......... .......... .......... .......... .......... 63% 201M 5s Step #1: 1441050K .......... .......... .......... .......... .......... 63% 190M 5s Step #1: 1441100K .......... .......... .......... .......... .......... 63% 195M 5s Step #1: 1441150K .......... .......... .......... .......... .......... 63% 162M 5s Step #1: 1441200K .......... .......... .......... .......... .......... 63% 175M 5s Step #1: 1441250K .......... .......... .......... .......... .......... 63% 188M 5s Step #1: 1441300K .......... .......... .......... .......... .......... 63% 202M 5s Step #1: 1441350K .......... .......... .......... .......... .......... 63% 178M 5s Step #1: 1441400K .......... .......... .......... .......... .......... 63% 209M 5s Step #1: 1441450K .......... .......... .......... .......... .......... 63% 175M 5s Step #1: 1441500K .......... .......... .......... .......... .......... 63% 208M 5s Step #1: 1441550K .......... .......... .......... .......... .......... 63% 167M 5s Step #1: 1441600K .......... .......... .......... .......... .......... 63% 202M 5s Step #1: 1441650K .......... .......... .......... .......... .......... 63% 201M 5s Step #1: 1441700K .......... .......... .......... .......... .......... 63% 186M 5s Step #1: 1441750K .......... .......... .......... .......... .......... 63% 178M 5s Step #1: 1441800K .......... .......... .......... .......... .......... 63% 206M 5s Step #1: 1441850K .......... .......... .......... .......... .......... 64% 217M 5s Step #1: 1441900K .......... .......... .......... .......... .......... 64% 186M 5s Step #1: 1441950K .......... .......... .......... .......... .......... 64% 158M 5s Step #1: 1442000K .......... .......... .......... .......... .......... 64% 190M 5s Step #1: 1442050K .......... .......... .......... .......... .......... 64% 201M 5s Step #1: 1442100K .......... .......... .......... .......... .......... 64% 198M 5s Step #1: 1442150K .......... .......... .......... .......... .......... 64% 190M 5s Step #1: 1442200K .......... .......... .......... .......... .......... 64% 172M 5s Step #1: 1442250K .......... .......... .......... .......... .......... 64% 200M 5s Step #1: 1442300K .......... .......... .......... .......... .......... 64% 208M 5s Step #1: 1442350K .......... .......... .......... .......... .......... 64% 165M 5s Step #1: 1442400K .......... .......... .......... .......... .......... 64% 185M 5s Step #1: 1442450K .......... .......... .......... .......... .......... 64% 188M 5s Step #1: 1442500K .......... .......... .......... .......... .......... 64% 208M 5s Step #1: 1442550K .......... .......... .......... .......... .......... 64% 176M 5s Step #1: 1442600K .......... .......... .......... .......... .......... 64% 93.6M 5s Step #1: 1442650K .......... .......... .......... .......... .......... 64% 122M 5s Step #1: 1442700K .......... .......... .......... .......... .......... 64% 122M 5s Step #1: 1442750K .......... .......... .......... .......... .......... 64% 115M 5s Step #1: 1442800K .......... .......... .......... .......... .......... 64% 143M 5s Step #1: 1442850K .......... .......... .......... .......... .......... 64% 125M 5s Step #1: 1442900K .......... .......... .......... .......... .......... 64% 140M 5s Step #1: 1442950K .......... .......... .......... .......... .......... 64% 107M 5s Step #1: 1443000K .......... .......... .......... .......... .......... 64% 108M 5s Step #1: 1443050K .......... .......... .......... .......... .......... 64% 138M 5s Step #1: 1443100K .......... .......... .......... .......... .......... 64% 101M 5s Step #1: 1443150K .......... .......... .......... .......... .......... 64% 103M 5s Step #1: 1443200K .......... .......... .......... .......... .......... 64% 133M 5s Step #1: 1443250K .......... .......... .......... .......... .......... 64% 132M 5s Step #1: 1443300K .......... .......... .......... .......... .......... 64% 140M 5s Step #1: 1443350K .......... .......... .......... .......... .......... 64% 124M 5s Step #1: 1443400K .......... .......... .......... .......... .......... 64% 123M 5s Step #1: 1443450K .......... .......... .......... .......... .......... 64% 186M 5s Step #1: 1443500K .......... .......... .......... .......... .......... 64% 172M 5s Step #1: 1443550K .......... .......... .......... .......... .......... 64% 167M 5s Step #1: 1443600K .......... .......... .......... .......... .......... 64% 183M 5s Step #1: 1443650K .......... .......... .......... .......... .......... 64% 170M 5s Step #1: 1443700K .......... .......... .......... .......... .......... 64% 177M 5s Step #1: 1443750K .......... .......... .......... .......... .......... 64% 124M 5s Step #1: 1443800K .......... .......... .......... .......... .......... 64% 123M 5s Step #1: 1443850K .......... .......... .......... .......... .......... 64% 150M 5s Step #1: 1443900K .......... .......... .......... .......... .......... 64% 139M 5s Step #1: 1443950K .......... .......... .......... .......... .......... 64% 167M 5s Step #1: 1444000K .......... .......... .......... .......... .......... 64% 177M 5s Step #1: 1444050K .......... .......... .......... .......... .......... 64% 165M 5s Step #1: 1444100K .......... .......... .......... .......... .......... 64% 189M 5s Step #1: 1444150K .......... .......... .......... .......... .......... 64% 179M 5s Step #1: 1444200K .......... .......... .......... .......... .......... 64% 207M 5s Step #1: 1444250K .......... .......... .......... .......... .......... 64% 185M 5s Step #1: 1444300K .......... .......... .......... .......... .......... 64% 207M 5s Step #1: 1444350K .......... .......... .......... .......... .......... 64% 152M 5s Step #1: 1444400K .......... .......... .......... .......... .......... 64% 200M 5s Step #1: 1444450K .......... .......... .......... .......... .......... 64% 222M 5s Step #1: 1444500K .......... .......... .......... .......... .......... 64% 186M 5s Step #1: 1444550K .......... .......... .......... .......... .......... 64% 156M 5s Step #1: 1444600K .......... .......... .......... .......... .......... 64% 190M 5s Step #1: 1444650K .......... .......... .......... .......... .......... 64% 234M 5s Step #1: 1444700K .......... .......... .......... .......... .......... 64% 222M 5s Step #1: 1444750K .......... .......... .......... .......... .......... 64% 198M 5s Step #1: 1444800K .......... .......... .......... .......... .......... 64% 218M 5s Step #1: 1444850K .......... .......... .......... .......... .......... 64% 228M 5s Step #1: 1444900K .......... .......... .......... .......... .......... 64% 167M 5s Step #1: 1444950K .......... .......... .......... .......... .......... 64% 141M 5s Step #1: 1445000K .......... .......... .......... .......... .......... 64% 202M 5s Step #1: 1445050K .......... .......... .......... .......... .......... 64% 182M 5s Step #1: 1445100K .......... .......... .......... .......... .......... 64% 199M 5s Step #1: 1445150K .......... .......... .......... .......... .......... 64% 172M 5s Step #1: 1445200K .......... .......... .......... .......... .......... 64% 202M 5s Step #1: 1445250K .......... .......... .......... .......... .......... 64% 195M 5s Step #1: 1445300K .......... .......... .......... .......... .......... 64% 194M 5s Step #1: 1445350K .......... .......... .......... .......... .......... 64% 167M 5s Step #1: 1445400K .......... .......... .......... .......... .......... 64% 206M 5s Step #1: 1445450K .......... .......... .......... .......... .......... 64% 205M 5s Step #1: 1445500K .......... .......... .......... .......... .......... 64% 179M 5s Step #1: 1445550K .......... .......... .......... .......... .......... 64% 164M 5s Step #1: 1445600K .......... .......... .......... .......... .......... 64% 199M 5s Step #1: 1445650K .......... .......... .......... .......... .......... 64% 174M 5s Step #1: 1445700K .......... .......... .......... .......... .......... 64% 182M 5s Step #1: 1445750K .......... .......... .......... .......... .......... 64% 176M 5s Step #1: 1445800K .......... .......... .......... .......... .......... 64% 193M 5s Step #1: 1445850K .......... .......... .......... .......... .......... 64% 199M 5s Step #1: 1445900K .......... .......... .......... .......... .......... 64% 190M 5s Step #1: 1445950K .......... .......... .......... .......... .......... 64% 190M 5s Step #1: 1446000K .......... .......... .......... .......... .......... 64% 244M 5s Step #1: 1446050K .......... .......... .......... .......... .......... 64% 70.4M 5s Step #1: 1446100K .......... .......... .......... .......... .......... 64% 206M 5s Step #1: 1446150K .......... .......... .......... .......... .......... 64% 182M 5s Step #1: 1446200K .......... .......... .......... .......... .......... 64% 199M 5s Step #1: 1446250K .......... .......... .......... .......... .......... 64% 195M 5s Step #1: 1446300K .......... .......... .......... .......... .......... 64% 184M 5s Step #1: 1446350K .......... .......... .......... .......... .......... 64% 176M 5s Step #1: 1446400K .......... .......... .......... .......... .......... 64% 204M 5s Step #1: 1446450K .......... .......... .......... .......... .......... 64% 207M 5s Step #1: 1446500K .......... .......... .......... .......... .......... 64% 191M 5s Step #1: 1446550K .......... .......... .......... .......... .......... 64% 180M 5s Step #1: 1446600K .......... .......... .......... .......... .......... 64% 161M 5s Step #1: 1446650K .......... .......... .......... .......... .......... 64% 196M 5s Step #1: 1446700K .......... .......... .......... .......... .......... 64% 208M 5s Step #1: 1446750K .......... .......... .......... .......... .......... 64% 168M 5s Step #1: 1446800K .......... .......... .......... .......... .......... 64% 178M 5s Step #1: 1446850K .......... .......... .......... .......... .......... 64% 196M 5s Step #1: 1446900K .......... .......... .......... .......... .......... 64% 202M 5s Step #1: 1446950K .......... .......... .......... .......... .......... 64% 187M 5s Step #1: 1447000K .......... .......... .......... .......... .......... 64% 205M 5s Step #1: 1447050K .......... .......... .......... .......... .......... 64% 203M 5s Step #1: 1447100K .......... .......... .......... .......... .......... 64% 183M 5s Step #1: 1447150K .......... .......... .......... .......... .......... 64% 161M 5s Step #1: 1447200K .......... .......... .......... .......... .......... 64% 191M 5s Step #1: 1447250K .......... .......... .......... .......... .......... 64% 188M 5s Step #1: 1447300K .......... .......... .......... .......... .......... 64% 197M 5s Step #1: 1447350K .......... .......... .......... .......... .......... 64% 163M 5s Step #1: 1447400K .......... .......... .......... .......... .......... 64% 187M 5s Step #1: 1447450K .......... .......... .......... .......... .......... 64% 207M 5s Step #1: 1447500K .......... .......... .......... .......... .......... 64% 209M 5s Step #1: 1447550K .......... .......... .......... .......... .......... 64% 163M 5s Step #1: 1447600K .......... .......... .......... .......... .......... 64% 171M 5s Step #1: 1447650K .......... .......... .......... .......... .......... 64% 193M 5s Step #1: 1447700K .......... .......... .......... .......... .......... 64% 202M 5s Step #1: 1447750K .......... .......... .......... .......... .......... 64% 171M 5s Step #1: 1447800K .......... .......... .......... .......... .......... 64% 200M 5s Step #1: 1447850K .......... .......... .......... .......... .......... 64% 177M 5s Step #1: 1447900K .......... .......... .......... .......... .......... 64% 187M 5s Step #1: 1447950K .......... .......... .......... .......... .......... 64% 173M 5s Step #1: 1448000K .......... .......... .......... .......... .......... 64% 199M 5s Step #1: 1448050K .......... .......... .......... .......... .......... 64% 200M 5s Step #1: 1448100K .......... .......... .......... .......... .......... 64% 189M 5s Step #1: 1448150K .......... .......... .......... .......... .......... 64% 169M 5s Step #1: 1448200K .......... .......... .......... .......... .......... 64% 189M 5s Step #1: 1448250K .......... .......... .......... .......... .......... 64% 192M 5s Step #1: 1448300K .......... .......... .......... .......... .......... 64% 202M 5s Step #1: 1448350K .......... .......... .......... .......... .......... 64% 165M 5s Step #1: 1448400K .......... .......... .......... .......... .......... 64% 205M 5s Step #1: 1448450K .......... .......... .......... .......... .......... 64% 196M 5s Step #1: 1448500K .......... .......... .......... .......... .......... 64% 181M 5s Step #1: 1448550K .......... .......... .......... .......... .......... 64% 191M 5s Step #1: 1448600K .......... .......... .......... .......... .......... 64% 192M 5s Step #1: 1448650K .......... .......... .......... .......... .......... 64% 198M 5s Step #1: 1448700K .......... .......... .......... .......... .......... 64% 194M 5s Step #1: 1448750K .......... .......... .......... .......... .......... 64% 170M 5s Step #1: 1448800K .......... .......... .......... .......... .......... 64% 188M 5s Step #1: 1448850K .......... .......... .......... .......... .......... 64% 184M 5s Step #1: 1448900K .......... .......... .......... .......... .......... 64% 196M 5s Step #1: 1448950K .......... .......... .......... .......... .......... 64% 188M 5s Step #1: 1449000K .......... .......... .......... .......... .......... 64% 192M 5s Step #1: 1449050K .......... .......... .......... .......... .......... 64% 208M 5s Step #1: 1449100K .......... .......... .......... .......... .......... 64% 211M 5s Step #1: 1449150K .......... .......... .......... .......... .......... 64% 158M 5s Step #1: 1449200K .......... .......... .......... .......... .......... 64% 187M 5s Step #1: 1449250K .......... .......... .......... .......... .......... 64% 184M 5s Step #1: 1449300K .......... .......... .......... .......... .......... 64% 204M 5s Step #1: 1449350K .......... .......... .......... .......... .......... 64% 169M 5s Step #1: 1449400K .......... .......... .......... .......... .......... 64% 180M 5s Step #1: 1449450K .......... .......... .......... .......... .......... 64% 184M 5s Step #1: 1449500K .......... .......... .......... .......... .......... 64% 201M 5s Step #1: 1449550K .......... .......... .......... .......... .......... 64% 168M 5s Step #1: 1449600K .......... .......... .......... .......... .......... 64% 199M 5s Step #1: 1449650K .......... .......... .......... .......... .......... 64% 174M 5s Step #1: 1449700K .......... .......... .......... .......... .......... 64% 157M 5s Step #1: 1449750K .......... .......... .......... .......... .......... 64% 135M 5s Step #1: 1449800K .......... .......... .......... .......... .......... 64% 165M 5s Step #1: 1449850K .......... .......... .......... .......... .......... 64% 153M 5s Step #1: 1449900K .......... .......... .......... .......... .......... 64% 134M 5s Step #1: 1449950K .......... .......... .......... .......... .......... 64% 109M 5s Step #1: 1450000K .......... .......... .......... .......... .......... 64% 138M 5s Step #1: 1450050K .......... .......... .......... .......... .......... 64% 120M 5s Step #1: 1450100K .......... .......... .......... .......... .......... 64% 148M 5s Step #1: 1450150K .......... .......... .......... .......... .......... 64% 49.9M 5s Step #1: 1450200K .......... .......... .......... .......... .......... 64% 152M 5s Step #1: 1450250K .......... .......... .......... .......... .......... 64% 139M 5s Step #1: 1450300K .......... .......... .......... .......... .......... 64% 155M 5s Step #1: 1450350K .......... .......... .......... .......... .......... 64% 138M 5s Step #1: 1450400K .......... .......... .......... .......... .......... 64% 144M 5s Step #1: 1450450K .......... .......... .......... .......... .......... 64% 205M 5s Step #1: 1450500K .......... .......... .......... .......... .......... 64% 205M 5s Step #1: 1450550K .......... .......... .......... .......... .......... 64% 184M 5s Step #1: 1450600K .......... .......... .......... .......... .......... 64% 174M 5s Step #1: 1450650K .......... .......... .......... .......... .......... 64% 180M 5s Step #1: 1450700K .......... .......... .......... .......... .......... 64% 215M 5s Step #1: 1450750K .......... .......... .......... .......... .......... 64% 154M 5s Step #1: 1450800K .......... .......... .......... .......... .......... 64% 197M 5s Step #1: 1450850K .......... .......... .......... .......... .......... 64% 178M 5s Step #1: 1450900K .......... .......... .......... .......... .......... 64% 187M 5s Step #1: 1450950K .......... .......... .......... .......... .......... 64% 161M 5s Step #1: 1451000K .......... .......... .......... .......... .......... 64% 156M 5s Step #1: 1451050K .......... .......... .......... .......... .......... 64% 203M 5s Step #1: 1451100K .......... .......... .......... .......... .......... 64% 205M 5s Step #1: 1451150K .......... .......... .......... .......... .......... 64% 177M 5s Step #1: 1451200K .......... .......... .......... .......... .......... 64% 175M 5s Step #1: 1451250K .......... .......... .......... .......... .......... 64% 202M 5s Step #1: 1451300K .......... .......... .......... .......... .......... 64% 212M 5s Step #1: 1451350K .......... .......... .......... .......... .......... 64% 166M 5s Step #1: 1451400K .......... .......... .......... .......... .......... 64% 205M 5s Step #1: 1451450K .......... .......... .......... .......... .......... 64% 218M 5s Step #1: 1451500K .......... .......... .......... .......... .......... 64% 240M 5s Step #1: 1451550K .......... .......... .......... .......... .......... 64% 206M 5s Step #1: 1451600K .......... .......... .......... .......... .......... 64% 137M 5s Step #1: 1451650K .......... .......... .......... .......... .......... 64% 145M 5s Step #1: 1451700K .......... .......... .......... .......... .......... 64% 149M 5s Step #1: 1451750K .......... .......... .......... .......... .......... 64% 124M 5s Step #1: 1451800K .......... .......... .......... .......... .......... 64% 147M 5s Step #1: 1451850K .......... .......... .......... .......... .......... 64% 138M 5s Step #1: 1451900K .......... .......... .......... .......... .......... 64% 127M 5s Step #1: 1451950K .......... .......... .......... .......... .......... 64% 120M 5s Step #1: 1452000K .......... .......... .......... .......... .......... 64% 150M 5s Step #1: 1452050K .......... .......... .......... .......... .......... 64% 144M 5s Step #1: 1452100K .......... .......... .......... .......... .......... 64% 159M 5s Step #1: 1452150K .......... .......... .......... .......... .......... 64% 133M 5s Step #1: 1452200K .......... .......... .......... .......... .......... 64% 139M 5s Step #1: 1452250K .......... .......... .......... .......... .......... 64% 160M 5s Step #1: 1452300K .......... .......... .......... .......... .......... 64% 148M 5s Step #1: 1452350K .......... .......... .......... .......... .......... 64% 109M 5s Step #1: 1452400K .......... .......... .......... .......... .......... 64% 133M 5s Step #1: 1452450K .......... .......... .......... .......... .......... 64% 130M 5s Step #1: 1452500K .......... .......... .......... .......... .......... 64% 151M 5s Step #1: 1452550K .......... .......... .......... .......... .......... 64% 113M 5s Step #1: 1452600K .......... .......... .......... .......... .......... 64% 152M 5s Step #1: 1452650K .......... .......... .......... .......... .......... 64% 145M 5s Step #1: 1452700K .......... .......... .......... .......... .......... 64% 136M 5s Step #1: 1452750K .......... .......... .......... .......... .......... 64% 109M 5s Step #1: 1452800K .......... .......... .......... .......... .......... 64% 157M 5s Step #1: 1452850K .......... .......... .......... .......... .......... 64% 154M 5s Step #1: 1452900K .......... .......... .......... .......... .......... 64% 137M 5s Step #1: 1452950K .......... .......... .......... .......... .......... 64% 147M 5s Step #1: 1453000K .......... .......... .......... .......... .......... 64% 124M 5s Step #1: 1453050K .......... .......... .......... .......... .......... 64% 133M 5s Step #1: 1453100K .......... .......... .......... .......... .......... 64% 166M 5s Step #1: 1453150K .......... .......... .......... .......... .......... 64% 120M 5s Step #1: 1453200K .......... .......... .......... .......... .......... 64% 50.4M 5s Step #1: 1453250K .......... .......... .......... .......... .......... 64% 133M 5s Step #1: 1453300K .......... .......... .......... .......... .......... 64% 146M 5s Step #1: 1453350K .......... .......... .......... .......... .......... 64% 126M 5s Step #1: 1453400K .......... .......... .......... .......... .......... 64% 153M 5s Step #1: 1453450K .......... .......... .......... .......... .......... 64% 147M 5s Step #1: 1453500K .......... .......... .......... .......... .......... 64% 146M 5s Step #1: 1453550K .......... .......... .......... .......... .......... 64% 137M 5s Step #1: 1453600K .......... .......... .......... .......... .......... 64% 160M 5s Step #1: 1453650K .......... .......... .......... .......... .......... 64% 153M 5s Step #1: 1453700K .......... .......... .......... .......... .......... 64% 133M 5s Step #1: 1453750K .......... .......... .......... .......... .......... 64% 116M 5s Step #1: 1453800K .......... .......... .......... .......... .......... 64% 136M 5s Step #1: 1453850K .......... .......... .......... .......... .......... 64% 151M 5s Step #1: 1453900K .......... .......... .......... .......... .......... 64% 133M 5s Step #1: 1453950K .......... .......... .......... .......... .......... 64% 121M 5s Step #1: 1454000K .......... .......... .......... .......... .......... 64% 146M 5s Step #1: 1454050K .......... .......... .......... .......... .......... 64% 167M 5s Step #1: 1454100K .......... .......... .......... .......... .......... 64% 131M 5s Step #1: 1454150K .......... .......... .......... .......... .......... 64% 121M 5s Step #1: 1454200K .......... .......... .......... .......... .......... 64% 158M 5s Step #1: 1454250K .......... .......... .......... .......... .......... 64% 147M 5s Step #1: 1454300K .......... .......... .......... .......... .......... 64% 149M 5s Step #1: 1454350K .......... .......... .......... .......... .......... 64% 115M 5s Step #1: 1454400K .......... .......... .......... .......... .......... 64% 144M 5s Step #1: 1454450K .......... .......... .......... .......... .......... 64% 145M 5s Step #1: 1454500K .......... .......... .......... .......... .......... 64% 146M 5s Step #1: 1454550K .......... .......... .......... .......... .......... 64% 123M 5s Step #1: 1454600K .......... .......... .......... .......... .......... 64% 151M 5s Step #1: 1454650K .......... .......... .......... .......... .......... 64% 55.9M 5s Step #1: 1454700K .......... .......... .......... .......... .......... 64% 117M 5s Step #1: 1454750K .......... .......... .......... .......... .......... 64% 109M 5s Step #1: 1454800K .......... .......... .......... .......... .......... 64% 115M 5s Step #1: 1454850K .......... .......... .......... .......... .......... 64% 180M 5s Step #1: 1454900K .......... .......... .......... .......... .......... 64% 183M 5s Step #1: 1454950K .......... .......... .......... .......... .......... 64% 156M 5s Step #1: 1455000K .......... .......... .......... .......... .......... 64% 180M 5s Step #1: 1455050K .......... .......... .......... .......... .......... 64% 154M 5s Step #1: 1455100K .......... .......... .......... .......... .......... 64% 168M 5s Step #1: 1455150K .......... .......... .......... .......... .......... 64% 144M 5s Step #1: 1455200K .......... .......... .......... .......... .......... 64% 186M 5s Step #1: 1455250K .......... .......... .......... .......... .......... 64% 170M 5s Step #1: 1455300K .......... .......... .......... .......... .......... 64% 201M 5s Step #1: 1455350K .......... .......... .......... .......... .......... 64% 162M 5s Step #1: 1455400K .......... .......... .......... .......... .......... 64% 199M 5s Step #1: 1455450K .......... .......... .......... .......... .......... 64% 195M 5s Step #1: 1455500K .......... .......... .......... .......... .......... 64% 181M 5s Step #1: 1455550K .......... .......... .......... .......... .......... 64% 160M 5s Step #1: 1455600K .......... .......... .......... .......... .......... 64% 201M 5s Step #1: 1455650K .......... .......... .......... .......... .......... 64% 189M 5s Step #1: 1455700K .......... .......... .......... .......... .......... 64% 194M 5s Step #1: 1455750K .......... .......... .......... .......... .......... 64% 179M 5s Step #1: 1455800K .......... .......... .......... .......... .......... 64% 66.4M 5s Step #1: 1455850K .......... .......... .......... .......... .......... 64% 198M 5s Step #1: 1455900K .......... .......... .......... .......... .......... 64% 196M 5s Step #1: 1455950K .......... .......... .......... .......... .......... 64% 150M 5s Step #1: 1456000K .......... .......... .......... .......... .......... 64% 194M 5s Step #1: 1456050K .......... .......... .......... .......... .......... 64% 197M 5s Step #1: 1456100K .......... .......... .......... .......... .......... 64% 217M 5s Step #1: 1456150K .......... .......... .......... .......... .......... 64% 153M 5s Step #1: 1456200K .......... .......... .......... .......... .......... 64% 193M 5s Step #1: 1456250K .......... .......... .......... .......... .......... 64% 211M 5s Step #1: 1456300K .......... .......... .......... .......... .......... 64% 200M 5s Step #1: 1456350K .......... .......... .......... .......... .......... 64% 168M 5s Step #1: 1456400K .......... .......... .......... .......... .......... 64% 197M 5s Step #1: 1456450K .......... .......... .......... .......... .......... 64% 205M 5s Step #1: 1456500K .......... .......... .......... .......... .......... 64% 192M 5s Step #1: 1456550K .......... .......... .......... .......... .......... 64% 160M 5s Step #1: 1456600K .......... .......... .......... .......... .......... 64% 203M 5s Step #1: 1456650K .......... .......... .......... .......... .......... 64% 212M 5s Step #1: 1456700K .......... .......... .......... .......... .......... 64% 203M 5s Step #1: 1456750K .......... .......... .......... .......... .......... 64% 173M 5s Step #1: 1456800K .......... .......... .......... .......... .......... 64% 201M 5s Step #1: 1456850K .......... .......... .......... .......... .......... 64% 207M 5s Step #1: 1456900K .......... .......... .......... .......... .......... 64% 209M 5s Step #1: 1456950K .......... .......... .......... .......... .......... 64% 162M 5s Step #1: 1457000K .......... .......... .......... .......... .......... 64% 184M 5s Step #1: 1457050K .......... .......... .......... .......... .......... 64% 176M 5s Step #1: 1457100K .......... .......... .......... .......... .......... 64% 208M 5s Step #1: 1457150K .......... .......... .......... .......... .......... 64% 176M 5s Step #1: 1457200K .......... .......... .......... .......... .......... 64% 202M 5s Step #1: 1457250K .......... .......... .......... .......... .......... 64% 189M 5s Step #1: 1457300K .......... .......... .......... .......... .......... 64% 165M 5s Step #1: 1457350K .......... .......... .......... .......... .......... 64% 182M 5s Step #1: 1457400K .......... .......... .......... .......... .......... 64% 206M 5s Step #1: 1457450K .......... .......... .......... .......... .......... 64% 208M 5s Step #1: 1457500K .......... .......... .......... .......... .......... 64% 189M 5s Step #1: 1457550K .......... .......... .......... .......... .......... 64% 177M 5s Step #1: 1457600K .......... .......... .......... .......... .......... 64% 187M 5s Step #1: 1457650K .......... .......... .......... .......... .......... 64% 203M 5s Step #1: 1457700K .......... .......... .......... .......... .......... 64% 214M 5s Step #1: 1457750K .......... .......... .......... .......... .......... 64% 173M 5s Step #1: 1457800K .......... .......... .......... .......... .......... 64% 192M 5s Step #1: 1457850K .......... .......... .......... .......... .......... 64% 180M 5s Step #1: 1457900K .......... .......... .......... .......... .......... 64% 177M 5s Step #1: 1457950K .......... .......... .......... .......... .......... 64% 164M 5s Step #1: 1458000K .......... .......... .......... .......... .......... 64% 207M 5s Step #1: 1458050K .......... .......... .......... .......... .......... 64% 194M 5s Step #1: 1458100K .......... .......... .......... .......... .......... 64% 166M 5s Step #1: 1458150K .......... .......... .......... .......... .......... 64% 162M 5s Step #1: 1458200K .......... .......... .......... .......... .......... 64% 188M 5s Step #1: 1458250K .......... .......... .......... .......... .......... 64% 198M 5s Step #1: 1458300K .......... .......... .......... .......... .......... 64% 202M 5s Step #1: 1458350K .......... .......... .......... .......... .......... 64% 170M 5s Step #1: 1458400K .......... .......... .......... .......... .......... 64% 214M 5s Step #1: 1458450K .......... .......... .......... .......... .......... 64% 194M 5s Step #1: 1458500K .......... .......... .......... .......... .......... 64% 174M 5s Step #1: 1458550K .......... .......... .......... .......... .......... 64% 180M 5s Step #1: 1458600K .......... .......... .......... .......... .......... 64% 195M 5s Step #1: 1458650K .......... .......... .......... .......... .......... 64% 201M 5s Step #1: 1458700K .......... .......... .......... .......... .......... 64% 179M 5s Step #1: 1458750K .......... .......... .......... .......... .......... 64% 171M 5s Step #1: 1458800K .......... .......... .......... .......... .......... 64% 209M 5s Step #1: 1458850K .......... .......... .......... .......... .......... 64% 187M 5s Step #1: 1458900K .......... .......... .......... .......... .......... 64% 204M 5s Step #1: 1458950K .......... .......... .......... .......... .......... 64% 165M 5s Step #1: 1459000K .......... .......... .......... .......... .......... 64% 161M 5s Step #1: 1459050K .......... .......... .......... .......... .......... 64% 204M 5s Step #1: 1459100K .......... .......... .......... .......... .......... 64% 65.9M 5s Step #1: 1459150K .......... .......... .......... .......... .......... 64% 158M 5s Step #1: 1459200K .......... .......... .......... .......... .......... 64% 199M 5s Step #1: 1459250K .......... .......... .......... .......... .......... 64% 200M 5s Step #1: 1459300K .......... .......... .......... .......... .......... 64% 193M 5s Step #1: 1459350K .......... .......... .......... .......... .......... 64% 182M 5s Step #1: 1459400K .......... .......... .......... .......... .......... 64% 180M 5s Step #1: 1459450K .......... .......... .......... .......... .......... 64% 202M 5s Step #1: 1459500K .......... .......... .......... .......... .......... 64% 201M 5s Step #1: 1459550K .......... .......... .......... .......... .......... 64% 175M 5s Step #1: 1459600K .......... .......... .......... .......... .......... 64% 181M 5s Step #1: 1459650K .......... .......... .......... .......... .......... 64% 191M 5s Step #1: 1459700K .......... .......... .......... .......... .......... 64% 197M 5s Step #1: 1459750K .......... .......... .......... .......... .......... 64% 169M 5s Step #1: 1459800K .......... .......... .......... .......... .......... 64% 193M 5s Step #1: 1459850K .......... .......... .......... .......... .......... 64% 204M 5s Step #1: 1459900K .......... .......... .......... .......... .......... 64% 181M 5s Step #1: 1459950K .......... .......... .......... .......... .......... 64% 168M 5s Step #1: 1460000K .......... .......... .......... .......... .......... 64% 200M 5s Step #1: 1460050K .......... .......... .......... .......... .......... 64% 191M 5s Step #1: 1460100K .......... .......... .......... .......... .......... 64% 189M 5s Step #1: 1460150K .......... .......... .......... .......... .......... 64% 168M 5s Step #1: 1460200K .......... .......... .......... .......... .......... 64% 193M 5s Step #1: 1460250K .......... .......... .......... .......... .......... 64% 190M 5s Step #1: 1460300K .......... .......... .......... .......... .......... 64% 201M 5s Step #1: 1460350K .......... .......... .......... .......... .......... 64% 152M 5s Step #1: 1460400K .......... .......... .......... .......... .......... 64% 175M 5s Step #1: 1460450K .......... .......... .......... .......... .......... 64% 192M 5s Step #1: 1460500K .......... .......... .......... .......... .......... 64% 210M 5s Step #1: 1460550K .......... .......... .......... .......... .......... 64% 178M 5s Step #1: 1460600K .......... .......... .......... .......... .......... 64% 208M 5s Step #1: 1460650K .......... .......... .......... .......... .......... 64% 207M 5s Step #1: 1460700K .......... .......... .......... .......... .......... 64% 203M 5s Step #1: 1460750K .......... .......... .......... .......... .......... 64% 184M 5s Step #1: 1460800K .......... .......... .......... .......... .......... 64% 182M 5s Step #1: 1460850K .......... .......... .......... .......... .......... 64% 193M 5s Step #1: 1460900K .......... .......... .......... .......... .......... 64% 194M 5s Step #1: 1460950K .......... .......... .......... .......... .......... 64% 172M 5s Step #1: 1461000K .......... .......... .......... .......... .......... 64% 206M 5s Step #1: 1461050K .......... .......... .......... .......... .......... 64% 219M 5s Step #1: 1461100K .......... .......... .......... .......... .......... 64% 200M 5s Step #1: 1461150K .......... .......... .......... .......... .......... 64% 156M 4s Step #1: 1461200K .......... .......... .......... .......... .......... 64% 198M 4s Step #1: 1461250K .......... .......... .......... .......... .......... 64% 198M 4s Step #1: 1461300K .......... .......... .......... .......... .......... 64% 205M 4s Step #1: 1461350K .......... .......... .......... .......... .......... 64% 173M 4s Step #1: 1461400K .......... .......... .......... .......... .......... 64% 178M 4s Step #1: 1461450K .......... .......... .......... .......... .......... 64% 192M 4s Step #1: 1461500K .......... .......... .......... .......... .......... 64% 183M 4s Step #1: 1461550K .......... .......... .......... .......... .......... 64% 165M 4s Step #1: 1461600K .......... .......... .......... .......... .......... 64% 189M 4s Step #1: 1461650K .......... .......... .......... .......... .......... 64% 189M 4s Step #1: 1461700K .......... .......... .......... .......... .......... 64% 200M 4s Step #1: 1461750K .......... .......... .......... .......... .......... 64% 58.4M 4s Step #1: 1461800K .......... .......... .......... .......... .......... 64% 225M 4s Step #1: 1461850K .......... .......... .......... .......... .......... 64% 193M 4s Step #1: 1461900K .......... .......... .......... .......... .......... 64% 176M 4s Step #1: 1461950K .......... .......... .......... .......... .......... 64% 165M 4s Step #1: 1462000K .......... .......... .......... .......... .......... 64% 210M 4s Step #1: 1462050K .......... .......... .......... .......... .......... 64% 216M 4s Step #1: 1462100K .......... .......... .......... .......... .......... 64% 187M 4s Step #1: 1462150K .......... .......... .......... .......... .......... 64% 174M 4s Step #1: 1462200K .......... .......... .......... .......... .......... 64% 198M 4s Step #1: 1462250K .......... .......... .......... .......... .......... 64% 161M 4s Step #1: 1462300K .......... .......... .......... .......... .......... 64% 201M 4s Step #1: 1462350K .......... .......... .......... .......... .......... 64% 167M 4s Step #1: 1462400K .......... .......... .......... .......... .......... 64% 182M 4s Step #1: 1462450K .......... .......... .......... .......... .......... 64% 188M 4s Step #1: 1462500K .......... .......... .......... .......... .......... 64% 238M 4s Step #1: 1462550K .......... .......... .......... .......... .......... 64% 220M 4s Step #1: 1462600K .......... .......... .......... .......... .......... 64% 233M 4s Step #1: 1462650K .......... .......... .......... .......... .......... 64% 209M 4s Step #1: 1462700K .......... .......... .......... .......... .......... 64% 193M 4s Step #1: 1462750K .......... .......... .......... .......... .......... 64% 146M 4s Step #1: 1462800K .......... .......... .......... .......... .......... 64% 246M 4s Step #1: 1462850K .......... .......... .......... .......... .......... 64% 247M 4s Step #1: 1462900K .......... .......... .......... .......... .......... 64% 143M 4s Step #1: 1462950K .......... .......... .......... .......... .......... 64% 143M 4s Step #1: 1463000K .......... .......... .......... .......... .......... 64% 209M 4s Step #1: 1463050K .......... .......... .......... .......... .......... 64% 192M 4s Step #1: 1463100K .......... .......... .......... .......... .......... 64% 211M 4s Step #1: 1463150K .......... .......... .......... .......... .......... 64% 177M 4s Step #1: 1463200K .......... .......... .......... .......... .......... 64% 194M 4s Step #1: 1463250K .......... .......... .......... .......... .......... 64% 174M 4s Step #1: 1463300K .......... .......... .......... .......... .......... 64% 199M 4s Step #1: 1463350K .......... .......... .......... .......... .......... 64% 174M 4s Step #1: 1463400K .......... .......... .......... .......... .......... 64% 198M 4s Step #1: 1463450K .......... .......... .......... .......... .......... 64% 176M 4s Step #1: 1463500K .......... .......... .......... .......... .......... 64% 210M 4s Step #1: 1463550K .......... .......... .......... .......... .......... 64% 178M 4s Step #1: 1463600K .......... .......... .......... .......... .......... 64% 195M 4s Step #1: 1463650K .......... .......... .......... .......... .......... 64% 189M 4s Step #1: 1463700K .......... .......... .......... .......... .......... 64% 179M 4s Step #1: 1463750K .......... .......... .......... .......... .......... 64% 181M 4s Step #1: 1463800K .......... .......... .......... .......... .......... 64% 184M 4s Step #1: 1463850K .......... .......... .......... .......... .......... 64% 189M 4s Step #1: 1463900K .......... .......... .......... .......... .......... 64% 199M 4s Step #1: 1463950K .......... .......... .......... .......... .......... 64% 176M 4s Step #1: 1464000K .......... .......... .......... .......... .......... 64% 169M 4s Step #1: 1464050K .......... .......... .......... .......... .......... 64% 190M 4s Step #1: 1464100K .......... .......... .......... .......... .......... 64% 202M 4s Step #1: 1464150K .......... .......... .......... .......... .......... 64% 178M 4s Step #1: 1464200K .......... .......... .......... .......... .......... 64% 223M 4s Step #1: 1464250K .......... .......... .......... .......... .......... 64% 183M 4s Step #1: 1464300K .......... .......... .......... .......... .......... 64% 196M 4s Step #1: 1464350K .......... .......... .......... .......... .......... 65% 173M 4s Step #1: 1464400K .......... .......... .......... .......... .......... 65% 192M 4s Step #1: 1464450K .......... .......... .......... .......... .......... 65% 192M 4s Step #1: 1464500K .......... .......... .......... .......... .......... 65% 204M 4s Step #1: 1464550K .......... .......... .......... .......... .......... 65% 63.8M 4s Step #1: 1464600K .......... .......... .......... .......... .......... 65% 219M 4s Step #1: 1464650K .......... .......... .......... .......... .......... 65% 199M 4s Step #1: 1464700K .......... .......... .......... .......... .......... 65% 208M 4s Step #1: 1464750K .......... .......... .......... .......... .......... 65% 162M 4s Step #1: 1464800K .......... .......... .......... .......... .......... 65% 204M 4s Step #1: 1464850K .......... .......... .......... .......... .......... 65% 220M 4s Step #1: 1464900K .......... .......... .......... .......... .......... 65% 196M 4s Step #1: 1464950K .......... .......... .......... .......... .......... 65% 179M 4s Step #1: 1465000K .......... .......... .......... .......... .......... 65% 196M 4s Step #1: 1465050K .......... .......... .......... .......... .......... 65% 207M 4s Step #1: 1465100K .......... .......... .......... .......... .......... 65% 208M 4s Step #1: 1465150K .......... .......... .......... .......... .......... 65% 171M 4s Step #1: 1465200K .......... .......... .......... .......... .......... 65% 196M 4s Step #1: 1465250K .......... .......... .......... .......... .......... 65% 188M 4s Step #1: 1465300K .......... .......... .......... .......... .......... 65% 183M 4s Step #1: 1465350K .......... .......... .......... .......... .......... 65% 181M 4s Step #1: 1465400K .......... .......... .......... .......... .......... 65% 200M 4s Step #1: 1465450K .......... .......... .......... .......... .......... 65% 216M 4s Step #1: 1465500K .......... .......... .......... .......... .......... 65% 178M 4s Step #1: 1465550K .......... .......... .......... .......... .......... 65% 175M 4s Step #1: 1465600K .......... .......... .......... .......... .......... 65% 215M 4s Step #1: 1465650K .......... .......... .......... .......... .......... 65% 192M 4s Step #1: 1465700K .......... .......... .......... .......... .......... 65% 195M 4s Step #1: 1465750K .......... .......... .......... .......... .......... 65% 174M 4s Step #1: 1465800K .......... .......... .......... .......... .......... 65% 180M 4s Step #1: 1465850K .......... .......... .......... .......... .......... 65% 205M 4s Step #1: 1465900K .......... .......... .......... .......... .......... 65% 195M 4s Step #1: 1465950K .......... .......... .......... .......... .......... 65% 167M 4s Step #1: 1466000K .......... .......... .......... .......... .......... 65% 191M 4s Step #1: 1466050K .......... .......... .......... .......... .......... 65% 229M 4s Step #1: 1466100K .......... .......... .......... .......... .......... 65% 208M 4s Step #1: 1466150K .......... .......... .......... .......... .......... 65% 168M 4s Step #1: 1466200K .......... .......... .......... .......... .......... 65% 185M 4s Step #1: 1466250K .......... .......... .......... .......... .......... 65% 209M 4s Step #1: 1466300K .......... .......... .......... .......... .......... 65% 184M 4s Step #1: 1466350K .......... .......... .......... .......... .......... 65% 176M 4s Step #1: 1466400K .......... .......... .......... .......... .......... 65% 210M 4s Step #1: 1466450K .......... .......... .......... .......... .......... 65% 188M 4s Step #1: 1466500K .......... .......... .......... .......... .......... 65% 212M 4s Step #1: 1466550K .......... .......... .......... .......... .......... 65% 186M 4s Step #1: 1466600K .......... .......... .......... .......... .......... 65% 67.9M 4s Step #1: 1466650K .......... .......... .......... .......... .......... 65% 201M 4s Step #1: 1466700K .......... .......... .......... .......... .......... 65% 211M 4s Step #1: 1466750K .......... .......... .......... .......... .......... 65% 194M 4s Step #1: 1466800K .......... .......... .......... .......... .......... 65% 202M 4s Step #1: 1466850K .......... .......... .......... .......... .......... 65% 217M 4s Step #1: 1466900K .......... .......... .......... .......... .......... 65% 196M 4s Step #1: 1466950K .......... .......... .......... .......... .......... 65% 179M 4s Step #1: 1467000K .......... .......... .......... .......... .......... 65% 214M 4s Step #1: 1467050K .......... .......... .......... .......... .......... 65% 199M 4s Step #1: 1467100K .......... .......... .......... .......... .......... 65% 195M 4s Step #1: 1467150K .......... .......... .......... .......... .......... 65% 170M 4s Step #1: 1467200K .......... .......... .......... .......... .......... 65% 206M 4s Step #1: 1467250K .......... .......... .......... .......... .......... 65% 191M 4s Step #1: 1467300K .......... .......... .......... .......... .......... 65% 199M 4s Step #1: 1467350K .......... .......... .......... .......... .......... 65% 189M 4s Step #1: 1467400K .......... .......... .......... .......... .......... 65% 176M 4s Step #1: 1467450K .......... .......... .......... .......... .......... 65% 212M 4s Step #1: 1467500K .......... .......... .......... .......... .......... 65% 195M 4s Step #1: 1467550K .......... .......... .......... .......... .......... 65% 168M 4s Step #1: 1467600K .......... .......... .......... .......... .......... 65% 229M 4s Step #1: 1467650K .......... .......... .......... .......... .......... 65% 190M 4s Step #1: 1467700K .......... .......... .......... .......... .......... 65% 194M 4s Step #1: 1467750K .......... .......... .......... .......... .......... 65% 166M 4s Step #1: 1467800K .......... .......... .......... .......... .......... 65% 189M 4s Step #1: 1467850K .......... .......... .......... .......... .......... 65% 208M 4s Step #1: 1467900K .......... .......... .......... .......... .......... 65% 206M 4s Step #1: 1467950K .......... .......... .......... .......... .......... 65% 152M 4s Step #1: 1468000K .......... .......... .......... .......... .......... 65% 200M 4s Step #1: 1468050K .......... .......... .......... .......... .......... 65% 180M 4s Step #1: 1468100K .......... .......... .......... .......... .......... 65% 201M 4s Step #1: 1468150K .......... .......... .......... .......... .......... 65% 171M 4s Step #1: 1468200K .......... .......... .......... .......... .......... 65% 204M 4s Step #1: 1468250K .......... .......... .......... .......... .......... 65% 194M 4s Step #1: 1468300K .......... .......... .......... .......... .......... 65% 196M 4s Step #1: 1468350K .......... .......... .......... .......... .......... 65% 168M 4s Step #1: 1468400K .......... .......... .......... .......... .......... 65% 205M 4s Step #1: 1468450K .......... .......... .......... .......... .......... 65% 207M 4s Step #1: 1468500K .......... .......... .......... .......... .......... 65% 191M 4s Step #1: 1468550K .......... .......... .......... .......... .......... 65% 182M 4s Step #1: 1468600K .......... .......... .......... .......... .......... 65% 190M 4s Step #1: 1468650K .......... .......... .......... .......... .......... 65% 66.9M 4s Step #1: 1468700K .......... .......... .......... .......... .......... 65% 203M 4s Step #1: 1468750K .......... .......... .......... .......... .......... 65% 171M 4s Step #1: 1468800K .......... .......... .......... .......... .......... 65% 207M 4s Step #1: 1468850K .......... .......... .......... .......... .......... 65% 175M 4s Step #1: 1468900K .......... .......... .......... .......... .......... 65% 209M 4s Step #1: 1468950K .......... .......... .......... .......... .......... 65% 178M 4s Step #1: 1469000K .......... .......... .......... .......... .......... 65% 199M 4s Step #1: 1469050K .......... .......... .......... .......... .......... 65% 179M 4s Step #1: 1469100K .......... .......... .......... .......... .......... 65% 188M 4s Step #1: 1469150K .......... .......... .......... .......... .......... 65% 171M 4s Step #1: 1469200K .......... .......... .......... .......... .......... 65% 215M 4s Step #1: 1469250K .......... .......... .......... .......... .......... 65% 203M 4s Step #1: 1469300K .......... .......... .......... .......... .......... 65% 187M 4s Step #1: 1469350K .......... .......... .......... .......... .......... 65% 172M 4s Step #1: 1469400K .......... .......... .......... .......... .......... 65% 205M 4s Step #1: 1469450K .......... .......... .......... .......... .......... 65% 206M 4s Step #1: 1469500K .......... .......... .......... .......... .......... 65% 203M 4s Step #1: 1469550K .......... .......... .......... .......... .......... 65% 164M 4s Step #1: 1469600K .......... .......... .......... .......... .......... 65% 169M 4s Step #1: 1469650K .......... .......... .......... .......... .......... 65% 190M 4s Step #1: 1469700K .......... .......... .......... .......... .......... 65% 211M 4s Step #1: 1469750K .......... .......... .......... .......... .......... 65% 182M 4s Step #1: 1469800K .......... .......... .......... .......... .......... 65% 189M 4s Step #1: 1469850K .......... .......... .......... .......... .......... 65% 188M 4s Step #1: 1469900K .......... .......... .......... .......... .......... 65% 207M 4s Step #1: 1469950K .......... .......... .......... .......... .......... 65% 175M 4s Step #1: 1470000K .......... .......... .......... .......... .......... 65% 199M 4s Step #1: 1470050K .......... .......... .......... .......... .......... 65% 200M 4s Step #1: 1470100K .......... .......... .......... .......... .......... 65% 190M 4s Step #1: 1470150K .......... .......... .......... .......... .......... 65% 183M 4s Step #1: 1470200K .......... .......... .......... .......... .......... 65% 179M 4s Step #1: 1470250K .......... .......... .......... .......... .......... 65% 203M 4s Step #1: 1470300K .......... .......... .......... .......... .......... 65% 205M 4s Step #1: 1470350K .......... .......... .......... .......... .......... 65% 160M 4s Step #1: 1470400K .......... .......... .......... .......... .......... 65% 166M 4s Step #1: 1470450K .......... .......... .......... .......... .......... 65% 186M 4s Step #1: 1470500K .......... .......... .......... .......... .......... 65% 191M 4s Step #1: 1470550K .......... .......... .......... .......... .......... 65% 174M 4s Step #1: 1470600K .......... .......... .......... .......... .......... 65% 210M 4s Step #1: 1470650K .......... .......... .......... .......... .......... 65% 182M 4s Step #1: 1470700K .......... .......... .......... .......... .......... 65% 67.3M 4s Step #1: 1470750K .......... .......... .......... .......... .......... 65% 178M 4s Step #1: 1470800K .......... .......... .......... .......... .......... 65% 211M 4s Step #1: 1470850K .......... .......... .......... .......... .......... 65% 210M 4s Step #1: 1470900K .......... .......... .......... .......... .......... 65% 182M 4s Step #1: 1470950K .......... .......... .......... .......... .......... 65% 182M 4s Step #1: 1471000K .......... .......... .......... .......... .......... 65% 209M 4s Step #1: 1471050K .......... .......... .......... .......... .......... 65% 193M 4s Step #1: 1471100K .......... .......... .......... .......... .......... 65% 190M 4s Step #1: 1471150K .......... .......... .......... .......... .......... 65% 179M 4s Step #1: 1471200K .......... .......... .......... .......... .......... 65% 200M 4s Step #1: 1471250K .......... .......... .......... .......... .......... 65% 189M 4s Step #1: 1471300K .......... .......... .......... .......... .......... 65% 193M 4s Step #1: 1471350K .......... .......... .......... .......... .......... 65% 203M 4s Step #1: 1471400K .......... .......... .......... .......... .......... 65% 237M 4s Step #1: 1471450K .......... .......... .......... .......... .......... 65% 247M 4s Step #1: 1471500K .......... .......... .......... .......... .......... 65% 228M 4s Step #1: 1471550K .......... .......... .......... .......... .......... 65% 186M 4s Step #1: 1471600K .......... .......... .......... .......... .......... 65% 237M 4s Step #1: 1471650K .......... .......... .......... .......... .......... 65% 240M 4s Step #1: 1471700K .......... .......... .......... .......... .......... 65% 245M 4s Step #1: 1471750K .......... .......... .......... .......... .......... 65% 210M 4s Step #1: 1471800K .......... .......... .......... .......... .......... 65% 236M 4s Step #1: 1471850K .......... .......... .......... .......... .......... 65% 245M 4s Step #1: 1471900K .......... .......... .......... .......... .......... 65% 225M 4s Step #1: 1471950K .......... .......... .......... .......... .......... 65% 182M 4s Step #1: 1472000K .......... .......... .......... .......... .......... 65% 144M 4s Step #1: 1472050K .......... .......... .......... .......... .......... 65% 208M 4s Step #1: 1472100K .......... .......... .......... .......... .......... 65% 189M 4s Step #1: 1472150K .......... .......... .......... .......... .......... 65% 195M 4s Step #1: 1472200K .......... .......... .......... .......... .......... 65% 190M 4s Step #1: 1472250K .......... .......... .......... .......... .......... 65% 201M 4s Step #1: 1472300K .......... .......... .......... .......... .......... 65% 184M 4s Step #1: 1472350K .......... .......... .......... .......... .......... 65% 159M 4s Step #1: 1472400K .......... .......... .......... .......... .......... 65% 185M 4s Step #1: 1472450K .......... .......... .......... .......... .......... 65% 203M 4s Step #1: 1472500K .......... .......... .......... .......... .......... 65% 206M 4s Step #1: 1472550K .......... .......... .......... .......... .......... 65% 188M 4s Step #1: 1472600K .......... .......... .......... .......... .......... 65% 210M 4s Step #1: 1472650K .......... .......... .......... .......... .......... 65% 208M 4s Step #1: 1472700K .......... .......... .......... .......... .......... 65% 174M 4s Step #1: 1472750K .......... .......... .......... .......... .......... 65% 62.3M 4s Step #1: 1472800K .......... .......... .......... .......... .......... 65% 200M 4s Step #1: 1472850K .......... .......... .......... .......... .......... 65% 213M 4s Step #1: 1472900K .......... .......... .......... .......... .......... 65% 202M 4s Step #1: 1472950K .......... .......... .......... .......... .......... 65% 181M 4s Step #1: 1473000K .......... .......... .......... .......... .......... 65% 209M 4s Step #1: 1473050K .......... .......... .......... .......... .......... 65% 209M 4s Step #1: 1473100K .......... .......... .......... .......... .......... 65% 221M 4s Step #1: 1473150K .......... .......... .......... .......... .......... 65% 184M 4s Step #1: 1473200K .......... .......... .......... .......... .......... 65% 163M 4s Step #1: 1473250K .......... .......... .......... .......... .......... 65% 210M 4s Step #1: 1473300K .......... .......... .......... .......... .......... 65% 184M 4s Step #1: 1473350K .......... .......... .......... .......... .......... 65% 169M 4s Step #1: 1473400K .......... .......... .......... .......... .......... 65% 202M 4s Step #1: 1473450K .......... .......... .......... .......... .......... 65% 194M 4s Step #1: 1473500K .......... .......... .......... .......... .......... 65% 213M 4s Step #1: 1473550K .......... .......... .......... .......... .......... 65% 171M 4s Step #1: 1473600K .......... .......... .......... .......... .......... 65% 212M 4s Step #1: 1473650K .......... .......... .......... .......... .......... 65% 207M 4s Step #1: 1473700K .......... .......... .......... .......... .......... 65% 181M 4s Step #1: 1473750K .......... .......... .......... .......... .......... 65% 184M 4s Step #1: 1473800K .......... .......... .......... .......... .......... 65% 177M 4s Step #1: 1473850K .......... .......... .......... .......... .......... 65% 186M 4s Step #1: 1473900K .......... .......... .......... .......... .......... 65% 221M 4s Step #1: 1473950K .......... .......... .......... .......... .......... 65% 154M 4s Step #1: 1474000K .......... .......... .......... .......... .......... 65% 192M 4s Step #1: 1474050K .......... .......... .......... .......... .......... 65% 193M 4s Step #1: 1474100K .......... .......... .......... .......... .......... 65% 204M 4s Step #1: 1474150K .......... .......... .......... .......... .......... 65% 182M 4s Step #1: 1474200K .......... .......... .......... .......... .......... 65% 177M 4s Step #1: 1474250K .......... .......... .......... .......... .......... 65% 201M 4s Step #1: 1474300K .......... .......... .......... .......... .......... 65% 190M 4s Step #1: 1474350K .......... .......... .......... .......... .......... 65% 170M 4s Step #1: 1474400K .......... .......... .......... .......... .......... 65% 217M 4s Step #1: 1474450K .......... .......... .......... .......... .......... 65% 195M 4s Step #1: 1474500K .......... .......... .......... .......... .......... 65% 213M 4s Step #1: 1474550K .......... .......... .......... .......... .......... 65% 176M 4s Step #1: 1474600K .......... .......... .......... .......... .......... 65% 198M 4s Step #1: 1474650K .......... .......... .......... .......... .......... 65% 199M 4s Step #1: 1474700K .......... .......... .......... .......... .......... 65% 211M 4s Step #1: 1474750K .......... .......... .......... .......... .......... 65% 163M 4s Step #1: 1474800K .......... .......... .......... .......... .......... 65% 69.5M 4s Step #1: 1474850K .......... .......... .......... .......... .......... 65% 207M 4s Step #1: 1474900K .......... .......... .......... .......... .......... 65% 204M 4s Step #1: 1474950K .......... .......... .......... .......... .......... 65% 199M 4s Step #1: 1475000K .......... .......... .......... .......... .......... 65% 191M 4s Step #1: 1475050K .......... .......... .......... .......... .......... 65% 219M 4s Step #1: 1475100K .......... .......... .......... .......... .......... 65% 212M 4s Step #1: 1475150K .......... .......... .......... .......... .......... 65% 187M 4s Step #1: 1475200K .......... .......... .......... .......... .......... 65% 218M 4s Step #1: 1475250K .......... .......... .......... .......... .......... 65% 194M 4s Step #1: 1475300K .......... .......... .......... .......... .......... 65% 184M 4s Step #1: 1475350K .......... .......... .......... .......... .......... 65% 186M 4s Step #1: 1475400K .......... .......... .......... .......... .......... 65% 216M 4s Step #1: 1475450K .......... .......... .......... .......... .......... 65% 214M 4s Step #1: 1475500K .......... .......... .......... .......... .......... 65% 185M 4s Step #1: 1475550K .......... .......... .......... .......... .......... 65% 171M 4s Step #1: 1475600K .......... .......... .......... .......... .......... 65% 208M 4s Step #1: 1475650K .......... .......... .......... .......... .......... 65% 205M 4s Step #1: 1475700K .......... .......... .......... .......... .......... 65% 205M 4s Step #1: 1475750K .......... .......... .......... .......... .......... 65% 167M 4s Step #1: 1475800K .......... .......... .......... .......... .......... 65% 198M 4s Step #1: 1475850K .......... .......... .......... .......... .......... 65% 207M 4s Step #1: 1475900K .......... .......... .......... .......... .......... 65% 202M 4s Step #1: 1475950K .......... .......... .......... .......... .......... 65% 174M 4s Step #1: 1476000K .......... .......... .......... .......... .......... 65% 185M 4s Step #1: 1476050K .......... .......... .......... .......... .......... 65% 214M 4s Step #1: 1476100K .......... .......... .......... .......... .......... 65% 174M 4s Step #1: 1476150K .......... .......... .......... .......... .......... 65% 185M 4s Step #1: 1476200K .......... .......... .......... .......... .......... 65% 187M 4s Step #1: 1476250K .......... .......... .......... .......... .......... 65% 184M 4s Step #1: 1476300K .......... .......... .......... .......... .......... 65% 208M 4s Step #1: 1476350K .......... .......... .......... .......... .......... 65% 170M 4s Step #1: 1476400K .......... .......... .......... .......... .......... 65% 200M 4s Step #1: 1476450K .......... .......... .......... .......... .......... 65% 194M 4s Step #1: 1476500K .......... .......... .......... .......... .......... 65% 182M 4s Step #1: 1476550K .......... .......... .......... .......... .......... 65% 173M 4s Step #1: 1476600K .......... .......... .......... .......... .......... 65% 200M 4s Step #1: 1476650K .......... .......... .......... .......... .......... 65% 202M 4s Step #1: 1476700K .......... .......... .......... .......... .......... 65% 202M 4s Step #1: 1476750K .......... .......... .......... .......... .......... 65% 183M 4s Step #1: 1476800K .......... .......... .......... .......... .......... 65% 182M 4s Step #1: 1476850K .......... .......... .......... .......... .......... 65% 69.3M 4s Step #1: 1476900K .......... .......... .......... .......... .......... 65% 217M 4s Step #1: 1476950K .......... .......... .......... .......... .......... 65% 176M 4s Step #1: 1477000K .......... .......... .......... .......... .......... 65% 215M 4s Step #1: 1477050K .......... .......... .......... .......... .......... 65% 198M 4s Step #1: 1477100K .......... .......... .......... .......... .......... 65% 204M 4s Step #1: 1477150K .......... .......... .......... .......... .......... 65% 165M 4s Step #1: 1477200K .......... .......... .......... .......... .......... 65% 194M 4s Step #1: 1477250K .......... .......... .......... .......... .......... 65% 186M 4s Step #1: 1477300K .......... .......... .......... .......... .......... 65% 207M 4s Step #1: 1477350K .......... .......... .......... .......... .......... 65% 180M 4s Step #1: 1477400K .......... .......... .......... .......... .......... 65% 192M 4s Step #1: 1477450K .......... .......... .......... .......... .......... 65% 194M 4s Step #1: 1477500K .......... .......... .......... .......... .......... 65% 201M 4s Step #1: 1477550K .......... .......... .......... .......... .......... 65% 151M 4s Step #1: 1477600K .......... .......... .......... .......... .......... 65% 188M 4s Step #1: 1477650K .......... .......... .......... .......... .......... 65% 217M 4s Step #1: 1477700K .......... .......... .......... .......... .......... 65% 198M 4s Step #1: 1477750K .......... .......... .......... .......... .......... 65% 172M 4s Step #1: 1477800K .......... .......... .......... .......... .......... 65% 194M 4s Step #1: 1477850K .......... .......... .......... .......... .......... 65% 213M 4s Step #1: 1477900K .......... .......... .......... .......... .......... 65% 202M 4s Step #1: 1477950K .......... .......... .......... .......... .......... 65% 162M 4s Step #1: 1478000K .......... .......... .......... .......... .......... 65% 201M 4s Step #1: 1478050K .......... .......... .......... .......... .......... 65% 187M 4s Step #1: 1478100K .......... .......... .......... .......... .......... 65% 198M 4s Step #1: 1478150K .......... .......... .......... .......... .......... 65% 163M 4s Step #1: 1478200K .......... .......... .......... .......... .......... 65% 202M 4s Step #1: 1478250K .......... .......... .......... .......... .......... 65% 204M 4s Step #1: 1478300K .......... .......... .......... .......... .......... 65% 181M 4s Step #1: 1478350K .......... .......... .......... .......... .......... 65% 155M 4s Step #1: 1478400K .......... .......... .......... .......... .......... 65% 209M 4s Step #1: 1478450K .......... .......... .......... .......... .......... 65% 193M 4s Step #1: 1478500K .......... .......... .......... .......... .......... 65% 180M 4s Step #1: 1478550K .......... .......... .......... .......... .......... 65% 187M 4s Step #1: 1478600K .......... .......... .......... .......... .......... 65% 187M 4s Step #1: 1478650K .......... .......... .......... .......... .......... 65% 207M 4s Step #1: 1478700K .......... .......... .......... .......... .......... 65% 193M 4s Step #1: 1478750K .......... .......... .......... .......... .......... 65% 165M 4s Step #1: 1478800K .......... .......... .......... .......... .......... 65% 182M 4s Step #1: 1478850K .......... .......... .......... .......... .......... 65% 210M 4s Step #1: 1478900K .......... .......... .......... .......... .......... 65% 71.0M 4s Step #1: 1478950K .......... .......... .......... .......... .......... 65% 155M 4s Step #1: 1479000K .......... .......... .......... .......... .......... 65% 211M 4s Step #1: 1479050K .......... .......... .......... .......... .......... 65% 197M 4s Step #1: 1479100K .......... .......... .......... .......... .......... 65% 170M 4s Step #1: 1479150K .......... .......... .......... .......... .......... 65% 184M 4s Step #1: 1479200K .......... .......... .......... .......... .......... 65% 208M 4s Step #1: 1479250K .......... .......... .......... .......... .......... 65% 217M 4s Step #1: 1479300K .......... .......... .......... .......... .......... 65% 200M 4s Step #1: 1479350K .......... .......... .......... .......... .......... 65% 151M 4s Step #1: 1479400K .......... .......... .......... .......... .......... 65% 193M 4s Step #1: 1479450K .......... .......... .......... .......... .......... 65% 190M 4s Step #1: 1479500K .......... .......... .......... .......... .......... 65% 202M 4s Step #1: 1479550K .......... .......... .......... .......... .......... 65% 164M 4s Step #1: 1479600K .......... .......... .......... .......... .......... 65% 193M 4s Step #1: 1479650K .......... .......... .......... .......... .......... 65% 206M 4s Step #1: 1479700K .......... .......... .......... .......... .......... 65% 210M 4s Step #1: 1479750K .......... .......... .......... .......... .......... 65% 176M 4s Step #1: 1479800K .......... .......... .......... .......... .......... 65% 189M 4s Step #1: 1479850K .......... .......... .......... .......... .......... 65% 191M 4s Step #1: 1479900K .......... .......... .......... .......... .......... 65% 204M 4s Step #1: 1479950K .......... .......... .......... .......... .......... 65% 173M 4s Step #1: 1480000K .......... .......... .......... .......... .......... 65% 210M 4s Step #1: 1480050K .......... .......... .......... .......... .......... 65% 194M 4s Step #1: 1480100K .......... .......... .......... .......... .......... 65% 196M 4s Step #1: 1480150K .......... .......... .......... .......... .......... 65% 184M 4s Step #1: 1480200K .......... .......... .......... .......... .......... 65% 205M 4s Step #1: 1480250K .......... .......... .......... .......... .......... 65% 198M 4s Step #1: 1480300K .......... .......... .......... .......... .......... 65% 208M 4s Step #1: 1480350K .......... .......... .......... .......... .......... 65% 156M 4s Step #1: 1480400K .......... .......... .......... .......... .......... 65% 204M 4s Step #1: 1480450K .......... .......... .......... .......... .......... 65% 203M 4s Step #1: 1480500K .......... .......... .......... .......... .......... 65% 206M 4s Step #1: 1480550K .......... .......... .......... .......... .......... 65% 179M 4s Step #1: 1480600K .......... .......... .......... .......... .......... 65% 192M 4s Step #1: 1480650K .......... .......... .......... .......... .......... 65% 198M 4s Step #1: 1480700K .......... .......... .......... .......... .......... 65% 198M 4s Step #1: 1480750K .......... .......... .......... .......... .......... 65% 174M 4s Step #1: 1480800K .......... .......... .......... .......... .......... 65% 209M 4s Step #1: 1480850K .......... .......... .......... .......... .......... 65% 187M 4s Step #1: 1480900K .......... .......... .......... .......... .......... 65% 201M 4s Step #1: 1480950K .......... .......... .......... .......... .......... 65% 64.8M 4s Step #1: 1481000K .......... .......... .......... .......... .......... 65% 205M 4s Step #1: 1481050K .......... .......... .......... .......... .......... 65% 195M 4s Step #1: 1481100K .......... .......... .......... .......... .......... 65% 213M 4s Step #1: 1481150K .......... .......... .......... .......... .......... 65% 163M 4s Step #1: 1481200K .......... .......... .......... .......... .......... 65% 207M 4s Step #1: 1481250K .......... .......... .......... .......... .......... 65% 189M 4s Step #1: 1481300K .......... .......... .......... .......... .......... 65% 206M 4s Step #1: 1481350K .......... .......... .......... .......... .......... 65% 168M 4s Step #1: 1481400K .......... .......... .......... .......... .......... 65% 193M 4s Step #1: 1481450K .......... .......... .......... .......... .......... 65% 182M 4s Step #1: 1481500K .......... .......... .......... .......... .......... 65% 197M 4s Step #1: 1481550K .......... .......... .......... .......... .......... 65% 176M 4s Step #1: 1481600K .......... .......... .......... .......... .......... 65% 214M 4s Step #1: 1481650K .......... .......... .......... .......... .......... 65% 183M 4s Step #1: 1481700K .......... .......... .......... .......... .......... 65% 187M 4s Step #1: 1481750K .......... .......... .......... .......... .......... 65% 185M 4s Step #1: 1481800K .......... .......... .......... .......... .......... 65% 210M 4s Step #1: 1481850K .......... .......... .......... .......... .......... 65% 210M 4s Step #1: 1481900K .......... .......... .......... .......... .......... 65% 193M 4s Step #1: 1481950K .......... .......... .......... .......... .......... 65% 163M 4s Step #1: 1482000K .......... .......... .......... .......... .......... 65% 191M 4s Step #1: 1482050K .......... .......... .......... .......... .......... 65% 202M 4s Step #1: 1482100K .......... .......... .......... .......... .......... 65% 194M 4s Step #1: 1482150K .......... .......... .......... .......... .......... 65% 150M 4s Step #1: 1482200K .......... .......... .......... .......... .......... 65% 208M 4s Step #1: 1482250K .......... .......... .......... .......... .......... 65% 191M 4s Step #1: 1482300K .......... .......... .......... .......... .......... 65% 191M 4s Step #1: 1482350K .......... .......... .......... .......... .......... 65% 167M 4s Step #1: 1482400K .......... .......... .......... .......... .......... 65% 192M 4s Step #1: 1482450K .......... .......... .......... .......... .......... 65% 201M 4s Step #1: 1482500K .......... .......... .......... .......... .......... 65% 198M 4s Step #1: 1482550K .......... .......... .......... .......... .......... 65% 188M 4s Step #1: 1482600K .......... .......... .......... .......... .......... 65% 198M 4s Step #1: 1482650K .......... .......... .......... .......... .......... 65% 198M 4s Step #1: 1482700K .......... .......... .......... .......... .......... 65% 210M 4s Step #1: 1482750K .......... .......... .......... .......... .......... 65% 174M 4s Step #1: 1482800K .......... .......... .......... .......... .......... 65% 196M 4s Step #1: 1482850K .......... .......... .......... .......... .......... 65% 213M 4s Step #1: 1482900K .......... .......... .......... .......... .......... 65% 192M 4s Step #1: 1482950K .......... .......... .......... .......... .......... 65% 174M 4s Step #1: 1483000K .......... .......... .......... .......... .......... 65% 66.1M 4s Step #1: 1483050K .......... .......... .......... .......... .......... 65% 203M 4s Step #1: 1483100K .......... .......... .......... .......... .......... 65% 194M 4s Step #1: 1483150K .......... .......... .......... .......... .......... 65% 164M 4s Step #1: 1483200K .......... .......... .......... .......... .......... 65% 204M 4s Step #1: 1483250K .......... .......... .......... .......... .......... 65% 214M 4s Step #1: 1483300K .......... .......... .......... .......... .......... 65% 185M 4s Step #1: 1483350K .......... .......... .......... .......... .......... 65% 160M 4s Step #1: 1483400K .......... .......... .......... .......... .......... 65% 214M 4s Step #1: 1483450K .......... .......... .......... .......... .......... 65% 185M 4s Step #1: 1483500K .......... .......... .......... .......... .......... 65% 217M 4s Step #1: 1483550K .......... .......... .......... .......... .......... 65% 178M 4s Step #1: 1483600K .......... .......... .......... .......... .......... 65% 200M 4s Step #1: 1483650K .......... .......... .......... .......... .......... 65% 205M 4s Step #1: 1483700K .......... .......... .......... .......... .......... 65% 194M 4s Step #1: 1483750K .......... .......... .......... .......... .......... 65% 185M 4s Step #1: 1483800K .......... .......... .......... .......... .......... 65% 204M 4s Step #1: 1483850K .......... .......... .......... .......... .......... 65% 205M 4s Step #1: 1483900K .......... .......... .......... .......... .......... 65% 187M 4s Step #1: 1483950K .......... .......... .......... .......... .......... 65% 138M 4s Step #1: 1484000K .......... .......... .......... .......... .......... 65% 199M 4s Step #1: 1484050K .......... .......... .......... .......... .......... 65% 171M 4s Step #1: 1484100K .......... .......... .......... .......... .......... 65% 192M 4s Step #1: 1484150K .......... .......... .......... .......... .......... 65% 182M 4s Step #1: 1484200K .......... .......... .......... .......... .......... 65% 194M 4s Step #1: 1484250K .......... .......... .......... .......... .......... 65% 200M 4s Step #1: 1484300K .......... .......... .......... .......... .......... 65% 207M 4s Step #1: 1484350K .......... .......... .......... .......... .......... 65% 170M 4s Step #1: 1484400K .......... .......... .......... .......... .......... 65% 210M 4s Step #1: 1484450K .......... .......... .......... .......... .......... 65% 203M 4s Step #1: 1484500K .......... .......... .......... .......... .......... 65% 194M 4s Step #1: 1484550K .......... .......... .......... .......... .......... 65% 179M 4s Step #1: 1484600K .......... .......... .......... .......... .......... 65% 206M 4s Step #1: 1484650K .......... .......... .......... .......... .......... 65% 201M 4s Step #1: 1484700K .......... .......... .......... .......... .......... 65% 192M 4s Step #1: 1484750K .......... .......... .......... .......... .......... 65% 177M 4s Step #1: 1484800K .......... .......... .......... .......... .......... 65% 197M 4s Step #1: 1484850K .......... .......... .......... .......... .......... 65% 195M 4s Step #1: 1484900K .......... .......... .......... .......... .......... 65% 206M 4s Step #1: 1484950K .......... .......... .......... .......... .......... 65% 192M 4s Step #1: 1485000K .......... .......... .......... .......... .......... 65% 184M 4s Step #1: 1485050K .......... .......... .......... .......... .......... 65% 68.8M 4s Step #1: 1485100K .......... .......... .......... .......... .......... 65% 189M 4s Step #1: 1485150K .......... .......... .......... .......... .......... 65% 144M 4s Step #1: 1485200K .......... .......... .......... .......... .......... 65% 196M 4s Step #1: 1485250K .......... .......... .......... .......... .......... 65% 188M 4s Step #1: 1485300K .......... .......... .......... .......... .......... 65% 212M 4s Step #1: 1485350K .......... .......... .......... .......... .......... 65% 182M 4s Step #1: 1485400K .......... .......... .......... .......... .......... 65% 198M 4s Step #1: 1485450K .......... .......... .......... .......... .......... 65% 212M 4s Step #1: 1485500K .......... .......... .......... .......... .......... 65% 184M 4s Step #1: 1485550K .......... .......... .......... .......... .......... 65% 174M 4s Step #1: 1485600K .......... .......... .......... .......... .......... 65% 212M 4s Step #1: 1485650K .......... .......... .......... .......... .......... 65% 209M 4s Step #1: 1485700K .......... .......... .......... .......... .......... 65% 215M 4s Step #1: 1485750K .......... .......... .......... .......... .......... 65% 166M 4s Step #1: 1485800K .......... .......... .......... .......... .......... 65% 195M 4s Step #1: 1485850K .......... .......... .......... .......... .......... 65% 190M 4s Step #1: 1485900K .......... .......... .......... .......... .......... 65% 215M 4s Step #1: 1485950K .......... .......... .......... .......... .......... 65% 164M 4s Step #1: 1486000K .......... .......... .......... .......... .......... 65% 197M 4s Step #1: 1486050K .......... .......... .......... .......... .......... 65% 209M 4s Step #1: 1486100K .......... .......... .......... .......... .......... 65% 202M 4s Step #1: 1486150K .......... .......... .......... .......... .......... 65% 157M 4s Step #1: 1486200K .......... .......... .......... .......... .......... 65% 207M 4s Step #1: 1486250K .......... .......... .......... .......... .......... 65% 208M 4s Step #1: 1486300K .......... .......... .......... .......... .......... 65% 208M 4s Step #1: 1486350K .......... .......... .......... .......... .......... 65% 168M 4s Step #1: 1486400K .......... .......... .......... .......... .......... 65% 186M 4s Step #1: 1486450K .......... .......... .......... .......... .......... 65% 207M 4s Step #1: 1486500K .......... .......... .......... .......... .......... 65% 199M 4s Step #1: 1486550K .......... .......... .......... .......... .......... 65% 180M 4s Step #1: 1486600K .......... .......... .......... .......... .......... 65% 192M 4s Step #1: 1486650K .......... .......... .......... .......... .......... 65% 208M 4s Step #1: 1486700K .......... .......... .......... .......... .......... 65% 211M 4s Step #1: 1486750K .......... .......... .......... .......... .......... 65% 158M 4s Step #1: 1486800K .......... .......... .......... .......... .......... 65% 208M 4s Step #1: 1486850K .......... .......... .......... .......... .......... 65% 196M 4s Step #1: 1486900K .......... .......... .......... .......... .......... 66% 199M 4s Step #1: 1486950K .......... .......... .......... .......... .......... 66% 171M 4s Step #1: 1487000K .......... .......... .......... .......... .......... 66% 191M 4s Step #1: 1487050K .......... .......... .......... .......... .......... 66% 208M 4s Step #1: 1487100K .......... .......... .......... .......... .......... 66% 69.5M 4s Step #1: 1487150K .......... .......... .......... .......... .......... 66% 183M 4s Step #1: 1487200K .......... .......... .......... .......... .......... 66% 209M 4s Step #1: 1487250K .......... .......... .......... .......... .......... 66% 196M 4s Step #1: 1487300K .......... .......... .......... .......... .......... 66% 213M 4s Step #1: 1487350K .......... .......... .......... .......... .......... 66% 188M 4s Step #1: 1487400K .......... .......... .......... .......... .......... 66% 216M 4s Step #1: 1487450K .......... .......... .......... .......... .......... 66% 176M 4s Step #1: 1487500K .......... .......... .......... .......... .......... 66% 213M 4s Step #1: 1487550K .......... .......... .......... .......... .......... 66% 172M 4s Step #1: 1487600K .......... .......... .......... .......... .......... 66% 212M 4s Step #1: 1487650K .......... .......... .......... .......... .......... 66% 204M 4s Step #1: 1487700K .......... .......... .......... .......... .......... 66% 195M 4s Step #1: 1487750K .......... .......... .......... .......... .......... 66% 176M 4s Step #1: 1487800K .......... .......... .......... .......... .......... 66% 186M 4s Step #1: 1487850K .......... .......... .......... .......... .......... 66% 193M 4s Step #1: 1487900K .......... .......... .......... .......... .......... 66% 187M 4s Step #1: 1487950K .......... .......... .......... .......... .......... 66% 176M 4s Step #1: 1488000K .......... .......... .......... .......... .......... 66% 209M 4s Step #1: 1488050K .......... .......... .......... .......... .......... 66% 180M 4s Step #1: 1488100K .......... .......... .......... .......... .......... 66% 194M 4s Step #1: 1488150K .......... .......... .......... .......... .......... 66% 181M 4s Step #1: 1488200K .......... .......... .......... .......... .......... 66% 203M 4s Step #1: 1488250K .......... .......... .......... .......... .......... 66% 208M 4s Step #1: 1488300K .......... .......... .......... .......... .......... 66% 198M 4s Step #1: 1488350K .......... .......... .......... .......... .......... 66% 144M 4s Step #1: 1488400K .......... .......... .......... .......... .......... 66% 197M 4s Step #1: 1488450K .......... .......... .......... .......... .......... 66% 196M 4s Step #1: 1488500K .......... .......... .......... .......... .......... 66% 211M 4s Step #1: 1488550K .......... .......... .......... .......... .......... 66% 174M 4s Step #1: 1488600K .......... .......... .......... .......... .......... 66% 201M 4s Step #1: 1488650K .......... .......... .......... .......... .......... 66% 198M 4s Step #1: 1488700K .......... .......... .......... .......... .......... 66% 204M 4s Step #1: 1488750K .......... .......... .......... .......... .......... 66% 173M 4s Step #1: 1488800K .......... .......... .......... .......... .......... 66% 190M 4s Step #1: 1488850K .......... .......... .......... .......... .......... 66% 205M 4s Step #1: 1488900K .......... .......... .......... .......... .......... 66% 208M 4s Step #1: 1488950K .......... .......... .......... .......... .......... 66% 177M 4s Step #1: 1489000K .......... .......... .......... .......... .......... 66% 185M 4s Step #1: 1489050K .......... .......... .......... .......... .......... 66% 195M 4s Step #1: 1489100K .......... .......... .......... .......... .......... 66% 190M 4s Step #1: 1489150K .......... .......... .......... .......... .......... 66% 64.9M 4s Step #1: 1489200K .......... .......... .......... .......... .......... 66% 217M 4s Step #1: 1489250K .......... .......... .......... .......... .......... 66% 225M 4s Step #1: 1489300K .......... .......... .......... .......... .......... 66% 184M 4s Step #1: 1489350K .......... .......... .......... .......... .......... 66% 170M 4s Step #1: 1489400K .......... .......... .......... .......... .......... 66% 207M 4s Step #1: 1489450K .......... .......... .......... .......... .......... 66% 216M 4s Step #1: 1489500K .......... .......... .......... .......... .......... 66% 213M 4s Step #1: 1489550K .......... .......... .......... .......... .......... 66% 181M 4s Step #1: 1489600K .......... .......... .......... .......... .......... 66% 174M 4s Step #1: 1489650K .......... .......... .......... .......... .......... 66% 69.0M 4s Step #1: 1489700K .......... .......... .......... .......... .......... 66% 172M 4s Step #1: 1489750K .......... .......... .......... .......... .......... 66% 184M 4s Step #1: 1489800K .......... .......... .......... .......... .......... 66% 207M 4s Step #1: 1489850K .......... .......... .......... .......... .......... 66% 190M 4s Step #1: 1489900K .......... .......... .......... .......... .......... 66% 200M 4s Step #1: 1489950K .......... .......... .......... .......... .......... 66% 176M 4s Step #1: 1490000K .......... .......... .......... .......... .......... 66% 207M 4s Step #1: 1490050K .......... .......... .......... .......... .......... 66% 211M 4s Step #1: 1490100K .......... .......... .......... .......... .......... 66% 193M 4s Step #1: 1490150K .......... .......... .......... .......... .......... 66% 172M 4s Step #1: 1490200K .......... .......... .......... .......... .......... 66% 195M 4s Step #1: 1490250K .......... .......... .......... .......... .......... 66% 211M 4s Step #1: 1490300K .......... .......... .......... .......... .......... 66% 211M 4s Step #1: 1490350K .......... .......... .......... .......... .......... 66% 157M 4s Step #1: 1490400K .......... .......... .......... .......... .......... 66% 207M 4s Step #1: 1490450K .......... .......... .......... .......... .......... 66% 213M 4s Step #1: 1490500K .......... .......... .......... .......... .......... 66% 192M 4s Step #1: 1490550K .......... .......... .......... .......... .......... 66% 169M 4s Step #1: 1490600K .......... .......... .......... .......... .......... 66% 182M 4s Step #1: 1490650K .......... .......... .......... .......... .......... 66% 220M 4s Step #1: 1490700K .......... .......... .......... .......... .......... 66% 209M 4s Step #1: 1490750K .......... .......... .......... .......... .......... 66% 166M 4s Step #1: 1490800K .......... .......... .......... .......... .......... 66% 221M 4s Step #1: 1490850K .......... .......... .......... .......... .......... 66% 193M 4s Step #1: 1490900K .......... .......... .......... .......... .......... 66% 206M 4s Step #1: 1490950K .......... .......... .......... .......... .......... 66% 179M 4s Step #1: 1491000K .......... .......... .......... .......... .......... 66% 206M 4s Step #1: 1491050K .......... .......... .......... .......... .......... 66% 210M 4s Step #1: 1491100K .......... .......... .......... .......... .......... 66% 181M 4s Step #1: 1491150K .......... .......... .......... .......... .......... 66% 65.9M 4s Step #1: 1491200K .......... .......... .......... .......... .......... 66% 216M 4s Step #1: 1491250K .......... .......... .......... .......... .......... 66% 216M 4s Step #1: 1491300K .......... .......... .......... .......... .......... 66% 213M 4s Step #1: 1491350K .......... .......... .......... .......... .......... 66% 190M 4s Step #1: 1491400K .......... .......... .......... .......... .......... 66% 191M 4s Step #1: 1491450K .......... .......... .......... .......... .......... 66% 192M 4s Step #1: 1491500K .......... .......... .......... .......... .......... 66% 200M 4s Step #1: 1491550K .......... .......... .......... .......... .......... 66% 177M 4s Step #1: 1491600K .......... .......... .......... .......... .......... 66% 190M 4s Step #1: 1491650K .......... .......... .......... .......... .......... 66% 212M 4s Step #1: 1491700K .......... .......... .......... .......... .......... 66% 203M 4s Step #1: 1491750K .......... .......... .......... .......... .......... 66% 185M 4s Step #1: 1491800K .......... .......... .......... .......... .......... 66% 206M 4s Step #1: 1491850K .......... .......... .......... .......... .......... 66% 198M 4s Step #1: 1491900K .......... .......... .......... .......... .......... 66% 184M 4s Step #1: 1491950K .......... .......... .......... .......... .......... 66% 171M 4s Step #1: 1492000K .......... .......... .......... .......... .......... 66% 209M 4s Step #1: 1492050K .......... .......... .......... .......... .......... 66% 201M 4s Step #1: 1492100K .......... .......... .......... .......... .......... 66% 186M 4s Step #1: 1492150K .......... .......... .......... .......... .......... 66% 166M 4s Step #1: 1492200K .......... .......... .......... .......... .......... 66% 207M 4s Step #1: 1492250K .......... .......... .......... .......... .......... 66% 216M 4s Step #1: 1492300K .......... .......... .......... .......... .......... 66% 203M 4s Step #1: 1492350K .......... .......... .......... .......... .......... 66% 171M 4s Step #1: 1492400K .......... .......... .......... .......... .......... 66% 196M 4s Step #1: 1492450K .......... .......... .......... .......... .......... 66% 196M 4s Step #1: 1492500K .......... .......... .......... .......... .......... 66% 201M 4s Step #1: 1492550K .......... .......... .......... .......... .......... 66% 186M 4s Step #1: 1492600K .......... .......... .......... .......... .......... 66% 210M 4s Step #1: 1492650K .......... .......... .......... .......... .......... 66% 194M 4s Step #1: 1492700K .......... .......... .......... .......... .......... 66% 173M 4s Step #1: 1492750K .......... .......... .......... .......... .......... 66% 173M 4s Step #1: 1492800K .......... .......... .......... .......... .......... 66% 210M 4s Step #1: 1492850K .......... .......... .......... .......... .......... 66% 201M 4s Step #1: 1492900K .......... .......... .......... .......... .......... 66% 174M 4s Step #1: 1492950K .......... .......... .......... .......... .......... 66% 177M 4s Step #1: 1493000K .......... .......... .......... .......... .......... 66% 184M 4s Step #1: 1493050K .......... .......... .......... .......... .......... 66% 210M 4s Step #1: 1493100K .......... .......... .......... .......... .......... 66% 216M 4s Step #1: 1493150K .......... .......... .......... .......... .......... 66% 178M 4s Step #1: 1493200K .......... .......... .......... .......... .......... 66% 69.6M 4s Step #1: 1493250K .......... .......... .......... .......... .......... 66% 199M 4s Step #1: 1493300K .......... .......... .......... .......... .......... 66% 202M 4s Step #1: 1493350K .......... .......... .......... .......... .......... 66% 181M 4s Step #1: 1493400K .......... .......... .......... .......... .......... 66% 196M 4s Step #1: 1493450K .......... .......... .......... .......... .......... 66% 215M 4s Step #1: 1493500K .......... .......... .......... .......... .......... 66% 213M 4s Step #1: 1493550K .......... .......... .......... .......... .......... 66% 176M 4s Step #1: 1493600K .......... .......... .......... .......... .......... 66% 195M 4s Step #1: 1493650K .......... .......... .......... .......... .......... 66% 195M 4s Step #1: 1493700K .......... .......... .......... .......... .......... 66% 219M 4s Step #1: 1493750K .......... .......... .......... .......... .......... 66% 180M 4s Step #1: 1493800K .......... .......... .......... .......... .......... 66% 202M 4s Step #1: 1493850K .......... .......... .......... .......... .......... 66% 237M 4s Step #1: 1493900K .......... .......... .......... .......... .......... 66% 249M 4s Step #1: 1493950K .......... .......... .......... .......... .......... 66% 205M 4s Step #1: 1494000K .......... .......... .......... .......... .......... 66% 240M 4s Step #1: 1494050K .......... .......... .......... .......... .......... 66% 218M 4s Step #1: 1494100K .......... .......... .......... .......... .......... 66% 240M 4s Step #1: 1494150K .......... .......... .......... .......... .......... 66% 223M 4s Step #1: 1494200K .......... .......... .......... .......... .......... 66% 242M 4s Step #1: 1494250K .......... .......... .......... .......... .......... 66% 210M 4s Step #1: 1494300K .......... .......... .......... .......... .......... 66% 233M 4s Step #1: 1494350K .......... .......... .......... .......... .......... 66% 212M 4s Step #1: 1494400K .......... .......... .......... .......... .......... 66% 250M 4s Step #1: 1494450K .......... .......... .......... .......... .......... 66% 231M 4s Step #1: 1494500K .......... .......... .......... .......... .......... 66% 153M 4s Step #1: 1494550K .......... .......... .......... .......... .......... 66% 141M 4s Step #1: 1494600K .......... .......... .......... .......... .......... 66% 226M 4s Step #1: 1494650K .......... .......... .......... .......... .......... 66% 198M 4s Step #1: 1494700K .......... .......... .......... .......... .......... 66% 177M 4s Step #1: 1494750K .......... .......... .......... .......... .......... 66% 166M 4s Step #1: 1494800K .......... .......... .......... .......... .......... 66% 216M 4s Step #1: 1494850K .......... .......... .......... .......... .......... 66% 235M 4s Step #1: 1494900K .......... .......... .......... .......... .......... 66% 205M 4s Step #1: 1494950K .......... .......... .......... .......... .......... 66% 163M 4s Step #1: 1495000K .......... .......... .......... .......... .......... 66% 197M 4s Step #1: 1495050K .......... .......... .......... .......... .......... 66% 179M 4s Step #1: 1495100K .......... .......... .......... .......... .......... 66% 216M 4s Step #1: 1495150K .......... .......... .......... .......... .......... 66% 188M 4s Step #1: 1495200K .......... .......... .......... .......... .......... 66% 192M 4s Step #1: 1495250K .......... .......... .......... .......... .......... 66% 66.2M 4s Step #1: 1495300K .......... .......... .......... .......... .......... 66% 207M 4s Step #1: 1495350K .......... .......... .......... .......... .......... 66% 183M 4s Step #1: 1495400K .......... .......... .......... .......... .......... 66% 213M 4s Step #1: 1495450K .......... .......... .......... .......... .......... 66% 204M 4s Step #1: 1495500K .......... .......... .......... .......... .......... 66% 217M 4s Step #1: 1495550K .......... .......... .......... .......... .......... 66% 163M 4s Step #1: 1495600K .......... .......... .......... .......... .......... 66% 216M 4s Step #1: 1495650K .......... .......... .......... .......... .......... 66% 207M 4s Step #1: 1495700K .......... .......... .......... .......... .......... 66% 207M 4s Step #1: 1495750K .......... .......... .......... .......... .......... 66% 191M 4s Step #1: 1495800K .......... .......... .......... .......... .......... 66% 195M 4s Step #1: 1495850K .......... .......... .......... .......... .......... 66% 197M 4s Step #1: 1495900K .......... .......... .......... .......... .......... 66% 196M 4s Step #1: 1495950K .......... .......... .......... .......... .......... 66% 184M 4s Step #1: 1496000K .......... .......... .......... .......... .......... 66% 156M 4s Step #1: 1496050K .......... .......... .......... .......... .......... 66% 187M 4s Step #1: 1496100K .......... .......... .......... .......... .......... 66% 204M 4s Step #1: 1496150K .......... .......... .......... .......... .......... 66% 188M 4s Step #1: 1496200K .......... .......... .......... .......... .......... 66% 210M 4s Step #1: 1496250K .......... .......... .......... .......... .......... 66% 173M 4s Step #1: 1496300K .......... .......... .......... .......... .......... 66% 200M 4s Step #1: 1496350K .......... .......... .......... .......... .......... 66% 174M 4s Step #1: 1496400K .......... .......... .......... .......... .......... 66% 221M 4s Step #1: 1496450K .......... .......... .......... .......... .......... 66% 196M 4s Step #1: 1496500K .......... .......... .......... .......... .......... 66% 172M 4s Step #1: 1496550K .......... .......... .......... .......... .......... 66% 160M 4s Step #1: 1496600K .......... .......... .......... .......... .......... 66% 203M 4s Step #1: 1496650K .......... .......... .......... .......... .......... 66% 194M 4s Step #1: 1496700K .......... .......... .......... .......... .......... 66% 198M 4s Step #1: 1496750K .......... .......... .......... .......... .......... 66% 146M 4s Step #1: 1496800K .......... .......... .......... .......... .......... 66% 208M 4s Step #1: 1496850K .......... .......... .......... .......... .......... 66% 225M 4s Step #1: 1496900K .......... .......... .......... .......... .......... 66% 214M 4s Step #1: 1496950K .......... .......... .......... .......... .......... 66% 111M 4s Step #1: 1497000K .......... .......... .......... .......... .......... 66% 192M 4s Step #1: 1497050K .......... .......... .......... .......... .......... 66% 227M 4s Step #1: 1497100K .......... .......... .......... .......... .......... 66% 187M 4s Step #1: 1497150K .......... .......... .......... .......... .......... 66% 174M 4s Step #1: 1497200K .......... .......... .......... .......... .......... 66% 216M 4s Step #1: 1497250K .......... .......... .......... .......... .......... 66% 192M 4s Step #1: 1497300K .......... .......... .......... .......... .......... 66% 66.5M 4s Step #1: 1497350K .......... .......... .......... .......... .......... 66% 188M 4s Step #1: 1497400K .......... .......... .......... .......... .......... 66% 184M 4s Step #1: 1497450K .......... .......... .......... .......... .......... 66% 214M 4s Step #1: 1497500K .......... .......... .......... .......... .......... 66% 205M 4s Step #1: 1497550K .......... .......... .......... .......... .......... 66% 177M 4s Step #1: 1497600K .......... .......... .......... .......... .......... 66% 216M 4s Step #1: 1497650K .......... .......... .......... .......... .......... 66% 209M 4s Step #1: 1497700K .......... .......... .......... .......... .......... 66% 189M 4s Step #1: 1497750K .......... .......... .......... .......... .......... 66% 197M 4s Step #1: 1497800K .......... .......... .......... .......... .......... 66% 180M 4s Step #1: 1497850K .......... .......... .......... .......... .......... 66% 223M 4s Step #1: 1497900K .......... .......... .......... .......... .......... 66% 219M 4s Step #1: 1497950K .......... .......... .......... .......... .......... 66% 156M 4s Step #1: 1498000K .......... .......... .......... .......... .......... 66% 183M 4s Step #1: 1498050K .......... .......... .......... .......... .......... 66% 211M 4s Step #1: 1498100K .......... .......... .......... .......... .......... 66% 205M 4s Step #1: 1498150K .......... .......... .......... .......... .......... 66% 176M 4s Step #1: 1498200K .......... .......... .......... .......... .......... 66% 202M 4s Step #1: 1498250K .......... .......... .......... .......... .......... 66% 215M 4s Step #1: 1498300K .......... .......... .......... .......... .......... 66% 200M 4s Step #1: 1498350K .......... .......... .......... .......... .......... 66% 157M 4s Step #1: 1498400K .......... .......... .......... .......... .......... 66% 203M 4s Step #1: 1498450K .......... .......... .......... .......... .......... 66% 209M 4s Step #1: 1498500K .......... .......... .......... .......... .......... 66% 204M 4s Step #1: 1498550K .......... .......... .......... .......... .......... 66% 165M 4s Step #1: 1498600K .......... .......... .......... .......... .......... 66% 206M 4s Step #1: 1498650K .......... .......... .......... .......... .......... 66% 193M 4s Step #1: 1498700K .......... .......... .......... .......... .......... 66% 203M 4s Step #1: 1498750K .......... .......... .......... .......... .......... 66% 165M 4s Step #1: 1498800K .......... .......... .......... .......... .......... 66% 170M 4s Step #1: 1498850K .......... .......... .......... .......... .......... 66% 209M 4s Step #1: 1498900K .......... .......... .......... .......... .......... 66% 199M 4s Step #1: 1498950K .......... .......... .......... .......... .......... 66% 180M 4s Step #1: 1499000K .......... .......... .......... .......... .......... 66% 196M 4s Step #1: 1499050K .......... .......... .......... .......... .......... 66% 170M 4s Step #1: 1499100K .......... .......... .......... .......... .......... 66% 194M 4s Step #1: 1499150K .......... .......... .......... .......... .......... 66% 176M 4s Step #1: 1499200K .......... .......... .......... .......... .......... 66% 193M 4s Step #1: 1499250K .......... .......... .......... .......... .......... 66% 194M 4s Step #1: 1499300K .......... .......... .......... .......... .......... 66% 186M 4s Step #1: 1499350K .......... .......... .......... .......... .......... 66% 65.4M 4s Step #1: 1499400K .......... .......... .......... .......... .......... 66% 215M 4s Step #1: 1499450K .......... .......... .......... .......... .......... 66% 205M 4s Step #1: 1499500K .......... .......... .......... .......... .......... 66% 212M 4s Step #1: 1499550K .......... .......... .......... .......... .......... 66% 163M 4s Step #1: 1499600K .......... .......... .......... .......... .......... 66% 215M 4s Step #1: 1499650K .......... .......... .......... .......... .......... 66% 185M 4s Step #1: 1499700K .......... .......... .......... .......... .......... 66% 201M 4s Step #1: 1499750K .......... .......... .......... .......... .......... 66% 172M 4s Step #1: 1499800K .......... .......... .......... .......... .......... 66% 182M 4s Step #1: 1499850K .......... .......... .......... .......... .......... 66% 205M 4s Step #1: 1499900K .......... .......... .......... .......... .......... 66% 219M 4s Step #1: 1499950K .......... .......... .......... .......... .......... 66% 178M 4s Step #1: 1500000K .......... .......... .......... .......... .......... 66% 189M 4s Step #1: 1500050K .......... .......... .......... .......... .......... 66% 171M 4s Step #1: 1500100K .......... .......... .......... .......... .......... 66% 213M 4s Step #1: 1500150K .......... .......... .......... .......... .......... 66% 183M 4s Step #1: 1500200K .......... .......... .......... .......... .......... 66% 193M 4s Step #1: 1500250K .......... .......... .......... .......... .......... 66% 181M 4s Step #1: 1500300K .......... .......... .......... .......... .......... 66% 201M 4s Step #1: 1500350K .......... .......... .......... .......... .......... 66% 166M 4s Step #1: 1500400K .......... .......... .......... .......... .......... 66% 209M 4s Step #1: 1500450K .......... .......... .......... .......... .......... 66% 183M 4s Step #1: 1500500K .......... .......... .......... .......... .......... 66% 192M 4s Step #1: 1500550K .......... .......... .......... .......... .......... 66% 168M 4s Step #1: 1500600K .......... .......... .......... .......... .......... 66% 192M 4s Step #1: 1500650K .......... .......... .......... .......... .......... 66% 213M 4s Step #1: 1500700K .......... .......... .......... .......... .......... 66% 195M 4s Step #1: 1500750K .......... .......... .......... .......... .......... 66% 163M 4s Step #1: 1500800K .......... .......... .......... .......... .......... 66% 191M 4s Step #1: 1500850K .......... .......... .......... .......... .......... 66% 196M 4s Step #1: 1500900K .......... .......... .......... .......... .......... 66% 221M 4s Step #1: 1500950K .......... .......... .......... .......... .......... 66% 179M 4s Step #1: 1501000K .......... .......... .......... .......... .......... 66% 193M 4s Step #1: 1501050K .......... .......... .......... .......... .......... 66% 207M 4s Step #1: 1501100K .......... .......... .......... .......... .......... 66% 201M 4s Step #1: 1501150K .......... .......... .......... .......... .......... 66% 169M 4s Step #1: 1501200K .......... .......... .......... .......... .......... 66% 197M 4s Step #1: 1501250K .......... .......... .......... .......... .......... 66% 189M 4s Step #1: 1501300K .......... .......... .......... .......... .......... 66% 192M 4s Step #1: 1501350K .......... .......... .......... .......... .......... 66% 168M 4s Step #1: 1501400K .......... .......... .......... .......... .......... 66% 67.8M 4s Step #1: 1501450K .......... .......... .......... .......... .......... 66% 209M 4s Step #1: 1501500K .......... .......... .......... .......... .......... 66% 203M 4s Step #1: 1501550K .......... .......... .......... .......... .......... 66% 164M 4s Step #1: 1501600K .......... .......... .......... .......... .......... 66% 192M 4s Step #1: 1501650K .......... .......... .......... .......... .......... 66% 221M 4s Step #1: 1501700K .......... .......... .......... .......... .......... 66% 188M 4s Step #1: 1501750K .......... .......... .......... .......... .......... 66% 178M 4s Step #1: 1501800K .......... .......... .......... .......... .......... 66% 199M 4s Step #1: 1501850K .......... .......... .......... .......... .......... 66% 198M 4s Step #1: 1501900K .......... .......... .......... .......... .......... 66% 215M 4s Step #1: 1501950K .......... .......... .......... .......... .......... 66% 150M 4s Step #1: 1502000K .......... .......... .......... .......... .......... 66% 206M 4s Step #1: 1502050K .......... .......... .......... .......... .......... 66% 201M 4s Step #1: 1502100K .......... .......... .......... .......... .......... 66% 192M 4s Step #1: 1502150K .......... .......... .......... .......... .......... 66% 180M 4s Step #1: 1502200K .......... .......... .......... .......... .......... 66% 202M 4s Step #1: 1502250K .......... .......... .......... .......... .......... 66% 204M 4s Step #1: 1502300K .......... .......... .......... .......... .......... 66% 201M 4s Step #1: 1502350K .......... .......... .......... .......... .......... 66% 170M 4s Step #1: 1502400K .......... .......... .......... .......... .......... 66% 188M 4s Step #1: 1502450K .......... .......... .......... .......... .......... 66% 209M 4s Step #1: 1502500K .......... .......... .......... .......... .......... 66% 189M 4s Step #1: 1502550K .......... .......... .......... .......... .......... 66% 181M 4s Step #1: 1502600K .......... .......... .......... .......... .......... 66% 203M 4s Step #1: 1502650K .......... .......... .......... .......... .......... 66% 203M 4s Step #1: 1502700K .......... .......... .......... .......... .......... 66% 183M 4s Step #1: 1502750K .......... .......... .......... .......... .......... 66% 178M 4s Step #1: 1502800K .......... .......... .......... .......... .......... 66% 206M 4s Step #1: 1502850K .......... .......... .......... .......... .......... 66% 209M 4s Step #1: 1502900K .......... .......... .......... .......... .......... 66% 178M 4s Step #1: 1502950K .......... .......... .......... .......... .......... 66% 182M 4s Step #1: 1503000K .......... .......... .......... .......... .......... 66% 198M 4s Step #1: 1503050K .......... .......... .......... .......... .......... 66% 189M 4s Step #1: 1503100K .......... .......... .......... .......... .......... 66% 210M 4s Step #1: 1503150K .......... .......... .......... .......... .......... 66% 162M 4s Step #1: 1503200K .......... .......... .......... .......... .......... 66% 207M 4s Step #1: 1503250K .......... .......... .......... .......... .......... 66% 198M 4s Step #1: 1503300K .......... .......... .......... .......... .......... 66% 186M 4s Step #1: 1503350K .......... .......... .......... .......... .......... 66% 184M 4s Step #1: 1503400K .......... .......... .......... .......... .......... 66% 200M 4s Step #1: 1503450K .......... .......... .......... .......... .......... 66% 68.0M 4s Step #1: 1503500K .......... .......... .......... .......... .......... 66% 214M 4s Step #1: 1503550K .......... .......... .......... .......... .......... 66% 176M 4s Step #1: 1503600K .......... .......... .......... .......... .......... 66% 218M 4s Step #1: 1503650K .......... .......... .......... .......... .......... 66% 192M 4s Step #1: 1503700K .......... .......... .......... .......... .......... 66% 192M 4s Step #1: 1503750K .......... .......... .......... .......... .......... 66% 178M 4s Step #1: 1503800K .......... .......... .......... .......... .......... 66% 201M 4s Step #1: 1503850K .......... .......... .......... .......... .......... 66% 231M 4s Step #1: 1503900K .......... .......... .......... .......... .......... 66% 193M 4s Step #1: 1503950K .......... .......... .......... .......... .......... 66% 164M 4s Step #1: 1504000K .......... .......... .......... .......... .......... 66% 210M 4s Step #1: 1504050K .......... .......... .......... .......... .......... 66% 195M 4s Step #1: 1504100K .......... .......... .......... .......... .......... 66% 209M 4s Step #1: 1504150K .......... .......... .......... .......... .......... 66% 188M 4s Step #1: 1504200K .......... .......... .......... .......... .......... 66% 183M 4s Step #1: 1504250K .......... .......... .......... .......... .......... 66% 203M 4s Step #1: 1504300K .......... .......... .......... .......... .......... 66% 189M 4s Step #1: 1504350K .......... .......... .......... .......... .......... 66% 172M 4s Step #1: 1504400K .......... .......... .......... .......... .......... 66% 187M 4s Step #1: 1504450K .......... .......... .......... .......... .......... 66% 221M 4s Step #1: 1504500K .......... .......... .......... .......... .......... 66% 209M 4s Step #1: 1504550K .......... .......... .......... .......... .......... 66% 173M 4s Step #1: 1504600K .......... .......... .......... .......... .......... 66% 208M 4s Step #1: 1504650K .......... .......... .......... .......... .......... 66% 208M 4s Step #1: 1504700K .......... .......... .......... .......... .......... 66% 194M 4s Step #1: 1504750K .......... .......... .......... .......... .......... 66% 171M 4s Step #1: 1504800K .......... .......... .......... .......... .......... 66% 208M 4s Step #1: 1504850K .......... .......... .......... .......... .......... 66% 188M 4s Step #1: 1504900K .......... .......... .......... .......... .......... 66% 185M 4s Step #1: 1504950K .......... .......... .......... .......... .......... 66% 168M 4s Step #1: 1505000K .......... .......... .......... .......... .......... 66% 196M 4s Step #1: 1505050K .......... .......... .......... .......... .......... 66% 191M 4s Step #1: 1505100K .......... .......... .......... .......... .......... 66% 188M 4s Step #1: 1505150K .......... .......... .......... .......... .......... 66% 169M 4s Step #1: 1505200K .......... .......... .......... .......... .......... 66% 188M 4s Step #1: 1505250K .......... .......... .......... .......... .......... 66% 195M 4s Step #1: 1505300K .......... .......... .......... .......... .......... 66% 196M 4s Step #1: 1505350K .......... .......... .......... .......... .......... 66% 183M 4s Step #1: 1505400K .......... .......... .......... .......... .......... 66% 206M 4s Step #1: 1505450K .......... .......... .......... .......... .......... 66% 189M 4s Step #1: 1505500K .......... .......... .......... .......... .......... 66% 69.5M 4s Step #1: 1505550K .......... .......... .......... .......... .......... 66% 171M 4s Step #1: 1505600K .......... .......... .......... .......... .......... 66% 200M 4s Step #1: 1505650K .......... .......... .......... .......... .......... 66% 189M 4s Step #1: 1505700K .......... .......... .......... .......... .......... 66% 200M 4s Step #1: 1505750K .......... .......... .......... .......... .......... 66% 202M 4s Step #1: 1505800K .......... .......... .......... .......... .......... 66% 199M 4s Step #1: 1505850K .......... .......... .......... .......... .......... 66% 168M 4s Step #1: 1505900K .......... .......... .......... .......... .......... 66% 210M 4s Step #1: 1505950K .......... .......... .......... .......... .......... 66% 173M 4s Step #1: 1506000K .......... .......... .......... .......... .......... 66% 193M 4s Step #1: 1506050K .......... .......... .......... .......... .......... 66% 183M 4s Step #1: 1506100K .......... .......... .......... .......... .......... 66% 202M 4s Step #1: 1506150K .......... .......... .......... .......... .......... 66% 184M 4s Step #1: 1506200K .......... .......... .......... .......... .......... 66% 185M 4s Step #1: 1506250K .......... .......... .......... .......... .......... 66% 200M 4s Step #1: 1506300K .......... .......... .......... .......... .......... 66% 208M 4s Step #1: 1506350K .......... .......... .......... .......... .......... 66% 165M 4s Step #1: 1506400K .......... .......... .......... .......... .......... 66% 194M 4s Step #1: 1506450K .......... .......... .......... .......... .......... 66% 190M 4s Step #1: 1506500K .......... .......... .......... .......... .......... 66% 215M 4s Step #1: 1506550K .......... .......... .......... .......... .......... 66% 191M 4s Step #1: 1506600K .......... .......... .......... .......... .......... 66% 206M 4s Step #1: 1506650K .......... .......... .......... .......... .......... 66% 212M 4s Step #1: 1506700K .......... .......... .......... .......... .......... 66% 208M 4s Step #1: 1506750K .......... .......... .......... .......... .......... 66% 154M 4s Step #1: 1506800K .......... .......... .......... .......... .......... 66% 188M 4s Step #1: 1506850K .......... .......... .......... .......... .......... 66% 201M 4s Step #1: 1506900K .......... .......... .......... .......... .......... 66% 207M 4s Step #1: 1506950K .......... .......... .......... .......... .......... 66% 189M 4s Step #1: 1507000K .......... .......... .......... .......... .......... 66% 194M 4s Step #1: 1507050K .......... .......... .......... .......... .......... 66% 197M 4s Step #1: 1507100K .......... .......... .......... .......... .......... 66% 186M 4s Step #1: 1507150K .......... .......... .......... .......... .......... 66% 164M 4s Step #1: 1507200K .......... .......... .......... .......... .......... 66% 202M 4s Step #1: 1507250K .......... .......... .......... .......... .......... 66% 187M 4s Step #1: 1507300K .......... .......... .......... .......... .......... 66% 210M 4s Step #1: 1507350K .......... .......... .......... .......... .......... 66% 176M 4s Step #1: 1507400K .......... .......... .......... .......... .......... 66% 186M 4s Step #1: 1507450K .......... .......... .......... .......... .......... 66% 210M 4s Step #1: 1507500K .......... .......... .......... .......... .......... 66% 204M 4s Step #1: 1507550K .......... .......... .......... .......... .......... 66% 63.8M 4s Step #1: 1507600K .......... .......... .......... .......... .......... 66% 217M 4s Step #1: 1507650K .......... .......... .......... .......... .......... 66% 210M 4s Step #1: 1507700K .......... .......... .......... .......... .......... 66% 186M 4s Step #1: 1507750K .......... .......... .......... .......... .......... 66% 164M 4s Step #1: 1507800K .......... .......... .......... .......... .......... 66% 208M 4s Step #1: 1507850K .......... .......... .......... .......... .......... 66% 202M 4s Step #1: 1507900K .......... .......... .......... .......... .......... 66% 204M 4s Step #1: 1507950K .......... .......... .......... .......... .......... 66% 169M 4s Step #1: 1508000K .......... .......... .......... .......... .......... 66% 193M 4s Step #1: 1508050K .......... .......... .......... .......... .......... 66% 224M 4s Step #1: 1508100K .......... .......... .......... .......... .......... 66% 193M 4s Step #1: 1508150K .......... .......... .......... .......... .......... 66% 180M 4s Step #1: 1508200K .......... .......... .......... .......... .......... 66% 210M 4s Step #1: 1508250K .......... .......... .......... .......... .......... 66% 204M 4s Step #1: 1508300K .......... .......... .......... .......... .......... 66% 185M 4s Step #1: 1508350K .......... .......... .......... .......... .......... 66% 174M 4s Step #1: 1508400K .......... .......... .......... .......... .......... 66% 191M 4s Step #1: 1508450K .......... .......... .......... .......... .......... 66% 202M 4s Step #1: 1508500K .......... .......... .......... .......... .......... 66% 189M 4s Step #1: 1508550K .......... .......... .......... .......... .......... 66% 187M 4s Step #1: 1508600K .......... .......... .......... .......... .......... 66% 201M 4s Step #1: 1508650K .......... .......... .......... .......... .......... 66% 181M 4s Step #1: 1508700K .......... .......... .......... .......... .......... 66% 189M 4s Step #1: 1508750K .......... .......... .......... .......... .......... 66% 165M 4s Step #1: 1508800K .......... .......... .......... .......... .......... 66% 194M 4s Step #1: 1508850K .......... .......... .......... .......... .......... 66% 205M 4s Step #1: 1508900K .......... .......... .......... .......... .......... 66% 182M 4s Step #1: 1508950K .......... .......... .......... .......... .......... 66% 180M 4s Step #1: 1509000K .......... .......... .......... .......... .......... 66% 214M 4s Step #1: 1509050K .......... .......... .......... .......... .......... 66% 178M 4s Step #1: 1509100K .......... .......... .......... .......... .......... 66% 191M 4s Step #1: 1509150K .......... .......... .......... .......... .......... 66% 176M 4s Step #1: 1509200K .......... .......... .......... .......... .......... 66% 207M 4s Step #1: 1509250K .......... .......... .......... .......... .......... 66% 167M 4s Step #1: 1509300K .......... .......... .......... .......... .......... 66% 174M 4s Step #1: 1509350K .......... .......... .......... .......... .......... 66% 179M 4s Step #1: 1509400K .......... .......... .......... .......... .......... 66% 207M 4s Step #1: 1509450K .......... .......... .......... .......... .......... 67% 203M 4s Step #1: 1509500K .......... .......... .......... .......... .......... 67% 185M 4s Step #1: 1509550K .......... .......... .......... .......... .......... 67% 162M 4s Step #1: 1509600K .......... .......... .......... .......... .......... 67% 65.9M 4s Step #1: 1509650K .......... .......... .......... .......... .......... 67% 219M 4s Step #1: 1509700K .......... .......... .......... .......... .......... 67% 203M 4s Step #1: 1509750K .......... .......... .......... .......... .......... 67% 172M 4s Step #1: 1509800K .......... .......... .......... .......... .......... 67% 85.6M 4s Step #1: 1509850K .......... .......... .......... .......... .......... 67% 149M 4s Step #1: 1509900K .......... .......... .......... .......... .......... 67% 142M 4s Step #1: 1509950K .......... .......... .......... .......... .......... 67% 121M 4s Step #1: 1510000K .......... .......... .......... .......... .......... 67% 140M 4s Step #1: 1510050K .......... .......... .......... .......... .......... 67% 123M 4s Step #1: 1510100K .......... .......... .......... .......... .......... 67% 150M 4s Step #1: 1510150K .......... .......... .......... .......... .......... 67% 136M 4s Step #1: 1510200K .......... .......... .......... .......... .......... 67% 146M 4s Step #1: 1510250K .......... .......... .......... .......... .......... 67% 137M 4s Step #1: 1510300K .......... .......... .......... .......... .......... 67% 134M 4s Step #1: 1510350K .......... .......... .......... .......... .......... 67% 150M 4s Step #1: 1510400K .......... .......... .......... .......... .......... 67% 201M 4s Step #1: 1510450K .......... .......... .......... .......... .......... 67% 199M 4s Step #1: 1510500K .......... .......... .......... .......... .......... 67% 200M 4s Step #1: 1510550K .......... .......... .......... .......... .......... 67% 180M 4s Step #1: 1510600K .......... .......... .......... .......... .......... 67% 162M 4s Step #1: 1510650K .......... .......... .......... .......... .......... 67% 189M 4s Step #1: 1510700K .......... .......... .......... .......... .......... 67% 177M 4s Step #1: 1510750K .......... .......... .......... .......... .......... 67% 177M 4s Step #1: 1510800K .......... .......... .......... .......... .......... 67% 191M 4s Step #1: 1510850K .......... .......... .......... .......... .......... 67% 209M 4s Step #1: 1510900K .......... .......... .......... .......... .......... 67% 208M 4s Step #1: 1510950K .......... .......... .......... .......... .......... 67% 174M 4s Step #1: 1511000K .......... .......... .......... .......... .......... 67% 209M 4s Step #1: 1511050K .......... .......... .......... .......... .......... 67% 208M 4s Step #1: 1511100K .......... .......... .......... .......... .......... 67% 193M 4s Step #1: 1511150K .......... .......... .......... .......... .......... 67% 158M 4s Step #1: 1511200K .......... .......... .......... .......... .......... 67% 192M 4s Step #1: 1511250K .......... .......... .......... .......... .......... 67% 211M 4s Step #1: 1511300K .......... .......... .......... .......... .......... 67% 200M 4s Step #1: 1511350K .......... .......... .......... .......... .......... 67% 159M 4s Step #1: 1511400K .......... .......... .......... .......... .......... 67% 193M 4s Step #1: 1511450K .......... .......... .......... .......... .......... 67% 185M 4s Step #1: 1511500K .......... .......... .......... .......... .......... 67% 192M 4s Step #1: 1511550K .......... .......... .......... .......... .......... 67% 172M 4s Step #1: 1511600K .......... .......... .......... .......... .......... 67% 190M 4s Step #1: 1511650K .......... .......... .......... .......... .......... 67% 184M 4s Step #1: 1511700K .......... .......... .......... .......... .......... 67% 191M 4s Step #1: 1511750K .......... .......... .......... .......... .......... 67% 65.5M 4s Step #1: 1511800K .......... .......... .......... .......... .......... 67% 194M 4s Step #1: 1511850K .......... .......... .......... .......... .......... 67% 206M 4s Step #1: 1511900K .......... .......... .......... .......... .......... 67% 227M 4s Step #1: 1511950K .......... .......... .......... .......... .......... 67% 202M 4s Step #1: 1512000K .......... .......... .......... .......... .......... 67% 228M 4s Step #1: 1512050K .......... .......... .......... .......... .......... 67% 213M 4s Step #1: 1512100K .......... .......... .......... .......... .......... 67% 189M 4s Step #1: 1512150K .......... .......... .......... .......... .......... 67% 189M 4s Step #1: 1512200K .......... .......... .......... .......... .......... 67% 207M 4s Step #1: 1512250K .......... .......... .......... .......... .......... 67% 190M 4s Step #1: 1512300K .......... .......... .......... .......... .......... 67% 209M 4s Step #1: 1512350K .......... .......... .......... .......... .......... 67% 168M 4s Step #1: 1512400K .......... .......... .......... .......... .......... 67% 206M 4s Step #1: 1512450K .......... .......... .......... .......... .......... 67% 197M 4s Step #1: 1512500K .......... .......... .......... .......... .......... 67% 194M 4s Step #1: 1512550K .......... .......... .......... .......... .......... 67% 185M 4s Step #1: 1512600K .......... .......... .......... .......... .......... 67% 191M 4s Step #1: 1512650K .......... .......... .......... .......... .......... 67% 203M 4s Step #1: 1512700K .......... .......... .......... .......... .......... 67% 208M 4s Step #1: 1512750K .......... .......... .......... .......... .......... 67% 176M 4s Step #1: 1512800K .......... .......... .......... .......... .......... 67% 189M 4s Step #1: 1512850K .......... .......... .......... .......... .......... 67% 180M 4s Step #1: 1512900K .......... .......... .......... .......... .......... 67% 221M 4s Step #1: 1512950K .......... .......... .......... .......... .......... 67% 186M 4s Step #1: 1513000K .......... .......... .......... .......... .......... 67% 202M 4s Step #1: 1513050K .......... .......... .......... .......... .......... 67% 191M 4s Step #1: 1513100K .......... .......... .......... .......... .......... 67% 186M 4s Step #1: 1513150K .......... .......... .......... .......... .......... 67% 169M 4s Step #1: 1513200K .......... .......... .......... .......... .......... 67% 208M 4s Step #1: 1513250K .......... .......... .......... .......... .......... 67% 203M 4s Step #1: 1513300K .......... .......... .......... .......... .......... 67% 199M 4s Step #1: 1513350K .......... .......... .......... .......... .......... 67% 181M 4s Step #1: 1513400K .......... .......... .......... .......... .......... 67% 181M 4s Step #1: 1513450K .......... .......... .......... .......... .......... 67% 193M 4s Step #1: 1513500K .......... .......... .......... .......... .......... 67% 203M 4s Step #1: 1513550K .......... .......... .......... .......... .......... 67% 150M 4s Step #1: 1513600K .......... .......... .......... .......... .......... 67% 190M 4s Step #1: 1513650K .......... .......... .......... .......... .......... 67% 189M 4s Step #1: 1513700K .......... .......... .......... .......... .......... 67% 209M 4s Step #1: 1513750K .......... .......... .......... .......... .......... 67% 187M 4s Step #1: 1513800K .......... .......... .......... .......... .......... 67% 70.3M 4s Step #1: 1513850K .......... .......... .......... .......... .......... 67% 203M 4s Step #1: 1513900K .......... .......... .......... .......... .......... 67% 190M 4s Step #1: 1513950K .......... .......... .......... .......... .......... 67% 178M 4s Step #1: 1514000K .......... .......... .......... .......... .......... 67% 217M 4s Step #1: 1514050K .......... .......... .......... .......... .......... 67% 213M 4s Step #1: 1514100K .......... .......... .......... .......... .......... 67% 206M 4s Step #1: 1514150K .......... .......... .......... .......... .......... 67% 164M 4s Step #1: 1514200K .......... .......... .......... .......... .......... 67% 202M 4s Step #1: 1514250K .......... .......... .......... .......... .......... 67% 213M 4s Step #1: 1514300K .......... .......... .......... .......... .......... 67% 208M 4s Step #1: 1514350K .......... .......... .......... .......... .......... 67% 177M 4s Step #1: 1514400K .......... .......... .......... .......... .......... 67% 204M 4s Step #1: 1514450K .......... .......... .......... .......... .......... 67% 195M 4s Step #1: 1514500K .......... .......... .......... .......... .......... 67% 186M 4s Step #1: 1514550K .......... .......... .......... .......... .......... 67% 181M 4s Step #1: 1514600K .......... .......... .......... .......... .......... 67% 224M 4s Step #1: 1514650K .......... .......... .......... .......... .......... 67% 190M 4s Step #1: 1514700K .......... .......... .......... .......... .......... 67% 215M 4s Step #1: 1514750K .......... .......... .......... .......... .......... 67% 174M 4s Step #1: 1514800K .......... .......... .......... .......... .......... 67% 213M 4s Step #1: 1514850K .......... .......... .......... .......... .......... 67% 221M 4s Step #1: 1514900K .......... .......... .......... .......... .......... 67% 184M 4s Step #1: 1514950K .......... .......... .......... .......... .......... 67% 190M 4s Step #1: 1515000K .......... .......... .......... .......... .......... 67% 181M 4s Step #1: 1515050K .......... .......... .......... .......... .......... 67% 216M 4s Step #1: 1515100K .......... .......... .......... .......... .......... 67% 218M 4s Step #1: 1515150K .......... .......... .......... .......... .......... 67% 183M 4s Step #1: 1515200K .......... .......... .......... .......... .......... 67% 196M 4s Step #1: 1515250K .......... .......... .......... .......... .......... 67% 186M 4s Step #1: 1515300K .......... .......... .......... .......... .......... 67% 202M 4s Step #1: 1515350K .......... .......... .......... .......... .......... 67% 182M 4s Step #1: 1515400K .......... .......... .......... .......... .......... 67% 184M 4s Step #1: 1515450K .......... .......... .......... .......... .......... 67% 202M 4s Step #1: 1515500K .......... .......... .......... .......... .......... 67% 200M 4s Step #1: 1515550K .......... .......... .......... .......... .......... 67% 169M 4s Step #1: 1515600K .......... .......... .......... .......... .......... 67% 204M 4s Step #1: 1515650K .......... .......... .......... .......... .......... 67% 205M 4s Step #1: 1515700K .......... .......... .......... .......... .......... 67% 187M 4s Step #1: 1515750K .......... .......... .......... .......... .......... 67% 167M 4s Step #1: 1515800K .......... .......... .......... .......... .......... 67% 208M 4s Step #1: 1515850K .......... .......... .......... .......... .......... 67% 71.5M 4s Step #1: 1515900K .......... .......... .......... .......... .......... 67% 191M 4s Step #1: 1515950K .......... .......... .......... .......... .......... 67% 159M 4s Step #1: 1516000K .......... .......... .......... .......... .......... 67% 206M 4s Step #1: 1516050K .......... .......... .......... .......... .......... 67% 204M 4s Step #1: 1516100K .......... .......... .......... .......... .......... 67% 184M 4s Step #1: 1516150K .......... .......... .......... .......... .......... 67% 182M 4s Step #1: 1516200K .......... .......... .......... .......... .......... 67% 189M 4s Step #1: 1516250K .......... .......... .......... .......... .......... 67% 212M 4s Step #1: 1516300K .......... .......... .......... .......... .......... 67% 209M 4s Step #1: 1516350K .......... .......... .......... .......... .......... 67% 163M 4s Step #1: 1516400K .......... .......... .......... .......... .......... 67% 181M 4s Step #1: 1516450K .......... .......... .......... .......... .......... 67% 192M 4s Step #1: 1516500K .......... .......... .......... .......... .......... 67% 220M 4s Step #1: 1516550K .......... .......... .......... .......... .......... 67% 179M 4s Step #1: 1516600K .......... .......... .......... .......... .......... 67% 195M 4s Step #1: 1516650K .......... .......... .......... .......... .......... 67% 216M 4s Step #1: 1516700K .......... .......... .......... .......... .......... 67% 161M 4s Step #1: 1516750K .......... .......... .......... .......... .......... 67% 185M 4s Step #1: 1516800K .......... .......... .......... .......... .......... 67% 213M 4s Step #1: 1516850K .......... .......... .......... .......... .......... 67% 216M 4s Step #1: 1516900K .......... .......... .......... .......... .......... 67% 213M 4s Step #1: 1516950K .......... .......... .......... .......... .......... 67% 178M 4s Step #1: 1517000K .......... .......... .......... .......... .......... 67% 180M 4s Step #1: 1517050K .......... .......... .......... .......... .......... 67% 218M 4s Step #1: 1517100K .......... .......... .......... .......... .......... 67% 223M 4s Step #1: 1517150K .......... .......... .......... .......... .......... 67% 172M 4s Step #1: 1517200K .......... .......... .......... .......... .......... 67% 183M 4s Step #1: 1517250K .......... .......... .......... .......... .......... 67% 214M 4s Step #1: 1517300K .......... .......... .......... .......... .......... 67% 195M 4s Step #1: 1517350K .......... .......... .......... .......... .......... 67% 192M 4s Step #1: 1517400K .......... .......... .......... .......... .......... 67% 203M 4s Step #1: 1517450K .......... .......... .......... .......... .......... 67% 202M 4s Step #1: 1517500K .......... .......... .......... .......... .......... 67% 188M 4s Step #1: 1517550K .......... .......... .......... .......... .......... 67% 178M 4s Step #1: 1517600K .......... .......... .......... .......... .......... 67% 188M 4s Step #1: 1517650K .......... .......... .......... .......... .......... 67% 204M 4s Step #1: 1517700K .......... .......... .......... .......... .......... 67% 187M 4s Step #1: 1517750K .......... .......... .......... .......... .......... 67% 161M 4s Step #1: 1517800K .......... .......... .......... .......... .......... 67% 193M 4s Step #1: 1517850K .......... .......... .......... .......... .......... 67% 204M 4s Step #1: 1517900K .......... .......... .......... .......... .......... 67% 66.5M 4s Step #1: 1517950K .......... .......... .......... .......... .......... 67% 150M 4s Step #1: 1518000K .......... .......... .......... .......... .......... 67% 176M 4s Step #1: 1518050K .......... .......... .......... .......... .......... 67% 203M 4s Step #1: 1518100K .......... .......... .......... .......... .......... 67% 207M 4s Step #1: 1518150K .......... .......... .......... .......... .......... 67% 179M 4s Step #1: 1518200K .......... .......... .......... .......... .......... 67% 199M 4s Step #1: 1518250K .......... .......... .......... .......... .......... 67% 177M 4s Step #1: 1518300K .......... .......... .......... .......... .......... 67% 196M 4s Step #1: 1518350K .......... .......... .......... .......... .......... 67% 175M 4s Step #1: 1518400K .......... .......... .......... .......... .......... 67% 213M 4s Step #1: 1518450K .......... .......... .......... .......... .......... 67% 191M 4s Step #1: 1518500K .......... .......... .......... .......... .......... 67% 177M 4s Step #1: 1518550K .......... .......... .......... .......... .......... 67% 182M 4s Step #1: 1518600K .......... .......... .......... .......... .......... 67% 187M 4s Step #1: 1518650K .......... .......... .......... .......... .......... 67% 187M 4s Step #1: 1518700K .......... .......... .......... .......... .......... 67% 192M 4s Step #1: 1518750K .......... .......... .......... .......... .......... 67% 168M 4s Step #1: 1518800K .......... .......... .......... .......... .......... 67% 210M 4s Step #1: 1518850K .......... .......... .......... .......... .......... 67% 198M 4s Step #1: 1518900K .......... .......... .......... .......... .......... 67% 192M 4s Step #1: 1518950K .......... .......... .......... .......... .......... 67% 173M 4s Step #1: 1519000K .......... .......... .......... .......... .......... 67% 185M 4s Step #1: 1519050K .......... .......... .......... .......... .......... 67% 188M 4s Step #1: 1519100K .......... .......... .......... .......... .......... 67% 197M 4s Step #1: 1519150K .......... .......... .......... .......... .......... 67% 166M 4s Step #1: 1519200K .......... .......... .......... .......... .......... 67% 189M 4s Step #1: 1519250K .......... .......... .......... .......... .......... 67% 189M 4s Step #1: 1519300K .......... .......... .......... .......... .......... 67% 210M 4s Step #1: 1519350K .......... .......... .......... .......... .......... 67% 200M 4s Step #1: 1519400K .......... .......... .......... .......... .......... 67% 206M 4s Step #1: 1519450K .......... .......... .......... .......... .......... 67% 206M 4s Step #1: 1519500K .......... .......... .......... .......... .......... 67% 206M 4s Step #1: 1519550K .......... .......... .......... .......... .......... 67% 165M 4s Step #1: 1519600K .......... .......... .......... .......... .......... 67% 200M 4s Step #1: 1519650K .......... .......... .......... .......... .......... 67% 224M 4s Step #1: 1519700K .......... .......... .......... .......... .......... 67% 209M 4s Step #1: 1519750K .......... .......... .......... .......... .......... 67% 172M 4s Step #1: 1519800K .......... .......... .......... .......... .......... 67% 175M 4s Step #1: 1519850K .......... .......... .......... .......... .......... 67% 206M 4s Step #1: 1519900K .......... .......... .......... .......... .......... 67% 198M 4s Step #1: 1519950K .......... .......... .......... .......... .......... 67% 62.4M 4s Step #1: 1520000K .......... .......... .......... .......... .......... 67% 204M 4s Step #1: 1520050K .......... .......... .......... .......... .......... 67% 202M 4s Step #1: 1520100K .......... .......... .......... .......... .......... 67% 210M 4s Step #1: 1520150K .......... .......... .......... .......... .......... 67% 201M 4s Step #1: 1520200K .......... .......... .......... .......... .......... 67% 196M 4s Step #1: 1520250K .......... .......... .......... .......... .......... 67% 203M 4s Step #1: 1520300K .......... .......... .......... .......... .......... 67% 199M 4s Step #1: 1520350K .......... .......... .......... .......... .......... 67% 180M 4s Step #1: 1520400K .......... .......... .......... .......... .......... 67% 207M 4s Step #1: 1520450K .......... .......... .......... .......... .......... 67% 207M 4s Step #1: 1520500K .......... .......... .......... .......... .......... 67% 209M 4s Step #1: 1520550K .......... .......... .......... .......... .......... 67% 186M 4s Step #1: 1520600K .......... .......... .......... .......... .......... 67% 208M 4s Step #1: 1520650K .......... .......... .......... .......... .......... 67% 230M 4s Step #1: 1520700K .......... .......... .......... .......... .......... 67% 214M 4s Step #1: 1520750K .......... .......... .......... .......... .......... 67% 167M 4s Step #1: 1520800K .......... .......... .......... .......... .......... 67% 206M 4s Step #1: 1520850K .......... .......... .......... .......... .......... 67% 201M 4s Step #1: 1520900K .......... .......... .......... .......... .......... 67% 211M 4s Step #1: 1520950K .......... .......... .......... .......... .......... 67% 183M 4s Step #1: 1521000K .......... .......... .......... .......... .......... 67% 197M 4s Step #1: 1521050K .......... .......... .......... .......... .......... 67% 217M 4s Step #1: 1521100K .......... .......... .......... .......... .......... 67% 235M 4s Step #1: 1521150K .......... .......... .......... .......... .......... 67% 184M 4s Step #1: 1521200K .......... .......... .......... .......... .......... 67% 229M 4s Step #1: 1521250K .......... .......... .......... .......... .......... 67% 235M 4s Step #1: 1521300K .......... .......... .......... .......... .......... 67% 206M 4s Step #1: 1521350K .......... .......... .......... .......... .......... 67% 182M 4s Step #1: 1521400K .......... .......... .......... .......... .......... 67% 195M 4s Step #1: 1521450K .......... .......... .......... .......... .......... 67% 203M 4s Step #1: 1521500K .......... .......... .......... .......... .......... 67% 215M 4s Step #1: 1521550K .......... .......... .......... .......... .......... 67% 159M 4s Step #1: 1521600K .......... .......... .......... .......... .......... 67% 183M 4s Step #1: 1521650K .......... .......... .......... .......... .......... 67% 216M 4s Step #1: 1521700K .......... .......... .......... .......... .......... 67% 223M 4s Step #1: 1521750K .......... .......... .......... .......... .......... 67% 169M 4s Step #1: 1521800K .......... .......... .......... .......... .......... 67% 205M 4s Step #1: 1521850K .......... .......... .......... .......... .......... 67% 208M 4s Step #1: 1521900K .......... .......... .......... .......... .......... 67% 217M 4s Step #1: 1521950K .......... .......... .......... .......... .......... 67% 190M 4s Step #1: 1522000K .......... .......... .......... .......... .......... 67% 67.8M 4s Step #1: 1522050K .......... .......... .......... .......... .......... 67% 219M 4s Step #1: 1522100K .......... .......... .......... .......... .......... 67% 207M 4s Step #1: 1522150K .......... .......... .......... .......... .......... 67% 204M 4s Step #1: 1522200K .......... .......... .......... .......... .......... 67% 199M 4s Step #1: 1522250K .......... .......... .......... .......... .......... 67% 189M 4s Step #1: 1522300K .......... .......... .......... .......... .......... 67% 194M 4s Step #1: 1522350K .......... .......... .......... .......... .......... 67% 170M 4s Step #1: 1522400K .......... .......... .......... .......... .......... 67% 207M 4s Step #1: 1522450K .......... .......... .......... .......... .......... 67% 202M 4s Step #1: 1522500K .......... .......... .......... .......... .......... 67% 202M 4s Step #1: 1522550K .......... .......... .......... .......... .......... 67% 170M 4s Step #1: 1522600K .......... .......... .......... .......... .......... 67% 200M 4s Step #1: 1522650K .......... .......... .......... .......... .......... 67% 217M 4s Step #1: 1522700K .......... .......... .......... .......... .......... 67% 215M 4s Step #1: 1522750K .......... .......... .......... .......... .......... 67% 186M 4s Step #1: 1522800K .......... .......... .......... .......... .......... 67% 193M 4s Step #1: 1522850K .......... .......... .......... .......... .......... 67% 188M 4s Step #1: 1522900K .......... .......... .......... .......... .......... 67% 203M 4s Step #1: 1522950K .......... .......... .......... .......... .......... 67% 180M 4s Step #1: 1523000K .......... .......... .......... .......... .......... 67% 200M 4s Step #1: 1523050K .......... .......... .......... .......... .......... 67% 207M 4s Step #1: 1523100K .......... .......... .......... .......... .......... 67% 196M 4s Step #1: 1523150K .......... .......... .......... .......... .......... 67% 189M 4s Step #1: 1523200K .......... .......... .......... .......... .......... 67% 211M 4s Step #1: 1523250K .......... .......... .......... .......... .......... 67% 217M 4s Step #1: 1523300K .......... .......... .......... .......... .......... 67% 203M 4s Step #1: 1523350K .......... .......... .......... .......... .......... 67% 221M 4s Step #1: 1523400K .......... .......... .......... .......... .......... 67% 178M 4s Step #1: 1523450K .......... .......... .......... .......... .......... 67% 213M 4s Step #1: 1523500K .......... .......... .......... .......... .......... 67% 205M 4s Step #1: 1523550K .......... .......... .......... .......... .......... 67% 170M 4s Step #1: 1523600K .......... .......... .......... .......... .......... 67% 184M 4s Step #1: 1523650K .......... .......... .......... .......... .......... 67% 216M 4s Step #1: 1523700K .......... .......... .......... .......... .......... 67% 200M 4s Step #1: 1523750K .......... .......... .......... .......... .......... 67% 183M 4s Step #1: 1523800K .......... .......... .......... .......... .......... 67% 223M 4s Step #1: 1523850K .......... .......... .......... .......... .......... 67% 188M 4s Step #1: 1523900K .......... .......... .......... .......... .......... 67% 197M 4s Step #1: 1523950K .......... .......... .......... .......... .......... 67% 168M 4s Step #1: 1524000K .......... .......... .......... .......... .......... 67% 209M 4s Step #1: 1524050K .......... .......... .......... .......... .......... 67% 68.9M 4s Step #1: 1524100K .......... .......... .......... .......... .......... 67% 207M 4s Step #1: 1524150K .......... .......... .......... .......... .......... 67% 172M 4s Step #1: 1524200K .......... .......... .......... .......... .......... 67% 197M 4s Step #1: 1524250K .......... .......... .......... .......... .......... 67% 226M 4s Step #1: 1524300K .......... .......... .......... .......... .......... 67% 201M 4s Step #1: 1524350K .......... .......... .......... .......... .......... 67% 171M 4s Step #1: 1524400K .......... .......... .......... .......... .......... 67% 189M 4s Step #1: 1524450K .......... .......... .......... .......... .......... 67% 206M 4s Step #1: 1524500K .......... .......... .......... .......... .......... 67% 225M 4s Step #1: 1524550K .......... .......... .......... .......... .......... 67% 202M 4s Step #1: 1524600K .......... .......... .......... .......... .......... 67% 205M 4s Step #1: 1524650K .......... .......... .......... .......... .......... 67% 216M 4s Step #1: 1524700K .......... .......... .......... .......... .......... 67% 196M 4s Step #1: 1524750K .......... .......... .......... .......... .......... 67% 170M 4s Step #1: 1524800K .......... .......... .......... .......... .......... 67% 197M 4s Step #1: 1524850K .......... .......... .......... .......... .......... 67% 208M 4s Step #1: 1524900K .......... .......... .......... .......... .......... 67% 199M 4s Step #1: 1524950K .......... .......... .......... .......... .......... 67% 172M 4s Step #1: 1525000K .......... .......... .......... .......... .......... 67% 202M 4s Step #1: 1525050K .......... .......... .......... .......... .......... 67% 223M 4s Step #1: 1525100K .......... .......... .......... .......... .......... 67% 177M 4s Step #1: 1525150K .......... .......... .......... .......... .......... 67% 174M 4s Step #1: 1525200K .......... .......... .......... .......... .......... 67% 219M 4s Step #1: 1525250K .......... .......... .......... .......... .......... 67% 210M 4s Step #1: 1525300K .......... .......... .......... .......... .......... 67% 231M 4s Step #1: 1525350K .......... .......... .......... .......... .......... 67% 174M 4s Step #1: 1525400K .......... .......... .......... .......... .......... 67% 187M 4s Step #1: 1525450K .......... .......... .......... .......... .......... 67% 217M 4s Step #1: 1525500K .......... .......... .......... .......... .......... 67% 203M 4s Step #1: 1525550K .......... .......... .......... .......... .......... 67% 165M 4s Step #1: 1525600K .......... .......... .......... .......... .......... 67% 211M 4s Step #1: 1525650K .......... .......... .......... .......... .......... 67% 192M 4s Step #1: 1525700K .......... .......... .......... .......... .......... 67% 223M 4s Step #1: 1525750K .......... .......... .......... .......... .......... 67% 194M 4s Step #1: 1525800K .......... .......... .......... .......... .......... 67% 204M 4s Step #1: 1525850K .......... .......... .......... .......... .......... 67% 198M 4s Step #1: 1525900K .......... .......... .......... .......... .......... 67% 221M 4s Step #1: 1525950K .......... .......... .......... .......... .......... 67% 166M 4s Step #1: 1526000K .......... .......... .......... .......... .......... 67% 206M 4s Step #1: 1526050K .......... .......... .......... .......... .......... 67% 220M 4s Step #1: 1526100K .......... .......... .......... .......... .......... 67% 70.7M 4s Step #1: 1526150K .......... .......... .......... .......... .......... 67% 176M 4s Step #1: 1526200K .......... .......... .......... .......... .......... 67% 204M 4s Step #1: 1526250K .......... .......... .......... .......... .......... 67% 219M 4s Step #1: 1526300K .......... .......... .......... .......... .......... 67% 213M 4s Step #1: 1526350K .......... .......... .......... .......... .......... 67% 163M 4s Step #1: 1526400K .......... .......... .......... .......... .......... 67% 181M 4s Step #1: 1526450K .......... .......... .......... .......... .......... 67% 189M 4s Step #1: 1526500K .......... .......... .......... .......... .......... 67% 202M 4s Step #1: 1526550K .......... .......... .......... .......... .......... 67% 184M 4s Step #1: 1526600K .......... .......... .......... .......... .......... 67% 223M 4s Step #1: 1526650K .......... .......... .......... .......... .......... 67% 191M 4s Step #1: 1526700K .......... .......... .......... .......... .......... 67% 201M 4s Step #1: 1526750K .......... .......... .......... .......... .......... 67% 167M 4s Step #1: 1526800K .......... .......... .......... .......... .......... 67% 206M 4s Step #1: 1526850K .......... .......... .......... .......... .......... 67% 223M 4s Step #1: 1526900K .......... .......... .......... .......... .......... 67% 204M 4s Step #1: 1526950K .......... .......... .......... .......... .......... 67% 170M 4s Step #1: 1527000K .......... .......... .......... .......... .......... 67% 196M 4s Step #1: 1527050K .......... .......... .......... .......... .......... 67% 200M 4s Step #1: 1527100K .......... .......... .......... .......... .......... 67% 203M 4s Step #1: 1527150K .......... .......... .......... .......... .......... 67% 177M 4s Step #1: 1527200K .......... .......... .......... .......... .......... 67% 192M 4s Step #1: 1527250K .......... .......... .......... .......... .......... 67% 222M 4s Step #1: 1527300K .......... .......... .......... .......... .......... 67% 186M 4s Step #1: 1527350K .......... .......... .......... .......... .......... 67% 173M 4s Step #1: 1527400K .......... .......... .......... .......... .......... 67% 225M 4s Step #1: 1527450K .......... .......... .......... .......... .......... 67% 187M 4s Step #1: 1527500K .......... .......... .......... .......... .......... 67% 189M 4s Step #1: 1527550K .......... .......... .......... .......... .......... 67% 167M 4s Step #1: 1527600K .......... .......... .......... .......... .......... 67% 171M 4s Step #1: 1527650K .......... .......... .......... .......... .......... 67% 212M 4s Step #1: 1527700K .......... .......... .......... .......... .......... 67% 208M 4s Step #1: 1527750K .......... .......... .......... .......... .......... 67% 171M 4s Step #1: 1527800K .......... .......... .......... .......... .......... 67% 199M 4s Step #1: 1527850K .......... .......... .......... .......... .......... 67% 205M 4s Step #1: 1527900K .......... .......... .......... .......... .......... 67% 209M 4s Step #1: 1527950K .......... .......... .......... .......... .......... 67% 195M 4s Step #1: 1528000K .......... .......... .......... .......... .......... 67% 186M 4s Step #1: 1528050K .......... .......... .......... .......... .......... 67% 187M 4s Step #1: 1528100K .......... .......... .......... .......... .......... 67% 189M 4s Step #1: 1528150K .......... .......... .......... .......... .......... 67% 65.6M 4s Step #1: 1528200K .......... .......... .......... .......... .......... 67% 209M 4s Step #1: 1528250K .......... .......... .......... .......... .......... 67% 198M 4s Step #1: 1528300K .......... .......... .......... .......... .......... 67% 201M 4s Step #1: 1528350K .......... .......... .......... .......... .......... 67% 178M 4s Step #1: 1528400K .......... .......... .......... .......... .......... 67% 212M 4s Step #1: 1528450K .......... .......... .......... .......... .......... 67% 211M 4s Step #1: 1528500K .......... .......... .......... .......... .......... 67% 199M 4s Step #1: 1528550K .......... .......... .......... .......... .......... 67% 177M 4s Step #1: 1528600K .......... .......... .......... .......... .......... 67% 194M 4s Step #1: 1528650K .......... .......... .......... .......... .......... 67% 214M 4s Step #1: 1528700K .......... .......... .......... .......... .......... 67% 191M 4s Step #1: 1528750K .......... .......... .......... .......... .......... 67% 166M 4s Step #1: 1528800K .......... .......... .......... .......... .......... 67% 172M 4s Step #1: 1528850K .......... .......... .......... .......... .......... 67% 222M 4s Step #1: 1528900K .......... .......... .......... .......... .......... 67% 220M 4s Step #1: 1528950K .......... .......... .......... .......... .......... 67% 172M 4s Step #1: 1529000K .......... .......... .......... .......... .......... 67% 184M 4s Step #1: 1529050K .......... .......... .......... .......... .......... 67% 203M 4s Step #1: 1529100K .......... .......... .......... .......... .......... 67% 194M 4s Step #1: 1529150K .......... .......... .......... .......... .......... 67% 151M 4s Step #1: 1529200K .......... .......... .......... .......... .......... 67% 187M 4s Step #1: 1529250K .......... .......... .......... .......... .......... 67% 190M 4s Step #1: 1529300K .......... .......... .......... .......... .......... 67% 201M 4s Step #1: 1529350K .......... .......... .......... .......... .......... 67% 184M 4s Step #1: 1529400K .......... .......... .......... .......... .......... 67% 191M 4s Step #1: 1529450K .......... .......... .......... .......... .......... 67% 195M 4s Step #1: 1529500K .......... .......... .......... .......... .......... 67% 188M 4s Step #1: 1529550K .......... .......... .......... .......... .......... 67% 178M 4s Step #1: 1529600K .......... .......... .......... .......... .......... 67% 208M 4s Step #1: 1529650K .......... .......... .......... .......... .......... 67% 192M 4s Step #1: 1529700K .......... .......... .......... .......... .......... 67% 183M 4s Step #1: 1529750K .......... .......... .......... .......... .......... 67% 212M 4s Step #1: 1529800K .......... .......... .......... .......... .......... 67% 221M 4s Step #1: 1529850K .......... .......... .......... .......... .......... 67% 250M 4s Step #1: 1529900K .......... .......... .......... .......... .......... 67% 245M 4s Step #1: 1529950K .......... .......... .......... .......... .......... 67% 194M 4s Step #1: 1530000K .......... .......... .......... .......... .......... 67% 202M 4s Step #1: 1530050K .......... .......... .......... .......... .......... 67% 242M 4s Step #1: 1530100K .......... .......... .......... .......... .......... 67% 248M 4s Step #1: 1530150K .......... .......... .......... .......... .......... 67% 221M 4s Step #1: 1530200K .......... .......... .......... .......... .......... 67% 71.7M 4s Step #1: 1530250K .......... .......... .......... .......... .......... 67% 206M 4s Step #1: 1530300K .......... .......... .......... .......... .......... 67% 232M 4s Step #1: 1530350K .......... .......... .......... .......... .......... 67% 198M 4s Step #1: 1530400K .......... .......... .......... .......... .......... 67% 246M 4s Step #1: 1530450K .......... .......... .......... .......... .......... 67% 255M 4s Step #1: 1530500K .......... .......... .......... .......... .......... 67% 98.5M 4s Step #1: 1530550K .......... .......... .......... .......... .......... 67% 201M 4s Step #1: 1530600K .......... .......... .......... .......... .......... 67% 213M 4s Step #1: 1530650K .......... .......... .......... .......... .......... 67% 249M 4s Step #1: 1530700K .......... .......... .......... .......... .......... 67% 226M 4s Step #1: 1530750K .......... .......... .......... .......... .......... 67% 201M 4s Step #1: 1530800K .......... .......... .......... .......... .......... 67% 222M 4s Step #1: 1530850K .......... .......... .......... .......... .......... 67% 250M 4s Step #1: 1530900K .......... .......... .......... .......... .......... 67% 248M 4s Step #1: 1530950K .......... .......... .......... .......... .......... 67% 225M 4s Step #1: 1531000K .......... .......... .......... .......... .......... 67% 233M 4s Step #1: 1531050K .......... .......... .......... .......... .......... 67% 224M 4s Step #1: 1531100K .......... .......... .......... .......... .......... 67% 249M 4s Step #1: 1531150K .......... .......... .......... .......... .......... 67% 210M 4s Step #1: 1531200K .......... .......... .......... .......... .......... 67% 243M 4s Step #1: 1531250K .......... .......... .......... .......... .......... 67% 237M 4s Step #1: 1531300K .......... .......... .......... .......... .......... 67% 235M 4s Step #1: 1531350K .......... .......... .......... .......... .......... 67% 97.9M 4s Step #1: 1531400K .......... .......... .......... .......... .......... 67% 228M 4s Step #1: 1531450K .......... .......... .......... .......... .......... 67% 246M 4s Step #1: 1531500K .......... .......... .......... .......... .......... 67% 246M 4s Step #1: 1531550K .......... .......... .......... .......... .......... 67% 179M 4s Step #1: 1531600K .......... .......... .......... .......... .......... 67% 220M 4s Step #1: 1531650K .......... .......... .......... .......... .......... 67% 240M 4s Step #1: 1531700K .......... .......... .......... .......... .......... 67% 250M 4s Step #1: 1531750K .......... .......... .......... .......... .......... 67% 204M 4s Step #1: 1531800K .......... .......... .......... .......... .......... 67% 212M 4s Step #1: 1531850K .......... .......... .......... .......... .......... 67% 233M 4s Step #1: 1531900K .......... .......... .......... .......... .......... 67% 241M 4s Step #1: 1531950K .......... .......... .......... .......... .......... 68% 207M 4s Step #1: 1532000K .......... .......... .......... .......... .......... 68% 248M 4s Step #1: 1532050K .......... .......... .......... .......... .......... 68% 228M 4s Step #1: 1532100K .......... .......... .......... .......... .......... 68% 226M 4s Step #1: 1532150K .......... .......... .......... .......... .......... 68% 201M 4s Step #1: 1532200K .......... .......... .......... .......... .......... 68% 102M 4s Step #1: 1532250K .......... .......... .......... .......... .......... 68% 62.7M 4s Step #1: 1532300K .......... .......... .......... .......... .......... 68% 227M 4s Step #1: 1532350K .......... .......... .......... .......... .......... 68% 185M 4s Step #1: 1532400K .......... .......... .......... .......... .......... 68% 251M 4s Step #1: 1532450K .......... .......... .......... .......... .......... 68% 252M 4s Step #1: 1532500K .......... .......... .......... .......... .......... 68% 258M 4s Step #1: 1532550K .......... .......... .......... .......... .......... 68% 223M 4s Step #1: 1532600K .......... .......... .......... .......... .......... 68% 215M 4s Step #1: 1532650K .......... .......... .......... .......... .......... 68% 248M 4s Step #1: 1532700K .......... .......... .......... .......... .......... 68% 231M 4s Step #1: 1532750K .......... .......... .......... .......... .......... 68% 197M 4s Step #1: 1532800K .......... .......... .......... .......... .......... 68% 225M 4s Step #1: 1532850K .......... .......... .......... .......... .......... 68% 237M 4s Step #1: 1532900K .......... .......... .......... .......... .......... 68% 228M 4s Step #1: 1532950K .......... .......... .......... .......... .......... 68% 64.8M 4s Step #1: 1533000K .......... .......... .......... .......... .......... 68% 221M 4s Step #1: 1533050K .......... .......... .......... .......... .......... 68% 233M 4s Step #1: 1533100K .......... .......... .......... .......... .......... 68% 233M 4s Step #1: 1533150K .......... .......... .......... .......... .......... 68% 195M 4s Step #1: 1533200K .......... .......... .......... .......... .......... 68% 243M 4s Step #1: 1533250K .......... .......... .......... .......... .......... 68% 220M 4s Step #1: 1533300K .......... .......... .......... .......... .......... 68% 214M 4s Step #1: 1533350K .......... .......... .......... .......... .......... 68% 195M 4s Step #1: 1533400K .......... .......... .......... .......... .......... 68% 241M 4s Step #1: 1533450K .......... .......... .......... .......... .......... 68% 251M 4s Step #1: 1533500K .......... .......... .......... .......... .......... 68% 249M 4s Step #1: 1533550K .......... .......... .......... .......... .......... 68% 205M 4s Step #1: 1533600K .......... .......... .......... .......... .......... 68% 214M 4s Step #1: 1533650K .......... .......... .......... .......... .......... 68% 214M 4s Step #1: 1533700K .......... .......... .......... .......... .......... 68% 245M 4s Step #1: 1533750K .......... .......... .......... .......... .......... 68% 203M 4s Step #1: 1533800K .......... .......... .......... .......... .......... 68% 192M 4s Step #1: 1533850K .......... .......... .......... .......... .......... 68% 197M 4s Step #1: 1533900K .......... .......... .......... .......... .......... 68% 204M 4s Step #1: 1533950K .......... .......... .......... .......... .......... 68% 185M 4s Step #1: 1534000K .......... .......... .......... .......... .......... 68% 222M 4s Step #1: 1534050K .......... .......... .......... .......... .......... 68% 209M 4s Step #1: 1534100K .......... .......... .......... .......... .......... 68% 176M 4s Step #1: 1534150K .......... .......... .......... .......... .......... 68% 172M 4s Step #1: 1534200K .......... .......... .......... .......... .......... 68% 208M 4s Step #1: 1534250K .......... .......... .......... .......... .......... 68% 211M 4s Step #1: 1534300K .......... .......... .......... .......... .......... 68% 64.1M 4s Step #1: 1534350K .......... .......... .......... .......... .......... 68% 179M 4s Step #1: 1534400K .......... .......... .......... .......... .......... 68% 195M 4s Step #1: 1534450K .......... .......... .......... .......... .......... 68% 200M 4s Step #1: 1534500K .......... .......... .......... .......... .......... 68% 207M 4s Step #1: 1534550K .......... .......... .......... .......... .......... 68% 197M 4s Step #1: 1534600K .......... .......... .......... .......... .......... 68% 187M 4s Step #1: 1534650K .......... .......... .......... .......... .......... 68% 181M 4s Step #1: 1534700K .......... .......... .......... .......... .......... 68% 187M 4s Step #1: 1534750K .......... .......... .......... .......... .......... 68% 178M 4s Step #1: 1534800K .......... .......... .......... .......... .......... 68% 192M 4s Step #1: 1534850K .......... .......... .......... .......... .......... 68% 215M 4s Step #1: 1534900K .......... .......... .......... .......... .......... 68% 188M 4s Step #1: 1534950K .......... .......... .......... .......... .......... 68% 179M 4s Step #1: 1535000K .......... .......... .......... .......... .......... 68% 206M 4s Step #1: 1535050K .......... .......... .......... .......... .......... 68% 207M 4s Step #1: 1535100K .......... .......... .......... .......... .......... 68% 209M 4s Step #1: 1535150K .......... .......... .......... .......... .......... 68% 153M 4s Step #1: 1535200K .......... .......... .......... .......... .......... 68% 193M 4s Step #1: 1535250K .......... .......... .......... .......... .......... 68% 212M 4s Step #1: 1535300K .......... .......... .......... .......... .......... 68% 211M 4s Step #1: 1535350K .......... .......... .......... .......... .......... 68% 180M 4s Step #1: 1535400K .......... .......... .......... .......... .......... 68% 188M 4s Step #1: 1535450K .......... .......... .......... .......... .......... 68% 182M 4s Step #1: 1535500K .......... .......... .......... .......... .......... 68% 198M 4s Step #1: 1535550K .......... .......... .......... .......... .......... 68% 176M 4s Step #1: 1535600K .......... .......... .......... .......... .......... 68% 186M 4s Step #1: 1535650K .......... .......... .......... .......... .......... 68% 203M 4s Step #1: 1535700K .......... .......... .......... .......... .......... 68% 192M 4s Step #1: 1535750K .......... .......... .......... .......... .......... 68% 191M 4s Step #1: 1535800K .......... .......... .......... .......... .......... 68% 211M 4s Step #1: 1535850K .......... .......... .......... .......... .......... 68% 210M 4s Step #1: 1535900K .......... .......... .......... .......... .......... 68% 186M 4s Step #1: 1535950K .......... .......... .......... .......... .......... 68% 180M 4s Step #1: 1536000K .......... .......... .......... .......... .......... 68% 193M 4s Step #1: 1536050K .......... .......... .......... .......... .......... 68% 206M 4s Step #1: 1536100K .......... .......... .......... .......... .......... 68% 198M 4s Step #1: 1536150K .......... .......... .......... .......... .......... 68% 182M 4s Step #1: 1536200K .......... .......... .......... .......... .......... 68% 183M 4s Step #1: 1536250K .......... .......... .......... .......... .......... 68% 210M 4s Step #1: 1536300K .......... .......... .......... .......... .......... 68% 212M 4s Step #1: 1536350K .......... .......... .......... .......... .......... 68% 64.0M 4s Step #1: 1536400K .......... .......... .......... .......... .......... 68% 181M 4s Step #1: 1536450K .......... .......... .......... .......... .......... 68% 209M 4s Step #1: 1536500K .......... .......... .......... .......... .......... 68% 222M 4s Step #1: 1536550K .......... .......... .......... .......... .......... 68% 202M 4s Step #1: 1536600K .......... .......... .......... .......... .......... 68% 202M 4s Step #1: 1536650K .......... .......... .......... .......... .......... 68% 226M 4s Step #1: 1536700K .......... .......... .......... .......... .......... 68% 208M 4s Step #1: 1536750K .......... .......... .......... .......... .......... 68% 168M 4s Step #1: 1536800K .......... .......... .......... .......... .......... 68% 193M 4s Step #1: 1536850K .......... .......... .......... .......... .......... 68% 179M 4s Step #1: 1536900K .......... .......... .......... .......... .......... 68% 189M 4s Step #1: 1536950K .......... .......... .......... .......... .......... 68% 180M 4s Step #1: 1537000K .......... .......... .......... .......... .......... 68% 219M 4s Step #1: 1537050K .......... .......... .......... .......... .......... 68% 228M 4s Step #1: 1537100K .......... .......... .......... .......... .......... 68% 200M 4s Step #1: 1537150K .......... .......... .......... .......... .......... 68% 179M 4s Step #1: 1537200K .......... .......... .......... .......... .......... 68% 185M 4s Step #1: 1537250K .......... .......... .......... .......... .......... 68% 206M 4s Step #1: 1537300K .......... .......... .......... .......... .......... 68% 209M 4s Step #1: 1537350K .......... .......... .......... .......... .......... 68% 186M 4s Step #1: 1537400K .......... .......... .......... .......... .......... 68% 190M 4s Step #1: 1537450K .......... .......... .......... .......... .......... 68% 189M 4s Step #1: 1537500K .......... .......... .......... .......... .......... 68% 189M 4s Step #1: 1537550K .......... .......... .......... .......... .......... 68% 167M 4s Step #1: 1537600K .......... .......... .......... .......... .......... 68% 195M 4s Step #1: 1537650K .......... .......... .......... .......... .......... 68% 191M 4s Step #1: 1537700K .......... .......... .......... .......... .......... 68% 217M 4s Step #1: 1537750K .......... .......... .......... .......... .......... 68% 181M 4s Step #1: 1537800K .......... .......... .......... .......... .......... 68% 218M 4s Step #1: 1537850K .......... .......... .......... .......... .......... 68% 213M 4s Step #1: 1537900K .......... .......... .......... .......... .......... 68% 217M 4s Step #1: 1537950K .......... .......... .......... .......... .......... 68% 154M 4s Step #1: 1538000K .......... .......... .......... .......... .......... 68% 209M 4s Step #1: 1538050K .......... .......... .......... .......... .......... 68% 187M 4s Step #1: 1538100K .......... .......... .......... .......... .......... 68% 212M 4s Step #1: 1538150K .......... .......... .......... .......... .......... 68% 193M 4s Step #1: 1538200K .......... .......... .......... .......... .......... 68% 190M 4s Step #1: 1538250K .......... .......... .......... .......... .......... 68% 216M 4s Step #1: 1538300K .......... .......... .......... .......... .......... 68% 178M 4s Step #1: 1538350K .......... .......... .......... .......... .......... 68% 184M 4s Step #1: 1538400K .......... .......... .......... .......... .......... 68% 67.6M 4s Step #1: 1538450K .......... .......... .......... .......... .......... 68% 180M 4s Step #1: 1538500K .......... .......... .......... .......... .......... 68% 192M 4s Step #1: 1538550K .......... .......... .......... .......... .......... 68% 187M 4s Step #1: 1538600K .......... .......... .......... .......... .......... 68% 213M 4s Step #1: 1538650K .......... .......... .......... .......... .......... 68% 202M 4s Step #1: 1538700K .......... .......... .......... .......... .......... 68% 199M 4s Step #1: 1538750K .......... .......... .......... .......... .......... 68% 158M 4s Step #1: 1538800K .......... .......... .......... .......... .......... 68% 196M 4s Step #1: 1538850K .......... .......... .......... .......... .......... 68% 222M 4s Step #1: 1538900K .......... .......... .......... .......... .......... 68% 210M 4s Step #1: 1538950K .......... .......... .......... .......... .......... 68% 187M 4s Step #1: 1539000K .......... .......... .......... .......... .......... 68% 191M 4s Step #1: 1539050K .......... .......... .......... .......... .......... 68% 201M 4s Step #1: 1539100K .......... .......... .......... .......... .......... 68% 211M 4s Step #1: 1539150K .......... .......... .......... .......... .......... 68% 173M 4s Step #1: 1539200K .......... .......... .......... .......... .......... 68% 220M 4s Step #1: 1539250K .......... .......... .......... .......... .......... 68% 200M 4s Step #1: 1539300K .......... .......... .......... .......... .......... 68% 207M 4s Step #1: 1539350K .......... .......... .......... .......... .......... 68% 182M 4s Step #1: 1539400K .......... .......... .......... .......... .......... 68% 212M 4s Step #1: 1539450K .......... .......... .......... .......... .......... 68% 199M 4s Step #1: 1539500K .......... .......... .......... .......... .......... 68% 213M 4s Step #1: 1539550K .......... .......... .......... .......... .......... 68% 114M 4s Step #1: 1539600K .......... .......... .......... .......... .......... 68% 159M 4s Step #1: 1539650K .......... .......... .......... .......... .......... 68% 212M 4s Step #1: 1539700K .......... .......... .......... .......... .......... 68% 203M 4s Step #1: 1539750K .......... .......... .......... .......... .......... 68% 158M 4s Step #1: 1539800K .......... .......... .......... .......... .......... 68% 180M 4s Step #1: 1539850K .......... .......... .......... .......... .......... 68% 185M 4s Step #1: 1539900K .......... .......... .......... .......... .......... 68% 204M 4s Step #1: 1539950K .......... .......... .......... .......... .......... 68% 174M 4s Step #1: 1540000K .......... .......... .......... .......... .......... 68% 204M 4s Step #1: 1540050K .......... .......... .......... .......... .......... 68% 215M 4s Step #1: 1540100K .......... .......... .......... .......... .......... 68% 178M 4s Step #1: 1540150K .......... .......... .......... .......... .......... 68% 194M 4s Step #1: 1540200K .......... .......... .......... .......... .......... 68% 65.1M 4s Step #1: 1540250K .......... .......... .......... .......... .......... 68% 193M 4s Step #1: 1540300K .......... .......... .......... .......... .......... 68% 251M 4s Step #1: 1540350K .......... .......... .......... .......... .......... 68% 181M 4s Step #1: 1540400K .......... .......... .......... .......... .......... 68% 214M 4s Step #1: 1540450K .......... .......... .......... .......... .......... 68% 177M 4s Step #1: 1540500K .......... .......... .......... .......... .......... 68% 190M 4s Step #1: 1540550K .......... .......... .......... .......... .......... 68% 172M 4s Step #1: 1540600K .......... .......... .......... .......... .......... 68% 198M 4s Step #1: 1540650K .......... .......... .......... .......... .......... 68% 240M 4s Step #1: 1540700K .......... .......... .......... .......... .......... 68% 189M 4s Step #1: 1540750K .......... .......... .......... .......... .......... 68% 187M 4s Step #1: 1540800K .......... .......... .......... .......... .......... 68% 206M 4s Step #1: 1540850K .......... .......... .......... .......... .......... 68% 217M 4s Step #1: 1540900K .......... .......... .......... .......... .......... 68% 206M 4s Step #1: 1540950K .......... .......... .......... .......... .......... 68% 170M 4s Step #1: 1541000K .......... .......... .......... .......... .......... 68% 179M 4s Step #1: 1541050K .......... .......... .......... .......... .......... 68% 189M 4s Step #1: 1541100K .......... .......... .......... .......... .......... 68% 199M 4s Step #1: 1541150K .......... .......... .......... .......... .......... 68% 173M 4s Step #1: 1541200K .......... .......... .......... .......... .......... 68% 190M 4s Step #1: 1541250K .......... .......... .......... .......... .......... 68% 173M 4s Step #1: 1541300K .......... .......... .......... .......... .......... 68% 112M 4s Step #1: 1541350K .......... .......... .......... .......... .......... 68% 155M 4s Step #1: 1541400K .......... .......... .......... .......... .......... 68% 221M 4s Step #1: 1541450K .......... .......... .......... .......... .......... 68% 181M 4s Step #1: 1541500K .......... .......... .......... .......... .......... 68% 173M 4s Step #1: 1541550K .......... .......... .......... .......... .......... 68% 154M 4s Step #1: 1541600K .......... .......... .......... .......... .......... 68% 208M 4s Step #1: 1541650K .......... .......... .......... .......... .......... 68% 187M 4s Step #1: 1541700K .......... .......... .......... .......... .......... 68% 202M 4s Step #1: 1541750K .......... .......... .......... .......... .......... 68% 149M 4s Step #1: 1541800K .......... .......... .......... .......... .......... 68% 187M 4s Step #1: 1541850K .......... .......... .......... .......... .......... 68% 213M 4s Step #1: 1541900K .......... .......... .......... .......... .......... 68% 193M 4s Step #1: 1541950K .......... .......... .......... .......... .......... 68% 156M 4s Step #1: 1542000K .......... .......... .......... .......... .......... 68% 67.4M 4s Step #1: 1542050K .......... .......... .......... .......... .......... 68% 216M 4s Step #1: 1542100K .......... .......... .......... .......... .......... 68% 213M 4s Step #1: 1542150K .......... .......... .......... .......... .......... 68% 186M 4s Step #1: 1542200K .......... .......... .......... .......... .......... 68% 191M 4s Step #1: 1542250K .......... .......... .......... .......... .......... 68% 190M 4s Step #1: 1542300K .......... .......... .......... .......... .......... 68% 200M 4s Step #1: 1542350K .......... .......... .......... .......... .......... 68% 179M 4s Step #1: 1542400K .......... .......... .......... .......... .......... 68% 183M 4s Step #1: 1542450K .......... .......... .......... .......... .......... 68% 229M 4s Step #1: 1542500K .......... .......... .......... .......... .......... 68% 218M 4s Step #1: 1542550K .......... .......... .......... .......... .......... 68% 208M 4s Step #1: 1542600K .......... .......... .......... .......... .......... 68% 198M 4s Step #1: 1542650K .......... .......... .......... .......... .......... 68% 225M 4s Step #1: 1542700K .......... .......... .......... .......... .......... 68% 209M 4s Step #1: 1542750K .......... .......... .......... .......... .......... 68% 179M 4s Step #1: 1542800K .......... .......... .......... .......... .......... 68% 187M 4s Step #1: 1542850K .......... .......... .......... .......... .......... 68% 192M 4s Step #1: 1542900K .......... .......... .......... .......... .......... 68% 198M 4s Step #1: 1542950K .......... .......... .......... .......... .......... 68% 188M 4s Step #1: 1543000K .......... .......... .......... .......... .......... 68% 214M 4s Step #1: 1543050K .......... .......... .......... .......... .......... 68% 225M 4s Step #1: 1543100K .......... .......... .......... .......... .......... 68% 209M 4s Step #1: 1543150K .......... .......... .......... .......... .......... 68% 172M 4s Step #1: 1543200K .......... .......... .......... .......... .......... 68% 204M 4s Step #1: 1543250K .......... .......... .......... .......... .......... 68% 201M 4s Step #1: 1543300K .......... .......... .......... .......... .......... 68% 221M 4s Step #1: 1543350K .......... .......... .......... .......... .......... 68% 179M 4s Step #1: 1543400K .......... .......... .......... .......... .......... 68% 210M 4s Step #1: 1543450K .......... .......... .......... .......... .......... 68% 202M 4s Step #1: 1543500K .......... .......... .......... .......... .......... 68% 202M 4s Step #1: 1543550K .......... .......... .......... .......... .......... 68% 193M 4s Step #1: 1543600K .......... .......... .......... .......... .......... 68% 191M 4s Step #1: 1543650K .......... .......... .......... .......... .......... 68% 217M 4s Step #1: 1543700K .......... .......... .......... .......... .......... 68% 198M 4s Step #1: 1543750K .......... .......... .......... .......... .......... 68% 206M 4s Step #1: 1543800K .......... .......... .......... .......... .......... 68% 220M 4s Step #1: 1543850K .......... .......... .......... .......... .......... 68% 209M 4s Step #1: 1543900K .......... .......... .......... .......... .......... 68% 202M 4s Step #1: 1543950K .......... .......... .......... .......... .......... 68% 184M 4s Step #1: 1544000K .......... .......... .......... .......... .......... 68% 183M 4s Step #1: 1544050K .......... .......... .......... .......... .......... 68% 66.4M 4s Step #1: 1544100K .......... .......... .......... .......... .......... 68% 206M 4s Step #1: 1544150K .......... .......... .......... .......... .......... 68% 202M 4s Step #1: 1544200K .......... .......... .......... .......... .......... 68% 188M 4s Step #1: 1544250K .......... .......... .......... .......... .......... 68% 208M 4s Step #1: 1544300K .......... .......... .......... .......... .......... 68% 206M 4s Step #1: 1544350K .......... .......... .......... .......... .......... 68% 168M 4s Step #1: 1544400K .......... .......... .......... .......... .......... 68% 205M 4s Step #1: 1544450K .......... .......... .......... .......... .......... 68% 223M 4s Step #1: 1544500K .......... .......... .......... .......... .......... 68% 238M 4s Step #1: 1544550K .......... .......... .......... .......... .......... 68% 191M 4s Step #1: 1544600K .......... .......... .......... .......... .......... 68% 198M 4s Step #1: 1544650K .......... .......... .......... .......... .......... 68% 190M 4s Step #1: 1544700K .......... .......... .......... .......... .......... 68% 214M 4s Step #1: 1544750K .......... .......... .......... .......... .......... 68% 158M 4s Step #1: 1544800K .......... .......... .......... .......... .......... 68% 207M 4s Step #1: 1544850K .......... .......... .......... .......... .......... 68% 185M 4s Step #1: 1544900K .......... .......... .......... .......... .......... 68% 228M 4s Step #1: 1544950K .......... .......... .......... .......... .......... 68% 175M 4s Step #1: 1545000K .......... .......... .......... .......... .......... 68% 206M 4s Step #1: 1545050K .......... .......... .......... .......... .......... 68% 206M 4s Step #1: 1545100K .......... .......... .......... .......... .......... 68% 188M 4s Step #1: 1545150K .......... .......... .......... .......... .......... 68% 168M 4s Step #1: 1545200K .......... .......... .......... .......... .......... 68% 209M 4s Step #1: 1545250K .......... .......... .......... .......... .......... 68% 184M 4s Step #1: 1545300K .......... .......... .......... .......... .......... 68% 220M 4s Step #1: 1545350K .......... .......... .......... .......... .......... 68% 188M 4s Step #1: 1545400K .......... .......... .......... .......... .......... 68% 198M 4s Step #1: 1545450K .......... .......... .......... .......... .......... 68% 219M 4s Step #1: 1545500K .......... .......... .......... .......... .......... 68% 216M 4s Step #1: 1545550K .......... .......... .......... .......... .......... 68% 156M 4s Step #1: 1545600K .......... .......... .......... .......... .......... 68% 201M 4s Step #1: 1545650K .......... .......... .......... .......... .......... 68% 183M 4s Step #1: 1545700K .......... .......... .......... .......... .......... 68% 217M 4s Step #1: 1545750K .......... .......... .......... .......... .......... 68% 182M 4s Step #1: 1545800K .......... .......... .......... .......... .......... 68% 184M 4s Step #1: 1545850K .......... .......... .......... .......... .......... 68% 203M 4s Step #1: 1545900K .......... .......... .......... .......... .......... 68% 205M 4s Step #1: 1545950K .......... .......... .......... .......... .......... 68% 181M 4s Step #1: 1546000K .......... .......... .......... .......... .......... 68% 209M 4s Step #1: 1546050K .......... .......... .......... .......... .......... 68% 202M 4s Step #1: 1546100K .......... .......... .......... .......... .......... 68% 67.4M 4s Step #1: 1546150K .......... .......... .......... .......... .......... 68% 180M 4s Step #1: 1546200K .......... .......... .......... .......... .......... 68% 231M 4s Step #1: 1546250K .......... .......... .......... .......... .......... 68% 209M 4s Step #1: 1546300K .......... .......... .......... .......... .......... 68% 225M 4s Step #1: 1546350K .......... .......... .......... .......... .......... 68% 170M 4s Step #1: 1546400K .......... .......... .......... .......... .......... 68% 215M 4s Step #1: 1546450K .......... .......... .......... .......... .......... 68% 220M 4s Step #1: 1546500K .......... .......... .......... .......... .......... 68% 222M 4s Step #1: 1546550K .......... .......... .......... .......... .......... 68% 188M 4s Step #1: 1546600K .......... .......... .......... .......... .......... 68% 212M 4s Step #1: 1546650K .......... .......... .......... .......... .......... 68% 192M 4s Step #1: 1546700K .......... .......... .......... .......... .......... 68% 223M 4s Step #1: 1546750K .......... .......... .......... .......... .......... 68% 168M 4s Step #1: 1546800K .......... .......... .......... .......... .......... 68% 198M 4s Step #1: 1546850K .......... .......... .......... .......... .......... 68% 207M 4s Step #1: 1546900K .......... .......... .......... .......... .......... 68% 205M 4s Step #1: 1546950K .......... .......... .......... .......... .......... 68% 192M 4s Step #1: 1547000K .......... .......... .......... .......... .......... 68% 221M 4s Step #1: 1547050K .......... .......... .......... .......... .......... 68% 200M 4s Step #1: 1547100K .......... .......... .......... .......... .......... 68% 189M 4s Step #1: 1547150K .......... .......... .......... .......... .......... 68% 172M 4s Step #1: 1547200K .......... .......... .......... .......... .......... 68% 167M 4s Step #1: 1547250K .......... .......... .......... .......... .......... 68% 207M 4s Step #1: 1547300K .......... .......... .......... .......... .......... 68% 200M 4s Step #1: 1547350K .......... .......... .......... .......... .......... 68% 177M 4s Step #1: 1547400K .......... .......... .......... .......... .......... 68% 185M 4s Step #1: 1547450K .......... .......... .......... .......... .......... 68% 210M 4s Step #1: 1547500K .......... .......... .......... .......... .......... 68% 206M 4s Step #1: 1547550K .......... .......... .......... .......... .......... 68% 176M 4s Step #1: 1547600K .......... .......... .......... .......... .......... 68% 207M 4s Step #1: 1547650K .......... .......... .......... .......... .......... 68% 186M 4s Step #1: 1547700K .......... .......... .......... .......... .......... 68% 192M 4s Step #1: 1547750K .......... .......... .......... .......... .......... 68% 162M 4s Step #1: 1547800K .......... .......... .......... .......... .......... 68% 132M 4s Step #1: 1547850K .......... .......... .......... .......... .......... 68% 190M 4s Step #1: 1547900K .......... .......... .......... .......... .......... 68% 177M 4s Step #1: 1547950K .......... .......... .......... .......... .......... 68% 144M 4s Step #1: 1548000K .......... .......... .......... .......... .......... 68% 182M 4s Step #1: 1548050K .......... .......... .......... .......... .......... 68% 186M 4s Step #1: 1548100K .......... .......... .......... .......... .......... 68% 205M 4s Step #1: 1548150K .......... .......... .......... .......... .......... 68% 66.4M 4s Step #1: 1548200K .......... .......... .......... .......... .......... 68% 209M 4s Step #1: 1548250K .......... .......... .......... .......... .......... 68% 206M 4s Step #1: 1548300K .......... .......... .......... .......... .......... 68% 214M 4s Step #1: 1548350K .......... .......... .......... .......... .......... 68% 172M 4s Step #1: 1548400K .......... .......... .......... .......... .......... 68% 211M 4s Step #1: 1548450K .......... .......... .......... .......... .......... 68% 203M 4s Step #1: 1548500K .......... .......... .......... .......... .......... 68% 190M 4s Step #1: 1548550K .......... .......... .......... .......... .......... 68% 173M 4s Step #1: 1548600K .......... .......... .......... .......... .......... 68% 199M 4s Step #1: 1548650K .......... .......... .......... .......... .......... 68% 206M 4s Step #1: 1548700K .......... .......... .......... .......... .......... 68% 195M 4s Step #1: 1548750K .......... .......... .......... .......... .......... 68% 157M 4s Step #1: 1548800K .......... .......... .......... .......... .......... 68% 191M 4s Step #1: 1548850K .......... .......... .......... .......... .......... 68% 199M 4s Step #1: 1548900K .......... .......... .......... .......... .......... 68% 191M 4s Step #1: 1548950K .......... .......... .......... .......... .......... 68% 187M 4s Step #1: 1549000K .......... .......... .......... .......... .......... 68% 171M 4s Step #1: 1549050K .......... .......... .......... .......... .......... 68% 188M 4s Step #1: 1549100K .......... .......... .......... .......... .......... 68% 209M 4s Step #1: 1549150K .......... .......... .......... .......... .......... 68% 168M 4s Step #1: 1549200K .......... .......... .......... .......... .......... 68% 195M 4s Step #1: 1549250K .......... .......... .......... .......... .......... 68% 211M 4s Step #1: 1549300K .......... .......... .......... .......... .......... 68% 180M 4s Step #1: 1549350K .......... .......... .......... .......... .......... 68% 195M 4s Step #1: 1549400K .......... .......... .......... .......... .......... 68% 234M 4s Step #1: 1549450K .......... .......... .......... .......... .......... 68% 230M 4s Step #1: 1549500K .......... .......... .......... .......... .......... 68% 203M 4s Step #1: 1549550K .......... .......... .......... .......... .......... 68% 165M 4s Step #1: 1549600K .......... .......... .......... .......... .......... 68% 203M 4s Step #1: 1549650K .......... .......... .......... .......... .......... 68% 202M 4s Step #1: 1549700K .......... .......... .......... .......... .......... 68% 215M 4s Step #1: 1549750K .......... .......... .......... .......... .......... 68% 177M 4s Step #1: 1549800K .......... .......... .......... .......... .......... 68% 213M 4s Step #1: 1549850K .......... .......... .......... .......... .......... 68% 208M 4s Step #1: 1549900K .......... .......... .......... .......... .......... 68% 198M 4s Step #1: 1549950K .......... .......... .......... .......... .......... 68% 65.9M 4s Step #1: 1550000K .......... .......... .......... .......... .......... 68% 219M 4s Step #1: 1550050K .......... .......... .......... .......... .......... 68% 204M 4s Step #1: 1550100K .......... .......... .......... .......... .......... 68% 219M 4s Step #1: 1550150K .......... .......... .......... .......... .......... 68% 209M 4s Step #1: 1550200K .......... .......... .......... .......... .......... 68% 221M 4s Step #1: 1550250K .......... .......... .......... .......... .......... 68% 216M 4s Step #1: 1550300K .......... .......... .......... .......... .......... 68% 195M 4s Step #1: 1550350K .......... .......... .......... .......... .......... 68% 179M 4s Step #1: 1550400K .......... .......... .......... .......... .......... 68% 206M 4s Step #1: 1550450K .......... .......... .......... .......... .......... 68% 212M 4s Step #1: 1550500K .......... .......... .......... .......... .......... 68% 165M 4s Step #1: 1550550K .......... .......... .......... .......... .......... 68% 166M 4s Step #1: 1550600K .......... .......... .......... .......... .......... 68% 206M 4s Step #1: 1550650K .......... .......... .......... .......... .......... 68% 175M 4s Step #1: 1550700K .......... .......... .......... .......... .......... 68% 186M 4s Step #1: 1550750K .......... .......... .......... .......... .......... 68% 159M 4s Step #1: 1550800K .......... .......... .......... .......... .......... 68% 207M 4s Step #1: 1550850K .......... .......... .......... .......... .......... 68% 207M 4s Step #1: 1550900K .......... .......... .......... .......... .......... 68% 198M 4s Step #1: 1550950K .......... .......... .......... .......... .......... 68% 173M 4s Step #1: 1551000K .......... .......... .......... .......... .......... 68% 180M 4s Step #1: 1551050K .......... .......... .......... .......... .......... 68% 193M 4s Step #1: 1551100K .......... .......... .......... .......... .......... 68% 211M 4s Step #1: 1551150K .......... .......... .......... .......... .......... 68% 178M 4s Step #1: 1551200K .......... .......... .......... .......... .......... 68% 192M 4s Step #1: 1551250K .......... .......... .......... .......... .......... 68% 183M 4s Step #1: 1551300K .......... .......... .......... .......... .......... 68% 232M 4s Step #1: 1551350K .......... .......... .......... .......... .......... 68% 204M 4s Step #1: 1551400K .......... .......... .......... .......... .......... 68% 195M 4s Step #1: 1551450K .......... .......... .......... .......... .......... 68% 188M 4s Step #1: 1551500K .......... .......... .......... .......... .......... 68% 209M 4s Step #1: 1551550K .......... .......... .......... .......... .......... 68% 175M 4s Step #1: 1551600K .......... .......... .......... .......... .......... 68% 237M 4s Step #1: 1551650K .......... .......... .......... .......... .......... 68% 217M 4s Step #1: 1551700K .......... .......... .......... .......... .......... 68% 229M 4s Step #1: 1551750K .......... .......... .......... .......... .......... 68% 198M 4s Step #1: 1551800K .......... .......... .......... .......... .......... 68% 202M 4s Step #1: 1551850K .......... .......... .......... .......... .......... 68% 207M 4s Step #1: 1551900K .......... .......... .......... .......... .......... 68% 179M 4s Step #1: 1551950K .......... .......... .......... .......... .......... 68% 63.7M 4s Step #1: 1552000K .......... .......... .......... .......... .......... 68% 189M 4s Step #1: 1552050K .......... .......... .......... .......... .......... 68% 193M 4s Step #1: 1552100K .......... .......... .......... .......... .......... 68% 217M 4s Step #1: 1552150K .......... .......... .......... .......... .......... 68% 185M 4s Step #1: 1552200K .......... .......... .......... .......... .......... 68% 214M 4s Step #1: 1552250K .......... .......... .......... .......... .......... 68% 195M 4s Step #1: 1552300K .......... .......... .......... .......... .......... 68% 193M 4s Step #1: 1552350K .......... .......... .......... .......... .......... 68% 171M 4s Step #1: 1552400K .......... .......... .......... .......... .......... 68% 203M 4s Step #1: 1552450K .......... .......... .......... .......... .......... 68% 182M 4s Step #1: 1552500K .......... .......... .......... .......... .......... 68% 199M 4s Step #1: 1552550K .......... .......... .......... .......... .......... 68% 169M 4s Step #1: 1552600K .......... .......... .......... .......... .......... 68% 211M 4s Step #1: 1552650K .......... .......... .......... .......... .......... 68% 192M 4s Step #1: 1552700K .......... .......... .......... .......... .......... 68% 204M 4s Step #1: 1552750K .......... .......... .......... .......... .......... 68% 155M 4s Step #1: 1552800K .......... .......... .......... .......... .......... 68% 190M 4s Step #1: 1552850K .......... .......... .......... .......... .......... 68% 193M 4s Step #1: 1552900K .......... .......... .......... .......... .......... 68% 193M 4s Step #1: 1552950K .......... .......... .......... .......... .......... 68% 173M 4s Step #1: 1553000K .......... .......... .......... .......... .......... 68% 212M 4s Step #1: 1553050K .......... .......... .......... .......... .......... 68% 191M 4s Step #1: 1553100K .......... .......... .......... .......... .......... 68% 201M 4s Step #1: 1553150K .......... .......... .......... .......... .......... 68% 167M 4s Step #1: 1553200K .......... .......... .......... .......... .......... 68% 203M 4s Step #1: 1553250K .......... .......... .......... .......... .......... 68% 196M 4s Step #1: 1553300K .......... .......... .......... .......... .......... 68% 207M 4s Step #1: 1553350K .......... .......... .......... .......... .......... 68% 199M 4s Step #1: 1553400K .......... .......... .......... .......... .......... 68% 213M 4s Step #1: 1553450K .......... .......... .......... .......... .......... 68% 203M 4s Step #1: 1553500K .......... .......... .......... .......... .......... 68% 209M 4s Step #1: 1553550K .......... .......... .......... .......... .......... 68% 177M 4s Step #1: 1553600K .......... .......... .......... .......... .......... 68% 214M 4s Step #1: 1553650K .......... .......... .......... .......... .......... 68% 204M 4s Step #1: 1553700K .......... .......... .......... .......... .......... 68% 210M 4s Step #1: 1553750K .......... .......... .......... .......... .......... 68% 186M 4s Step #1: 1553800K .......... .......... .......... .......... .......... 68% 174M 4s Step #1: 1553850K .......... .......... .......... .......... .......... 68% 197M 4s Step #1: 1553900K .......... .......... .......... .......... .......... 68% 209M 4s Step #1: 1553950K .......... .......... .......... .......... .......... 68% 172M 4s Step #1: 1554000K .......... .......... .......... .......... .......... 68% 68.3M 4s Step #1: 1554050K .......... .......... .......... .......... .......... 68% 188M 4s Step #1: 1554100K .......... .......... .......... .......... .......... 68% 200M 4s Step #1: 1554150K .......... .......... .......... .......... .......... 68% 202M 4s Step #1: 1554200K .......... .......... .......... .......... .......... 68% 208M 4s Step #1: 1554250K .......... .......... .......... .......... .......... 68% 220M 4s Step #1: 1554300K .......... .......... .......... .......... .......... 68% 213M 4s Step #1: 1554350K .......... .......... .......... .......... .......... 68% 175M 4s Step #1: 1554400K .......... .......... .......... .......... .......... 68% 183M 4s Step #1: 1554450K .......... .......... .......... .......... .......... 68% 178M 4s Step #1: 1554500K .......... .......... .......... .......... .......... 69% 213M 4s Step #1: 1554550K .......... .......... .......... .......... .......... 69% 172M 4s Step #1: 1554600K .......... .......... .......... .......... .......... 69% 178M 4s Step #1: 1554650K .......... .......... .......... .......... .......... 69% 209M 4s Step #1: 1554700K .......... .......... .......... .......... .......... 69% 224M 4s Step #1: 1554750K .......... .......... .......... .......... .......... 69% 187M 4s Step #1: 1554800K .......... .......... .......... .......... .......... 69% 187M 4s Step #1: 1554850K .......... .......... .......... .......... .......... 69% 152M 4s Step #1: 1554900K .......... .......... .......... .......... .......... 69% 202M 4s Step #1: 1554950K .......... .......... .......... .......... .......... 69% 185M 4s Step #1: 1555000K .......... .......... .......... .......... .......... 69% 206M 4s Step #1: 1555050K .......... .......... .......... .......... .......... 69% 195M 4s Step #1: 1555100K .......... .......... .......... .......... .......... 69% 173M 4s Step #1: 1555150K .......... .......... .......... .......... .......... 69% 175M 4s Step #1: 1555200K .......... .......... .......... .......... .......... 69% 216M 4s Step #1: 1555250K .......... .......... .......... .......... .......... 69% 183M 4s Step #1: 1555300K .......... .......... .......... .......... .......... 69% 195M 4s Step #1: 1555350K .......... .......... .......... .......... .......... 69% 181M 4s Step #1: 1555400K .......... .......... .......... .......... .......... 69% 186M 4s Step #1: 1555450K .......... .......... .......... .......... .......... 69% 203M 4s Step #1: 1555500K .......... .......... .......... .......... .......... 69% 223M 4s Step #1: 1555550K .......... .......... .......... .......... .......... 69% 173M 4s Step #1: 1555600K .......... .......... .......... .......... .......... 69% 183M 4s Step #1: 1555650K .......... .......... .......... .......... .......... 69% 212M 4s Step #1: 1555700K .......... .......... .......... .......... .......... 69% 184M 4s Step #1: 1555750K .......... .......... .......... .......... .......... 69% 173M 4s Step #1: 1555800K .......... .......... .......... .......... .......... 69% 190M 4s Step #1: 1555850K .......... .......... .......... .......... .......... 69% 201M 4s Step #1: 1555900K .......... .......... .......... .......... .......... 69% 196M 4s Step #1: 1555950K .......... .......... .......... .......... .......... 69% 171M 4s Step #1: 1556000K .......... .......... .......... .......... .......... 69% 210M 4s Step #1: 1556050K .......... .......... .......... .......... .......... 69% 195M 4s Step #1: 1556100K .......... .......... .......... .......... .......... 69% 209M 4s Step #1: 1556150K .......... .......... .......... .......... .......... 69% 184M 4s Step #1: 1556200K .......... .......... .......... .......... .......... 69% 196M 4s Step #1: 1556250K .......... .......... .......... .......... .......... 69% 71.2M 4s Step #1: 1556300K .......... .......... .......... .......... .......... 69% 227M 4s Step #1: 1556350K .......... .......... .......... .......... .......... 69% 152M 4s Step #1: 1556400K .......... .......... .......... .......... .......... 69% 207M 4s Step #1: 1556450K .......... .......... .......... .......... .......... 69% 217M 4s Step #1: 1556500K .......... .......... .......... .......... .......... 69% 173M 4s Step #1: 1556550K .......... .......... .......... .......... .......... 69% 181M 4s Step #1: 1556600K .......... .......... .......... .......... .......... 69% 208M 4s Step #1: 1556650K .......... .......... .......... .......... .......... 69% 214M 4s Step #1: 1556700K .......... .......... .......... .......... .......... 69% 212M 4s Step #1: 1556750K .......... .......... .......... .......... .......... 69% 164M 4s Step #1: 1556800K .......... .......... .......... .......... .......... 69% 206M 4s Step #1: 1556850K .......... .......... .......... .......... .......... 69% 218M 4s Step #1: 1556900K .......... .......... .......... .......... .......... 69% 188M 4s Step #1: 1556950K .......... .......... .......... .......... .......... 69% 186M 4s Step #1: 1557000K .......... .......... .......... .......... .......... 69% 205M 4s Step #1: 1557050K .......... .......... .......... .......... .......... 69% 204M 4s Step #1: 1557100K .......... .......... .......... .......... .......... 69% 201M 4s Step #1: 1557150K .......... .......... .......... .......... .......... 69% 169M 4s Step #1: 1557200K .......... .......... .......... .......... .......... 69% 222M 4s Step #1: 1557250K .......... .......... .......... .......... .......... 69% 206M 4s Step #1: 1557300K .......... .......... .......... .......... .......... 69% 173M 4s Step #1: 1557350K .......... .......... .......... .......... .......... 69% 175M 4s Step #1: 1557400K .......... .......... .......... .......... .......... 69% 201M 4s Step #1: 1557450K .......... .......... .......... .......... .......... 69% 212M 4s Step #1: 1557500K .......... .......... .......... .......... .......... 69% 209M 4s Step #1: 1557550K .......... .......... .......... .......... .......... 69% 192M 4s Step #1: 1557600K .......... .......... .......... .......... .......... 69% 189M 4s Step #1: 1557650K .......... .......... .......... .......... .......... 69% 177M 4s Step #1: 1557700K .......... .......... .......... .......... .......... 69% 219M 4s Step #1: 1557750K .......... .......... .......... .......... .......... 69% 176M 4s Step #1: 1557800K .......... .......... .......... .......... .......... 69% 211M 4s Step #1: 1557850K .......... .......... .......... .......... .......... 69% 208M 4s Step #1: 1557900K .......... .......... .......... .......... .......... 69% 188M 4s Step #1: 1557950K .......... .......... .......... .......... .......... 69% 161M 4s Step #1: 1558000K .......... .......... .......... .......... .......... 69% 213M 4s Step #1: 1558050K .......... .......... .......... .......... .......... 69% 218M 4s Step #1: 1558100K .......... .......... .......... .......... .......... 69% 194M 4s Step #1: 1558150K .......... .......... .......... .......... .......... 69% 171M 4s Step #1: 1558200K .......... .......... .......... .......... .......... 69% 191M 4s Step #1: 1558250K .......... .......... .......... .......... .......... 69% 213M 4s Step #1: 1558300K .......... .......... .......... .......... .......... 69% 69.3M 4s Step #1: 1558350K .......... .......... .......... .......... .......... 69% 169M 4s Step #1: 1558400K .......... .......... .......... .......... .......... 69% 233M 4s Step #1: 1558450K .......... .......... .......... .......... .......... 69% 184M 4s Step #1: 1558500K .......... .......... .......... .......... .......... 69% 209M 4s Step #1: 1558550K .......... .......... .......... .......... .......... 69% 203M 4s Step #1: 1558600K .......... .......... .......... .......... .......... 69% 230M 4s Step #1: 1558650K .......... .......... .......... .......... .......... 69% 186M 4s Step #1: 1558700K .......... .......... .......... .......... .......... 69% 191M 4s Step #1: 1558750K .......... .......... .......... .......... .......... 69% 170M 4s Step #1: 1558800K .......... .......... .......... .......... .......... 69% 215M 4s Step #1: 1558850K .......... .......... .......... .......... .......... 69% 220M 4s Step #1: 1558900K .......... .......... .......... .......... .......... 69% 203M 4s Step #1: 1558950K .......... .......... .......... .......... .......... 69% 163M 4s Step #1: 1559000K .......... .......... .......... .......... .......... 69% 194M 4s Step #1: 1559050K .......... .......... .......... .......... .......... 69% 217M 4s Step #1: 1559100K .......... .......... .......... .......... .......... 69% 211M 4s Step #1: 1559150K .......... .......... .......... .......... .......... 69% 188M 4s Step #1: 1559200K .......... .......... .......... .......... .......... 69% 209M 4s Step #1: 1559250K .......... .......... .......... .......... .......... 69% 189M 4s Step #1: 1559300K .......... .......... .......... .......... .......... 69% 190M 4s Step #1: 1559350K .......... .......... .......... .......... .......... 69% 183M 4s Step #1: 1559400K .......... .......... .......... .......... .......... 69% 209M 4s Step #1: 1559450K .......... .......... .......... .......... .......... 69% 173M 4s Step #1: 1559500K .......... .......... .......... .......... .......... 69% 215M 4s Step #1: 1559550K .......... .......... .......... .......... .......... 69% 163M 4s Step #1: 1559600K .......... .......... .......... .......... .......... 69% 186M 4s Step #1: 1559650K .......... .......... .......... .......... .......... 69% 195M 4s Step #1: 1559700K .......... .......... .......... .......... .......... 69% 191M 4s Step #1: 1559750K .......... .......... .......... .......... .......... 69% 185M 4s Step #1: 1559800K .......... .......... .......... .......... .......... 69% 204M 4s Step #1: 1559850K .......... .......... .......... .......... .......... 69% 212M 4s Step #1: 1559900K .......... .......... .......... .......... .......... 69% 193M 4s Step #1: 1559950K .......... .......... .......... .......... .......... 69% 185M 4s Step #1: 1560000K .......... .......... .......... .......... .......... 69% 187M 4s Step #1: 1560050K .......... .......... .......... .......... .......... 69% 195M 4s Step #1: 1560100K .......... .......... .......... .......... .......... 69% 190M 4s Step #1: 1560150K .......... .......... .......... .......... .......... 69% 185M 4s Step #1: 1560200K .......... .......... .......... .......... .......... 69% 193M 4s Step #1: 1560250K .......... .......... .......... .......... .......... 69% 195M 4s Step #1: 1560300K .......... .......... .......... .......... .......... 69% 208M 4s Step #1: 1560350K .......... .......... .......... .......... .......... 69% 63.3M 4s Step #1: 1560400K .......... .......... .......... .......... .......... 69% 211M 4s Step #1: 1560450K .......... .......... .......... .......... .......... 69% 227M 4s Step #1: 1560500K .......... .......... .......... .......... .......... 69% 205M 4s Step #1: 1560550K .......... .......... .......... .......... .......... 69% 182M 4s Step #1: 1560600K .......... .......... .......... .......... .......... 69% 204M 4s Step #1: 1560650K .......... .......... .......... .......... .......... 69% 174M 4s Step #1: 1560700K .......... .......... .......... .......... .......... 69% 202M 4s Step #1: 1560750K .......... .......... .......... .......... .......... 69% 170M 4s Step #1: 1560800K .......... .......... .......... .......... .......... 69% 201M 4s Step #1: 1560850K .......... .......... .......... .......... .......... 69% 192M 4s Step #1: 1560900K .......... .......... .......... .......... .......... 69% 183M 4s Step #1: 1560950K .......... .......... .......... .......... .......... 69% 191M 4s Step #1: 1561000K .......... .......... .......... .......... .......... 69% 205M 4s Step #1: 1561050K .......... .......... .......... .......... .......... 69% 208M 4s Step #1: 1561100K .......... .......... .......... .......... .......... 69% 212M 4s Step #1: 1561150K .......... .......... .......... .......... .......... 69% 156M 4s Step #1: 1561200K .......... .......... .......... .......... .......... 69% 194M 4s Step #1: 1561250K .......... .......... .......... .......... .......... 69% 195M 4s Step #1: 1561300K .......... .......... .......... .......... .......... 69% 206M 4s Step #1: 1561350K .......... .......... .......... .......... .......... 69% 65.7M 4s Step #1: 1561400K .......... .......... .......... .......... .......... 69% 202M 4s Step #1: 1561450K .......... .......... .......... .......... .......... 69% 179M 4s Step #1: 1561500K .......... .......... .......... .......... .......... 69% 186M 4s Step #1: 1561550K .......... .......... .......... .......... .......... 69% 171M 4s Step #1: 1561600K .......... .......... .......... .......... .......... 69% 207M 4s Step #1: 1561650K .......... .......... .......... .......... .......... 69% 220M 4s Step #1: 1561700K .......... .......... .......... .......... .......... 69% 195M 4s Step #1: 1561750K .......... .......... .......... .......... .......... 69% 189M 4s Step #1: 1561800K .......... .......... .......... .......... .......... 69% 198M 4s Step #1: 1561850K .......... .......... .......... .......... .......... 69% 211M 4s Step #1: 1561900K .......... .......... .......... .......... .......... 69% 207M 4s Step #1: 1561950K .......... .......... .......... .......... .......... 69% 161M 4s Step #1: 1562000K .......... .......... .......... .......... .......... 69% 183M 4s Step #1: 1562050K .......... .......... .......... .......... .......... 69% 219M 4s Step #1: 1562100K .......... .......... .......... .......... .......... 69% 218M 4s Step #1: 1562150K .......... .......... .......... .......... .......... 69% 179M 4s Step #1: 1562200K .......... .......... .......... .......... .......... 69% 204M 4s Step #1: 1562250K .......... .......... .......... .......... .......... 69% 216M 4s Step #1: 1562300K .......... .......... .......... .......... .......... 69% 204M 4s Step #1: 1562350K .......... .......... .......... .......... .......... 69% 176M 4s Step #1: 1562400K .......... .......... .......... .......... .......... 69% 66.2M 4s Step #1: 1562450K .......... .......... .......... .......... .......... 69% 208M 4s Step #1: 1562500K .......... .......... .......... .......... .......... 69% 209M 4s Step #1: 1562550K .......... .......... .......... .......... .......... 69% 174M 4s Step #1: 1562600K .......... .......... .......... .......... .......... 69% 230M 4s Step #1: 1562650K .......... .......... .......... .......... .......... 69% 214M 4s Step #1: 1562700K .......... .......... .......... .......... .......... 69% 214M 4s Step #1: 1562750K .......... .......... .......... .......... .......... 69% 191M 4s Step #1: 1562800K .......... .......... .......... .......... .......... 69% 202M 4s Step #1: 1562850K .......... .......... .......... .......... .......... 69% 210M 4s Step #1: 1562900K .......... .......... .......... .......... .......... 69% 205M 4s Step #1: 1562950K .......... .......... .......... .......... .......... 69% 184M 4s Step #1: 1563000K .......... .......... .......... .......... .......... 69% 196M 4s Step #1: 1563050K .......... .......... .......... .......... .......... 69% 190M 4s Step #1: 1563100K .......... .......... .......... .......... .......... 69% 206M 4s Step #1: 1563150K .......... .......... .......... .......... .......... 69% 169M 4s Step #1: 1563200K .......... .......... .......... .......... .......... 69% 223M 4s Step #1: 1563250K .......... .......... .......... .......... .......... 69% 224M 4s Step #1: 1563300K .......... .......... .......... .......... .......... 69% 208M 4s Step #1: 1563350K .......... .......... .......... .......... .......... 69% 184M 4s Step #1: 1563400K .......... .......... .......... .......... .......... 69% 199M 4s Step #1: 1563450K .......... .......... .......... .......... .......... 69% 203M 4s Step #1: 1563500K .......... .......... .......... .......... .......... 69% 199M 4s Step #1: 1563550K .......... .......... .......... .......... .......... 69% 163M 4s Step #1: 1563600K .......... .......... .......... .......... .......... 69% 216M 4s Step #1: 1563650K .......... .......... .......... .......... .......... 69% 223M 4s Step #1: 1563700K .......... .......... .......... .......... .......... 69% 196M 4s Step #1: 1563750K .......... .......... .......... .......... .......... 69% 191M 4s Step #1: 1563800K .......... .......... .......... .......... .......... 69% 183M 4s Step #1: 1563850K .......... .......... .......... .......... .......... 69% 219M 4s Step #1: 1563900K .......... .......... .......... .......... .......... 69% 198M 4s Step #1: 1563950K .......... .......... .......... .......... .......... 69% 155M 4s Step #1: 1564000K .......... .......... .......... .......... .......... 69% 201M 4s Step #1: 1564050K .......... .......... .......... .......... .......... 69% 192M 4s Step #1: 1564100K .......... .......... .......... .......... .......... 69% 206M 4s Step #1: 1564150K .......... .......... .......... .......... .......... 69% 184M 4s Step #1: 1564200K .......... .......... .......... .......... .......... 69% 223M 4s Step #1: 1564250K .......... .......... .......... .......... .......... 69% 207M 4s Step #1: 1564300K .......... .......... .......... .......... .......... 69% 205M 4s Step #1: 1564350K .......... .......... .......... .......... .......... 69% 164M 4s Step #1: 1564400K .......... .......... .......... .......... .......... 69% 207M 4s Step #1: 1564450K .......... .......... .......... .......... .......... 69% 63.7M 4s Step #1: 1564500K .......... .......... .......... .......... .......... 69% 211M 4s Step #1: 1564550K .......... .......... .......... .......... .......... 69% 190M 4s Step #1: 1564600K .......... .......... .......... .......... .......... 69% 202M 4s Step #1: 1564650K .......... .......... .......... .......... .......... 69% 195M 4s Step #1: 1564700K .......... .......... .......... .......... .......... 69% 210M 4s Step #1: 1564750K .......... .......... .......... .......... .......... 69% 179M 4s Step #1: 1564800K .......... .......... .......... .......... .......... 69% 217M 4s Step #1: 1564850K .......... .......... .......... .......... .......... 69% 202M 4s Step #1: 1564900K .......... .......... .......... .......... .......... 69% 220M 4s Step #1: 1564950K .......... .......... .......... .......... .......... 69% 177M 4s Step #1: 1565000K .......... .......... .......... .......... .......... 69% 177M 4s Step #1: 1565050K .......... .......... .......... .......... .......... 69% 194M 4s Step #1: 1565100K .......... .......... .......... .......... .......... 69% 195M 4s Step #1: 1565150K .......... .......... .......... .......... .......... 69% 177M 4s Step #1: 1565200K .......... .......... .......... .......... .......... 69% 209M 4s Step #1: 1565250K .......... .......... .......... .......... .......... 69% 211M 4s Step #1: 1565300K .......... .......... .......... .......... .......... 69% 206M 4s Step #1: 1565350K .......... .......... .......... .......... .......... 69% 175M 4s Step #1: 1565400K .......... .......... .......... .......... .......... 69% 212M 4s Step #1: 1565450K .......... .......... .......... .......... .......... 69% 195M 4s Step #1: 1565500K .......... .......... .......... .......... .......... 69% 198M 4s Step #1: 1565550K .......... .......... .......... .......... .......... 69% 185M 4s Step #1: 1565600K .......... .......... .......... .......... .......... 69% 196M 4s Step #1: 1565650K .......... .......... .......... .......... .......... 69% 194M 4s Step #1: 1565700K .......... .......... .......... .......... .......... 69% 217M 4s Step #1: 1565750K .......... .......... .......... .......... .......... 69% 160M 4s Step #1: 1565800K .......... .......... .......... .......... .......... 69% 210M 4s Step #1: 1565850K .......... .......... .......... .......... .......... 69% 209M 4s Step #1: 1565900K .......... .......... .......... .......... .......... 69% 210M 4s Step #1: 1565950K .......... .......... .....[91m..... .......... .......... 69% 172M 4s Step #1: 1566000K .......... .......... .......... .......... .......... 69% 220M 4s Step #1: 1566050K .......... .......... .......... .......... .......... 69% 224M 4s Step #1: 1566100K .......... .......... .......... .......... .......... 69% 214M 4s Step #1: 1566150K .......... .......... .......... .......... .......... 69% 205M 4s Step #1: 1566200K .......... .......... .......... .......... .......... 69% 220M 4s Step #1: 1566250K .......... .......... .......... .......... .......... 69% 192M 4s Step #1: 1566300K .......... .......... .......... .......... .......... 69% 198M 4s Step #1: 1566350K .......... .......... .......... .......... .......... 69% 193M 4s Step #1: 1566400K .......... .......... .......... .......... .......... 69% 194M 4s Step #1: 1566450K .......... .......... .......... .......... .......... 69% 214M 4s Step #1: 1566500K .......... .......... .......... .......... .......... 69% 66.1M 4s Step #1: 1566550K .......... .......... .......... .......... .......... 69% 178M 4s Step #1: 1566600K .......... .......... .......... .......... .......... 69% 224M 4s Step #1: 1566650K .......... .......... .......... .......... .......... 69% 221M 4s Step #1: 1566700K .......... .......... .......... .......... .......... 69% 215M 4s Step #1: 1566750K .......... .......... .......... .......... .......... 69% 167M 4s Step #1: 1566800K .......... .......... .......... .......... .......... 69% 204M 4s Step #1: 1566850K .......... .......... .......... .......... .......... 69% 194M 4s Step #1: 1566900K .......... .......... .......... .......... .......... 69% 189M 4s Step #1: 1566950K .......... .......... .......... .......... .......... 69% 146M 4s Step #1: 1567000K .......... .......... .......... .......... .......... 69% 205M 4s Step #1: 1567050K .......... .......... .......... .......... .......... 69% 209M 4s Step #1: 1567100K .......... .......... .......... .......... .......... 69% 198M 4s Step #1: 1567150K .......... .......... .......... .......... .......... 69% 164M 4s Step #1: 1567200K .......... .......... .......... .......... .......... 69% 206M 4s Step #1: 1567250K .......... .......... .......... .......... .......... 69% 202M 4s Step #1: 1567300K .......... .......... .......... .......... .......... 69% 196M 4s Step #1: 1567350K .......... .......... .......... .......... .......... 69% 169M 4s Step #1: 1567400K .......... .......... .......... .......... .......... 69% 209M 4s Step #1: 1567450K .......... .......... .......... .......... .......... 69% 225M 4s Step #1: 1567500K .......... .......... .......... .......... .......... 69% 219M 4s Step #1: 1567550K .......... .......... .......... .......... .......... 69% 168M 4s Step #1: 1567600K .......... .......... .......... .......... .......... 69% 202M 4s Step #1: 1567650K .......... .......... .......... .......... .......... 69% 203M 4s Step #1: 1567700K .......... .......... .......... .......... .......... 69% 198M 4s Step #1: 1567750K .......... .......... .......... .......... .......... 69% 182M 4s Step #1: 1567800K .......... .......... .......... .......... .......... 69% 209M 4s Step #1: 1567850K .......... .......... .......... .......... .......... 69% 192M 4s Step #1: 1567900K .......... .......... .......... .......... .......... 69% 171M 4s Step #1: 1567950K .......... .......... .......... .......... .......... 69% 176M 4s Step #1: 1568000K .......... .......... .......... .......... .......... 69% 208M 4s Step #1: 1568050K .......... .......... .......... .......... .......... 69% 208M 4s Step #1: 1568100K .......... .......... .......... .......... .......... 69% 196M 4s Step #1: 1568150K .......... .......... .......... .......... .......... 69% 185M 4s Step #1: 1568200K .......... .......... .......... .......... .......... 69% 183M 4s Step #1: 1568250K .......... .......... .......... .......... .......... 69% 198M 4s Step #1: 1568300K .......... .......... .......... .......... .......... 69% 185M 4s Step #1: 1568350K .......... .......... .......... .......... .......... 69% 170M 4s Step #1: 1568400K .......... .......... .......... .......... .......... 69% 175M 4s Step #1: 1568450K .......... .......... .......... .......... .......... 69% 208M 4s Step #1: 1568500K .......... .......... .......... .......... .......... 69% 189M 4s Step #1: 1568550K .......... .......... .......... .......... .......... 69% 66.8M 4s Step #1: 1568600K .......... .......... .......... .......... .......... 69% 231M 4s Step #1: 1568650K .......... .......... .......... .......... .......... 69% 197M 4s Step #1: 1568700K .......... .......... .......... .......... .......... 69% 198M 4s Step #1: 1568750K .......... .......... .......... .......... .......... 69% 188M 4s Step #1: 1568800K .......... .......... .......... .......... .......... 69% 199M 4s Step #1: 1568850K .......... .......... .......... .......... .......... 69% 208M 4s Step #1: 1568900K .......... .......... .......... .......... .......... 69% 210M 4s Step #1: 1568950K .......... .......... .......... .......... .......... 69% 176M 4s Step #1: 1569000K .......... .......... .......... .......... .......... 69% 214M 4s Step #1: 1569050K .......... .......... .......... .......... .......... 69% 205M 4s Step #1: 1569100K .......... .......... .......... .......... .......... 69% 228M 4s Step #1: 1569150K .......... .......... .......... .......... .......... 69% 177M 4s Step #1: 1569200K .......... .......... .......... .......... .......... 69% 175M 4s Step #1: 1569250K .......... .......... .......... .......... .......... 69% 171M 4s Step #1: 1569300K .......... .......... .......... .......... .......... 69% 195M 4s Step #1: 1569350K .......... .......... .......... .......... .......... 69% 196M 4s Step #1: 1569400K .......... .......... .......... .......... .......... 69% 216M 4s Step #1: 1569450K .......... .......... .......... .......... .......... 69% 209M 4s Step #1: 1569500K .......... .......... .......... .......... .......... 69% 181M 4s Step #1: 1569550K .......... .......... .......... .......... .......... 69% 168M 4s Step #1: 1569600K .......... .......... .......... .......... .......... 69% 232M 4s Step #1: 1569650K .......... .......... .......... .......... .......... 69% 211M 4s Step #1: 1569700K .......... .......... .......... .......... .......... 69% 196M 4s Step #1: 1569750K .......... .......... .......... .......... .......... 69% 193M 4s Step #1: 1569800K .......... .......... .......... .......... .......... 69% 205M 4s Step #1: 1569850K .......... .......... .......... .......... .......... 69% 195M 4s Step #1: 1569900K .......... .......... .......... .......... .......... 69% 218M 4s Step #1: 1569950K .......... .......... .......... .......... .......... 69% 171M 4s Step #1: 1570000K .......... .......... .......... .......... .......... 69% 219M 4s Step #1: 1570050K .......... .......... .......... .......... .......... 69% 196M 4s Step #1: 1570100K .......... .......... .......... .......... .......... 69% 216M 4s Step #1: 1570150K .......... .......... .......... .......... .......... 69% 193M 4s Step #1: 1570200K .......... .......... .......... .......... .......... 69% 197M 4s Step #1: 1570250K .......... .......... .......... .......... .......... 69% 209M 4s Step #1: 1570300K .......... .......... .......... .......... .......... 69% 215M 4s Step #1: 1570350K .......... .......... .......... .......... .......... 69% 180M 4s Step #1: 1570400K .......... .......... .......... .......... .......... 69% 193M 4s Step #1: 1570450K .......... .......... .......... .......... .......... 69% 176M 4s Step #1: 1570500K .......... .......... .......... .......... .......... 69% 204M 4s Step #1: 1570550K .......... .......... .......... .......... .......... 69% 68.5M 4s Step #1: 1570600K .......... .......... .......... .......... .......... 69% 213M 4s Step #1: 1570650K .......... .......... .......... .......... .......... 69% 225M 4s Step #1: 1570700K .......... .......... .......... .......... .......... 69% 209M 4s Step #1: 1570750K .......... .......... .......... .......... .......... 69% 168M 4s Step #1: 1570800K .......... .......... .......... .......... .......... 69% 211M 4s Step #1: 1570850K .......... .......... .......... .......... .......... 69% 214M 4s Step #1: 1570900K .......... .......... .......... .......... .......... 69% 202M 4s Step #1: 1570950K .......... .......... .......... .......... .......... 69% 177M 4s Step #1: 1571000K .......... .......... .......... .......... .......... 69% 204M 4s Step #1: 1571050K .......... .......... .......... .......... .......... 69% 221M 4s Step #1: 1571100K .......... .......... .......... .......... .......... 69% 220M 4s Step #1: 1571150K .......... .......... .......... .......... .......... 69% 161M 4s Step #1: 1571200K .......... .......... .......... .......... .......... 69% 202M 4s Step #1: 1571250K .......... .......... .......... .......... .......... 69% 214M 4s Step #1: 1571300K .......... .......... .......... .......... .......... 69% 226M 4s Step #1: 1571350K .......... .......... .......... .......... .......... 69% 181M 4s Step #1: 1571400K .......... .......... .......... .......... .......... 69% 212M 4s Step #1: 1571450K .......... .......... .......... .......... .......... 69% 206M 4s Step #1: 1571500K .......... .......... .......... .......... .......... 69% 201M 4s Step #1: 1571550K .......... .......... .......... .......... .......... 69% 167M 4s Step #1: 1571600K .......... .......... .......... .......... .......... 69% 200M 4s Step #1: 1571650K .......... .......... .......... .......... .......... 69% 214M 4s Step #1: 1571700K .......... .......... .......... .......... .......... 69% 213M 4s Step #1: 1571750K .......... .......... .......... .......... .......... 69% 168M 4s Step #1: 1571800K .......... .......... .......... .......... .......... 69% 209M 4s Step #1: 1571850K .......... .......... .......... .......... .......... 69% 209M 4s Step #1: 1571900K .......... .......... .......... .......... .......... 69% 222M 4s Step #1: 1571950K .......... .......... .......... .......... .......... 69% 186M 4s Step #1: 1572000K .......... .......... .......... .......... .......... 69% 212M 4s Step #1: 1572050K .......... .......... .......... .......... .......... 69% 225M 4s Step #1: 1572100K .......... .......... .......... .......... .......... 69% 224M 4s Step #1: 1572150K .......... .......... .......... .......... .......... 69% 193M 4s Step #1: 1572200K .......... .......... .......... .......... .......... 69% 210M 4s Step #1: 1572250K .......... .......... .......... .......... .......... 69% 186M 4s Step #1: 1572300K .......... .......... .......... .......... .......... 69% 211M 4s Step #1: 1572350K .......... .......... .......... .......... .......... 69% 191M 4s Step #1: 1572400K .......... .......... .......... .......... .......... 69% 193M 4s Step #1: 1572450K .......... .......... .......... .......... .......... 69% 199M 4s Step #1: 1572500K .......... .......... .......... .......... .......... 69% 174M 4s Step #1: 1572550K .......... .......... .......... .......... .......... 69% 178M 4s Step #1: 1572600K .......... .......... .......... .......... .......... 69% 70.6M 4s Step #1: 1572650K .......... .......... .......... .......... .......... 69% 224M 4s Step #1: 1572700K .......... .......... .......... .......... .......... 69% 204M 4s Step #1: 1572750K .......... .......... .......... .......... .......... 69% 162M 4s Step #1: 1572800K .......... .......... .......... .......... .......... 69% 193M 4s Step #1: 1572850K .......... .......... .......... .......... .......... 69% 209M 4s Step #1: 1572900K .......... .......... .......... .......... .......... 69% 195M 4s Step #1: 1572950K .......... .......... .......... .......... .......... 69% 184M 4s Step #1: 1573000K .......... .......... .......... .......... .......... 69% 209M 4s Step #1: 1573050K .......... .......... .......... .......... .......... 69% 194M 4s Step #1: 1573100K .......... .......... .......... .......... .......... 69% 187M 4s Step #1: 1573150K .......... .......... .......... .......... .......... 69% 157M 4s Step #1: 1573200K .......... .......... .......... .......... .......... 69% 191M 4s Step #1: 1573250K .......... .......... .......... .......... .......... 69% 209M 4s Step #1: 1573300K .......... .......... .......... .......... .......... 69% 204M 4s Step #1: 1573350K .......... .......... .......... .......... .......... 69% 186M 4s Step #1: 1573400K .......... .......... .......... .......... .......... 69% 194M 4s Step #1: 1573450K .......... .......... .......... .......... .......... 69% 195M 4s Step #1: 1573500K .......... .......... .......... .......... .......... 69% 206M 4s Step #1: 1573550K .......... .......... .......... .......... .......... 69% 161M 4s Step #1: 1573600K .......... .......... .......... .......... .......... 69% 215M 4s Step #1: 1573650K .......... .......... .......... .......... .......... 69% 223M 4s Step #1: 1573700K .......... .......... .......... .......... .......... 69% 206M 4s Step #1: 1573750K .......... .......... .......... .......... .......... 69% 196M 4s Step #1: 1573800K .......... .......... .......... .......... .......... 69% 191M 4s Step #1: 1573850K .......... .......... .......... .......... .......... 69% 214M 4s Step #1: 1573900K .......... .......... .......... .......... .......... 69% 207M 4s Step #1: 1573950K .......... .......... .......... .......... .......... 69% 180M 4s Step #1: 1574000K .......... .......... .......... .......... .......... 69% 215M 4s Step #1: 1574050K .......... .......... .......... .......... .......... 69% 195M 4s Step #1: 1574100K .......... .......... .......... .......... .......... 69% 203M 4s Step #1: 1574150K .......... .......... .......... .......... .......... 69% 184M 4s Step #1: 1574200K .......... .......... .......... .......... .......... 69% 195M 4s Step #1: 1574250K .......... .......... .......... .......... .......... 69% 183M 4s Step #1: 1574300K .......... .......... .......... .......... .......... 69% 188M 4s Step #1: 1574350K .......... .......... .......... .......... .......... 69% 158M 4s Step #1: 1574400K .......... .......... .......... .......... .......... 69% 204M 4s Step #1: 1574450K .......... .......... .......... .......... .......... 69% 196M 4s Step #1: 1574500K .......... .......... .......... .......... .......... 69% 202M 4s Step #1: 1574550K .......... .......... .......... .......... .......... 69% 191M 4s Step #1: 1574600K .......... .......... .......... .......... .......... 69% 193M 4s Step #1: 1574650K .......... .......... .......... .......... .......... 69% 69.1M 4s Step #1: 1574700K .......... .......... .......... .......... .......... 69% 178M 4s Step #1: 1574750K .......... .......... .......... .......... .......... 69% 189M 4s Step #1: 1574800K .......... .......... .......... .......... .......... 69% 203M 4s Step #1: 1574850K .......... .......... .......... .......... .......... 69% 210M 4s Step #1: 1574900K .......... .......... .......... .......... .......... 69% 220M 4s Step #1: 1574950K .......... .......... .......... .......... .......... 69% 185M 4s Step #1: 1575000K .......... .......... .......... .......... .......... 69% 192M 4s Step #1: 1575050K .......... .......... .......... .......... .......... 69% 213M 4s Step #1: 1575100K .......... .......... .......... .......... .......... 69% 197M 4s Step #1: 1575150K .......... .......... .......... .......... .......... 69% 170M 4s Step #1: 1575200K .......... .......... .......... .......... .......... 69% 205M 4s Step #1: 1575250K .......... .......... .......... .......... .......... 69% 205M 4s Step #1: 1575300K .......... .......... .......... .......... .......... 69% 200M 4s Step #1: 1575350K .......... .......... .......... .......... .......... 69% 188M 4s Step #1: 1575400K .......... .......... .......... .......... .......... 69% 183M 4s Step #1: 1575450K .......... .......... .......... .......... .......... 69% 204M 4s Step #1: 1575500K .......... .......... .......... .......... .......... 69% 204M 4s Step #1: 1575550K .......... .......... .......... .......... .......... 69% 176M 4s Step #1: 1575600K .......... .......... .......... .......... .......... 69% 203M 4s Step #1: 1575650K .......... .......... .......... .......... .......... 69% 223M 4s Step #1: 1575700K .......... .......... .......... .......... .......... 69% 209M 4s Step #1: 1575750K .......... .......... .......... .......... .......... 69% 178M 4s Step #1: 1575800K .......... .......... .......... .......... .......... 69% 191M 4s Step #1: 1575850K .......... .......... .......... .......... .......... 69% 217M 4s Step #1: 1575900K .......... .......... .......... .......... .......... 69% 235M 4s Step #1: 1575950K .......... .......... .......... .......... .......... 69% 170M 4s Step #1: 1576000K .......... .......... .......... .......... .......... 69% 212M 4s Step #1: 1576050K .......... .......... .......... .......... .......... 69% 211M 4s Step #1: 1576100K .......... .......... .......... .......... .......... 69% 193M 4s Step #1: 1576150K .......... .......... .......... .......... .......... 69% 170M 4s Step #1: 1576200K .......... .......... .......... .......... .......... 69% 178M 4s Step #1: 1576250K .......... .......... .......... .......... .......... 69% 192M 4s Step #1: 1576300K .......... .......... .......... .......... .......... 69% 204M 4s Step #1: 1576350K .......... .......... .......... .......... .......... 69% 160M 4s Step #1: 1576400K .......... .......... .......... .......... .......... 69% 203M 4s Step #1: 1576450K .......... .......... .......... .......... .......... 69% 209M 4s Step #1: 1576500K .......... .......... .......... .......... .......... 69% 211M 4s Step #1: 1576550K .......... .......... .......... .......... .......... 69% 187M 4s Step #1: 1576600K .......... .......... .......... .......... .......... 69% 188M 4s Step #1: 1576650K .......... .......... .......... .......... .......... 69% 207M 4s Step #1: 1576700K .......... .......... .......... .......... .......... 69% 71.0M 4s Step #1: 1576750K .......... .......... .......... .......... .......... 69% 175M 4s Step #1: 1576800K .......... .......... .......... .......... .......... 69% 202M 4s Step #1: 1576850K .......... .......... .......... .......... .......... 69% 198M 4s Step #1: 1576900K .......... .......... .......... .......... .......... 69% 222M 4s Step #1: 1576950K .......... .......... .......... .......... .......... 69% 188M 4s Step #1: 1577000K .......... .......... .......... .......... .......... 70% 203M 4s Step #1: 1577050K .......... .......... .......... .......... .......... 70% 207M 4s Step #1: 1577100K .......... .......... .......... .......... .......... 70% 205M 4s Step #1: 1577150K .......... .......... .......... .......... .......... 70% 166M 4s Step #1: 1577200K .......... .......... .......... .......... .......... 70% 211M 4s Step #1: 1577250K .......... .......... .......... .......... .......... 70% 204M 4s Step #1: 1577300K .......... .......... .......... .......... .......... 70% 192M 4s Step #1: 1577350K .......... .......... .......... .......... .......... 70% 182M 4s Step #1: 1577400K .......... .......... .......... .......... .......... 70% 212M 4s Step #1: 1577450K .......... .......... .......... .......... .......... 70% 208M 4s Step #1: 1577500K .......... .......... .......... .......... .......... 70% 202M 4s Step #1: 1577550K .......... .......... .......... .......... .......... 70% 159M 4s Step #1: 1577600K .......... .......... .......... .......... .......... 70% 201M 4s Step #1: 1577650K .......... .......... .......... .......... .......... 70% 196M 4s Step #1: 1577700K .......... .......... .......... .......... .......... 70% 179M 4s Step #1: 1577750K .......... .......... .......... .......... .......... 70% 169M 4s Step #1: 1577800K .......... .......... .......... .......... .......... 70% 206M 4s Step #1: 1577850K .......... .......... .......... .......... .......... 70% 207M 4s Step #1: 1577900K .......... .......... .......... .......... .......... 70% 198M 4s Step #1: 1577950K .......... .......... .......... .......... .......... 70% 172M 4s Step #1: 1578000K .......... .......... .......... .......... .......... 70% 195M 4s Step #1: 1578050K .......... .......... .......... .......... .......... 70% 209M 4s Step #1: 1578100K .......... .......... .......... .......... .......... 70% 206M 4s Step #1: 1578150K .......... .......... .......... .......... .......... 70% 182M 4s Step #1: 1578200K .......... .......... .......... .......... .......... 70% 210M 4s Step #1: 1578250K .......... .......... .......... .......... .......... 70% 199M 4s Step #1: 1578300K .......... .......... .......... .......... .......... 70% 196M 4s Step #1: 1578350K .......... .......... .......... .......... .......... 70% 172M 4s Step #1: 1578400K .......... .......... .......... .......... .......... 70% 200M 4s Step #1: 1578450K .......... .......... .......... .......... .......... 70% 206M 4s Step #1: 1578500K .......... .......... .......... .......... .......... 70% 187M 4s Step #1: 1578550K .......... .......... .......... .......... .......... 70% 195M 4s Step #1: 1578600K .......... .......... .......... .......... .......... 70% 212M 4s Step #1: 1578650K .......... .......... .......... .......... .......... 70% 180M 4s Step #1: 1578700K .......... .......... .......... .......... .......... 70% 200M 4s Step #1: 1578750K .......... .......... .......... .......... .......... 70% 65.1M 4s Step #1: 1578800K .......... .......... .......... .......... .......... 70% 212M 4s Step #1: 1578850K .......... .......... .......... .......... .......... 70% 233M 4s Step #1: 1578900K .......... .......... .......... .......... .......... 70% 198M 4s Step #1: 1578950K .......... .......... .......... .......... .......... 70% 203M 4s Step #1: 1579000K .......... .......... .......... .......... .......... 70% 202M 4s Step #1: 1579050K .......... .......... .......... .......... .......... 70% 206M 4s Step #1: 1579100K .......... .......... .......... .......... .......... 70% 211M 4s Step #1: 1579150K .......... .......... .......... .......... .......... 70% 174M 4s Step #1: 1579200K .......... .......... .......... .......... .......... 70% 152M 4s Step #1: 1579250K .......... .......... .......... .......... .......... 70% 187M 4s Step #1: 1579300K .......... .......... .......... .......... .......... 70% 204M 4s Step #1: 1579350K .......... .......... .......... .......... .......... 70% 193M 4s Step #1: 1579400K .......... .......... .......... .......... .......... 70% 213M 4s Step #1: 1579450K .......... .......... .......... .......... .......... 70% 203M 4s Step #1: 1579500K .......... .......... .......... .......... .......... 70% 172M 4s Step #1: 1579550K .......... .......... .......... .......... .......... 70% 171M 4s Step #1: 1579600K .......... .......... .......... .......... .......... 70% 213M 4s Step #1: 1579650K .......... .......... .......... .......... .......... 70% 212M 4s Step #1: 1579700K .......... .......... .......... .......... .......... 70% 209M 4s Step #1: 1579750K .......... .......... .......... .......... .......... 70% 180M 4s Step #1: 1579800K .......... .......... .......... .......... .......... 70% 206M 4s Step #1: 1579850K .......... .......... .......... .......... .......... 70% 216M 4s Step #1: 1579900K .......... .......... .......... .......... .......... 70% 196M 4s Step #1: 1579950K .......... .......... .......... .......... .......... 70% 171M 4s Step #1: 1580000K .......... .......... .......... .......... .......... 70% 197M 4s Step #1: 1580050K .......... .......... .......... .......... .......... 70% 205M 4s Step #1: 1580100K .......... .......... .......... .......... .......... 70% 197M 4s Step #1: 1580150K .......... .......... .......... .......... .......... 70% 173M 4s Step #1: 1580200K .......... .......... .......... .......... .......... 70% 191M 4s Step #1: 1580250K .......... .......... .......... .......... .......... 70% 197M 4s Step #1: 1580300K .......... .......... .......... .......... .......... 70% 217M 4s Step #1: 1580350K .......... .......... .......... .......... .......... 70% 175M 4s Step #1: 1580400K .......... .......... .......... .......... .......... 70% 190M 4s Step #1: 1580450K .......... .......... .......... .......... .......... 70% 180M 4s Step #1: 1580500K .......... .......... .......... .......... .......... 70% 206M 4s Step #1: 1580550K .......... .......... .......... .......... .......... 70% 181M 4s Step #1: 1580600K .......... .......... .......... .......... .......... 70% 185M 4s Step #1: 1580650K .......... .......... .......... .......... .......... 70% 203M 4s Step #1: 1580700K .......... .......... .......... .......... .......... 70% 198M 4s Step #1: 1580750K .......... .......... .......... .......... .......... 70% 185M 4s Step #1: 1580800K .......... .......... .......... .......... .......... 70% 62.8M 4s Step #1: 1580850K .......... .......... .......... .......... .......... 70% 193M 4s Step #1: 1580900K .......... .......... .......... .......... .......... 70% 205M 4s Step #1: 1580950K .......... .......... .......... .......... .......... 70% 176M 4s Step #1: 1581000K .......... .......... .......... .......... .......... 70% 185M 4s Step #1: 1581050K .......... .......... .......... .......... .......... 70% 207M 4s Step #1: 1581100K .......... .......... .......... .......... .......... 70% 188M 4s Step #1: 1581150K .......... .......... .......... .......... .......... 70% 158M 4s Step #1: 1581200K .......... .......... .......... .......... .......... 70% 187M 4s Step #1: 1581250K .......... .......... .......... .......... .......... 70% 211M 4s Step #1: 1581300K .......... .......... .......... .......... .......... 70% 203M 4s Step #1: 1581350K .......... .......... .......... .......... .......... 70% 187M 4s Step #1: 1581400K .......... .......... .......... .......... .......... 70% 203M 4s Step #1: 1581450K .......... .......... .......... .......... .......... 70% 185M 4s Step #1: 1581500K .......... .......... .......... .......... .......... 70% 191M 4s Step #1: 1581550K .......... .......... .......... .......... .......... 70% 191M 4s Step #1: 1581600K .......... .......... .......... .......... .......... 70% 209M 4s Step #1: 1581650K .......... .......... .......... .......... .......... 70% 211M 4s Step #1: 1581700K .......... .......... .......... .......... .......... 70% 215M 4s Step #1: 1581750K .......... .......... .......... .......... .......... 70% 179M 4s Step #1: 1581800K .......... .......... .......... .......... .......... 70% 188M 4s Step #1: 1581850K .......... .......... .......... .......... .......... 70% 199M 4s Step #1: 1581900K .......... .......... .......... .......... .......... 70% 202M 4s Step #1: 1581950K .......... .......... .......... .......... .......... 70% 182M 4s Step #1: 1582000K .......... .......... .......... .......... .......... 70% 188M 4s Step #1: 1582050K .......... .......... .......... .......... .......... 70% 191M 4s Step #1: 1582100K .......... .......... .......... .......... .......... 70% 207M 4s Step #1: 1582150K .......... .......... .......... .......... .......... 70% 174M 4s Step #1: 1582200K .......... .......... .......... .......... .......... 70% 196M 4s Step #1: 1582250K .......... .......... .......... .......... .......... 70% 179M 4s Step #1: 1582300K .......... .......... .......... .......... .......... 70% 209M 4s Step #1: 1582350K .......... .......... .......... .......... .......... 70% 163M 4s Step #1: 1582400K .......... .......... .......... .......... .......... 70% 212M 4s Step #1: 1582450K .......... .......... .......... .......... .......... 70% 199M 4s Step #1: 1582500K .......... .......... .......... .......... .......... 70% 192M 4s Step #1: 1582550K .......... .......... .......... .......... .......... 70% 167M 4s Step #1: 1582600K .......... .......... .......... .......... .......... 70% 203M 4s Step #1: 1582650K .......... .......... .......... .......... .......... 70% 201M 4s Step #1: 1582700K .......... .......... .......... .......... .......... 70% 187M 4s Step #1: 1582750K .......... .......... .......... .......... .......... 70% 115M 4s Step #1: 1582800K .......... .......... .......... .......... .......... 70% 185M 4s Step #1: 1582850K .......... .......... .......... .......... .......... 70% 55.2M 4s Step #1: 1582900K .......... .......... .......... .......... .......... 70% 173M 4s Step #1: 1582950K .......... .......... .......... .......... .......... 70% 177M 4s Step #1: 1583000K .......... .......... .......... .......... .......... 70% 176M 4s Step #1: 1583050K .......... .......... .......... .......... .......... 70% 226M 4s Step #1: 1583100K .......... .......... .......... .......... .......... 70% 193M 4s Step #1: 1583150K .......... .......... .......... .......... .......... 70% 184M 4s Step #1: 1583200K .......... .......... .......... .......... .......... 70% 198M 4s Step #1: 1583250K .......... .......... .......... .......... .......... 70% 185M 4s Step #1: 1583300K .......... .......... .......... .......... .......... 70% 198M 4s Step #1: 1583350K .......... .......... .......... .......... .......... 70% 180M 4s Step #1: 1583400K .......... .......... .......... .......... .......... 70% 199M 4s Step #1: 1583450K .......... .......... .......... .......... .......... 70% 202M 4s Step #1: 1583500K .......... .......... .......... .......... .......... 70% 212M 4s Step #1: 1583550K .......... .......... .......... .......... .......... 70% 170M 4s Step #1: 1583600K .......... .......... .......... .......... .......... 70% 194M 4s Step #1: 1583650K .......... .......... .......... .......... .......... 70% 193M 4s Step #1: 1583700K .......... .......... .......... .......... .......... 70% 205M 4s Step #1: 1583750K .......... .......... .......... .......... .......... 70% 185M 4s Step #1: 1583800K .......... .......... .......... .......... .......... 70% 182M 4s Step #1: 1583850K .......... .......... .......... .......... .......... 70% 176M 4s Step #1: 1583900K .......... .......... .......... .......... .......... 70% 209M 4s Step #1: 1583950K .......... .......... .......... .......... .......... 70% 179M 4s Step #1: 1584000K .......... .......... .......... .......... .......... 70% 134M 4s Step #1: 1584050K .......... .......... .......... .......... .......... 70% 182M 4s Step #1: 1584100K .......... .......... .......... .......... .......... 70% 197M 4s Step #1: 1584150K .......... .......... .......... .......... .......... 70% 157M 4s Step #1: 1584200K .......... .......... .......... .......... .......... 70% 189M 4s Step #1: 1584250K .......... .......... .......... .......... .......... 70% 221M 4s Step #1: 1584300K .......... .......... .......... .......... .......... 70% 176M 4s Step #1: 1584350K .......... .......... .......... .......... .......... 70% 166M 4s Step #1: 1584400K .......... .......... .......... .......... .......... 70% 179M 4s Step #1: 1584450K .......... .......... .......... .......... .......... 70% 220M 4s Step #1: 1584500K .......... .......... .......... .......... .......... 70% 186M 4s Step #1: 1584550K .......... .......... .......... .......... .......... 70% 165M 4s Step #1: 1584600K .......... .......... .......... .......... .......... 70% 163M 4s Step #1: 1584650K .......... .......... .......... .......... .......... 70% 215M 4s Step #1: 1584700K .......... .......... .......... .......... .......... 70% 188M 4s Step #1: 1584750K .......... .......... .......... .......... .......... 70% 175M 4s Step #1: 1584800K .......... .......... .......... .......... .......... 70% 180M 4s Step #1: 1584850K .......... .......... .......... .......... .......... 70% 209M 4s Step #1: 1584900K .......... .......... .......... .......... .......... 70% 65.5M 4s Step #1: 1584950K .......... .......... .......... .......... .......... 70% 179M 4s Step #1: 1585000K .......... .......... .......... .......... .......... 70% 215M 4s Step #1: 1585050K .......... .......... .......... .......... .......... 70% 209M 4s Step #1: 1585100K .......... .......... .......... .......... .......... 70% 192M 4s Step #1: 1585150K .......... .......... .......... .......... .......... 70% 156M 4s Step #1: 1585200K .......... .......... .......... .......... .......... 70% 203M 4s Step #1: 1585250K .......... .......... .......... .......... .......... 70% 208M 4s Step #1: 1585300K .......... .......... .......... .......... .......... 70% 202M 4s Step #1: 1585350K .......... .......... .......... .......... .......... 70% 179M 4s Step #1: 1585400K .......... .......... .......... .......... .......... 70% 220M 4s Step #1: 1585450K .......... .......... .......... .......... .......... 70% 204M 4s Step #1: 1585500K .......... .......... .......... .......... .......... 70% 193M 4s Step #1: 1585550K .......... .......... .......... .......... .......... 70% 171M 4s Step #1: 1585600K .......... .......... .......... .......... .......... 70% 187M 4s Step #1: 1585650K .......... .......... .......... .......... .......... 70% 217M 4s Step #1: 1585700K .......... .......... .......... .......... .......... 70% 221M 4s Step #1: 1585750K .......... .......... .......... .......... .......... 70% 187M 4s Step #1: 1585800K .......... .......... .......... .......... .......... 70% 223M 4s Step #1: 1585850K .......... .......... .......... .......... .......... 70% 194M 4s Step #1: 1585900K .......... .......... .......... .......... .......... 70% 183M 4s Step #1: 1585950K .......... .......... .......... .......... .......... 70% 184M 4s Step #1: 1586000K .......... .......... .......... .......... .......... 70% 225M 4s Step #1: 1586050K .......... .......... .......... .......... .......... 70% 201M 4s Step #1: 1586100K .......... .......... .......... .......... .......... 70% 199M 4s Step #1: 1586150K .......... .......... .......... .......... .......... 70% 195M 4s Step #1: 1586200K .......... .......... .......... .......... .......... 70% 185M 4s Step #1: 1586250K .......... .......... .......... .......... .......... 70% 204M 4s Step #1: 1586300K .......... .......... .......... .......... .......... 70% 199M 4s Step #1: 1586350K .......... .......... .......... .......... .......... 70% 176M 4s Step #1: 1586400K .......... .......... .......... .......... .......... 70% 195M 4s Step #1: 1586450K .......... .......... .......... .......... .......... 70% 220M 4s Step #1: 1586500K .......... .......... .......... .......... .......... 70% 208M 4s Step #1: 1586550K .......... .......... .......... .......... .......... 70% 187M 4s Step #1: 1586600K .......... .......... .......... .......... .......... 70% 217M 4s Step #1: 1586650K .......... .......... .......... .......... .......... 70% 199M 4s Step #1: 1586700K .......... .......... .......... .......... .......... 70% 166M 4s Step #1: 1586750K .......... .......... .......... .......... .......... 70% 175M 4s Step #1: 1586800K .......... .......... .......... .......... .......... 70% 219M 4s Step #1: 1586850K .......... .......... .......... .......... .......... 70% 202M 4s Step #1: 1586900K .......... .......... .......... .......... .......... 70% 198M 4s Step #1: 1586950K .......... .......... .......... .......... .......... 70% 65.4M 4s Step #1: 1587000K .......... .......... .......... .......... .......... 70% 215M 4s Step #1: 1587050K .......... .......... .......... .......... .......... 70% 222M 4s Step #1: 1587100K .......... .......... .......... .......... .......... 70% 195M 4s Step #1: 1587150K .......... .......... .......... .......... .......... 70% 176M 4s Step #1: 1587200K .......... .......... .......... .......... .......... 70% 209M 4s Step #1: 1587250K .......... .......... .......... .......... .......... 70% 238M 4s Step #1: 1587300K .......... .......... .......... .......... .......... 70% 234M 4s Step #1: 1587350K .......... .......... .......... .......... .......... 70% 182M 4s Step #1: 1587400K .......... .......... .......... .......... .......... 70% 184M 4s Step #1: 1587450K .......... .......... .......... .......... .......... 70% 183M 4s Step #1: 1587500K .......... .......... .......... .......... .......... 70% 218M 4s Step #1: 1587550K .......... .......... .......... .......... .......... 70% 182M 4s Step #1: 1587600K .......... .......... .......... .......... .......... 70% 199M 4s Step #1: 1587650K .......... .......... .......... .......... .......... 70% 235M 4s Step #1: 1587700K .......... .......... .......... .......... .......... 70% 190M 4s Step #1: 1587750K .......... .......... .......... .......... .......... 70% 184M 4s Step #1: 1587800K .......... .......... .......... .......... .......... 70% 206M 4s Step #1: 1587850K .......... .......... .......... .......... .......... 70% 210M 4s Step #1: 1587900K .......... .......... .......... .......... .......... 70% 211M 4s Step #1: 1587950K .......... .......... .......... .......... .......... 70% 185M 4s Step #1: 1588000K .......... .......... .......... .......... .......... 70% 207M 4s Step #1: 1588050K .......... .......... .......... .......... .......... 70% 205M 4s Step #1: 1588100K .......... .......... .......... .......... .......... 70% 198M 4s Step #1: 1588150K .......... .......... .......... .......... .......... 70% 178M 4s Step #1: 1588200K .......... .......... .......... .......... .......... 70% 203M 4s Step #1: 1588250K .......... .......... .......... .......... .......... 70% 216M 4s Step #1: 1588300K .......... .......... .......... .......... .......... 70% 222M 4s Step #1: 1588350K .......... .......... .......... .......... .......... 70% 164M 4s Step #1: 1588400K .......... .......... .......... .......... .......... 70% 194M 4s Step #1: 1588450K .......... .......... .......... .......... .......... 70% 219M 4s Step #1: 1588500K .......... .......... .......... .......... .......... 70% 209M 4s Step #1: 1588550K .......... .......... .......... .......... .......... 70% 200M 4s Step #1: 1588600K .......... .......... .......... .......... .......... 70% 199M 4s Step #1: 1588650K .......... .......... .......... .......... .......... 70% 185M 4s Step #1: 1588700K .......... .......... .......... .......... .......... 70% 214M 4s Step #1: 1588750K .......... .......... .......... .......... .......... 70% 175M 4s Step #1: 1588800K .......... .......... .......... .......... .......... 70% 227M 4s Step #1: 1588850K .......... .......... .......... .......... .......... 70% 204M 4s Step #1: 1588900K .......... .......... .......... .......... .......... 70% 214M 4s Step #1: 1588950K .......... .......... .......... .......... .......... 70% 194M 4s Step #1: 1589000K .......... .......... .......... .......... .......... 70% 66.9M 4s Step #1: 1589050K .......... .......... .......... .......... .......... 70% 218M 4s Step #1: 1589100K .......... .......... .......... .......... .......... 70% 213M 4s Step #1: 1589150K .......... .......... .......... .......... .......... 70% 174M 4s Step #1: 1589200K .......... .......... .......... .......... .......... 70% 232M 4s Step #1: 1589250K .......... .......... .......... .......... .......... 70% 228M 4s Step #1: 1589300K .......... .......... .......... .......... .......... 70% 214M 4s Step #1: 1589350K .......... .......... .......... .......... .......... 70% 156M 4s Step #1: 1589400K .......... .......... .......... .......... .......... 70% 197M 4s Step #1: 1589450K .......... .......... .......... .......... .......... 70% 227M 4s Step #1: 1589500K .......... .......... .......... .......... .......... 70% 204M 4s Step #1: 1589550K .......... .......... .......... .......... .......... 70% 186M 4s Step #1: 1589600K .......... .......... .......... .......... .......... 70% 212M 4s Step #1: 1589650K .......... .......... .......... .......... .......... 70% 209M 4s Step #1: 1589700K .......... .......... .......... .......... .......... 70% 202M 4s Step #1: 1589750K .......... .......... .......... .......... .......... 70% 171M 4s Step #1: 1589800K .......... .......... .......... .......... .......... 70% 223M 4s Step #1: 1589850K .......... .......... .......... .......... .......... 70% 215M 4s Step #1: 1589900K .......... .......... .......... .......... .......... 70% 217M 4s Step #1: 1589950K .......... .......... .......... .......... .......... 70% 163M 4s Step #1: 1590000K .......... .......... .......... .......... .......... 70% 211M 4s Step #1: 1590050K .......... .......... .......... .......... .......... 70% 197M 4s Step #1: 1590100K .......... .......... .......... .......... .......... 70% 191M 4s Step #1: 1590150K .......... .......... .......... .......... .......... 70% 179M 4s Step #1: 1590200K .......... .......... .......... .......... .......... 70% 209M 4s Step #1: 1590250K .......... .......... .......... .......... .......... 70% 208M 4s Step #1: 1590300K .......... .......... .......... .......... .......... 70% 221M 4s Step #1: 1590350K .......... .......... .......... .......... .......... 70% 170M 4s Step #1: 1590400K .......... .......... .......... .......... .......... 70% 185M 4s Step #1: 1590450K .......... .......... .......... .......... .......... 70% 195M 4s Step #1: 1590500K .......... .......... .......... .......... .......... 70% 217M 4s Step #1: 1590550K .......... .......... .......... .......... .......... 70% 185M 4s Step #1: 1590600K .......... .......... .......... .......... .......... 70% 199M 4s Step #1: 1590650K .......... .......... .......... .......... .......... 70% 196M 4s Step #1: 1590700K .......... .......... .......... .......... .......... 70% 205M 4s Step #1: 1590750K .......... .......... .......... .......... .......... 70% 180M 4s Step #1: 1590800K .......... .......... .......... .......... .......... 70% 210M 4s Step #1: 1590850K .......... .......... .......... .......... .......... 70% 213M 4s Step #1: 1590900K .......... .......... .......... .......... .......... 70% 208M 4s Step #1: 1590950K .......... .......... .......... .......... .......... 70% 182M 4s Step #1: 1591000K .......... .......... .......... .......... .......... 70% 217M 4s Step #1: 1591050K .......... .......... .......... .......... .......... 70% 69.8M 4s Step #1: 1591100K .......... .......... .......... .......... .......... 70% 214M 4s Step #1: 1591150K .......... .......... .......... .......... .......... 70% 192M 4s Step #1: 1591200K .......... .......... .......... .......... .......... 70% 208M 4s Step #1: 1591250K .......... .......... .......... .......... .......... 70% 226M 4s Step #1: 1591300K .......... .......... .......... .......... .......... 70% 195M 4s Step #1: 1591350K .......... .......... .......... .......... .......... 70% 181M 4s Step #1: 1591400K .......... .......... .......... .......... .......... 70% 190M 4s Step #1: 1591450K .......... .......... .......... .......... .......... 70% 199M 4s Step #1: 1591500K .......... .......... .......... .......... .......... 70% 215M 4s Step #1: 1591550K .......... .......... .......... .......... .......... 70% 178M 4s Step #1: 1591600K .......... .......... .......... .......... .......... 70% 210M 4s Step #1: 1591650K .......... .......... .......... .......... .......... 70% 219M 4s Step #1: 1591700K .......... .......... .......... .......... .......... 70% 174M 4s Step #1: 1591750K .......... .......... .......... .......... .......... 70% 195M 4s Step #1: 1591800K .......... .......... .......... .......... .......... 70% 220M 4s Step #1: 1591850K .......... .......... .......... .......... .......... 70% 218M 4s Step #1: 1591900K .......... .......... .......... .......... .......... 70% 186M 4s Step #1: 1591950K .......... .......... .......... .......... .......... 70% 174M 4s Step #1: 1592000K .......... .......... .......... .......... .......... 70% 195M 4s Step #1: 1592050K .......... .......... .......... .......... .......... 70% 194M 4s Step #1: 1592100K .......... .......... .......... .......... .......... 70% 177M 4s Step #1: 1592150K .......... .......... .......... .......... .......... 70% 195M 4s Step #1: 1592200K .......... .......... .......... .......... .......... 70% 205M 4s Step #1: 1592250K .......... .......... .......... .......... .......... 70% 218M 4s Step #1: 1592300K .......... .......... .......... .......... .......... 70% 215M 4s Step #1: 1592350K .......... .......... .......... .......... .......... 70% 167M 4s Step #1: 1592400K .......... .......... .......... .......... .......... 70% 212M 4s Step #1: 1592450K .......... .......... .......... .......... .......... 70% 214M 4s Step #1: 1592500K .......... .......... .......... .......... .......... 70% 210M 4s Step #1: 1592550K .......... .......... .......... .......... .......... 70% 197M 4s Step #1: 1592600K .......... .......... .......... .......... .......... 70% 213M 4s Step #1: 1592650K .......... .......... .......... .......... .......... 70% 195M 4s Step #1: 1592700K .......... .......... .......... .......... .......... 70% 190M 4s Step #1: 1592750K .......... .......... .......... .......... .......... 70% 173M 4s Step #1: 1592800K .......... .......... .......... .......... .......... 70% 210M 4s Step #1: 1592850K .......... .......... .......... .......... .......... 70% 227M 4s Step #1: 1592900K .......... .......... .......... .......... .......... 70% 196M 4s Step #1: 1592950K .......... .......... .......... .......... .......... 70% 191M 4s Step #1: 1593000K .......... .......... .......... .......... .......... 70% 208M 4s Step #1: 1593050K .......... .......... .......... .......... .......... 70% 225M 4s Step #1: 1593100K .......... .......... .......... .......... .......... 70% 66.9M 4s Step #1: 1593150K .......... .......... .......... .......... .......... 70% 185M 4s Step #1: 1593200K .......... .......... .......... .......... .......... 70% 218M 4s Step #1: 1593250K .......... .......... .......... .......... .......... 70% 211M 4s Step #1: 1593300K .......... .......... .......... .......... .......... 70% 217M 4s Step #1: 1593350K .......... .......... .......... .......... .......... 70% 186M 4s Step #1: 1593400K .......... .......... .......... .......... .......... 70% 202M 4s Step #1: 1593450K .......... .......... .......... .......... .......... 70% 191M 4s Step #1: 1593500K .......... .......... .......... .......... .......... 70% 203M 4s Step #1: 1593550K .......... .......... .......... .......... .......... 70% 194M 4s Step #1: 1593600K .......... .......... .......... .......... .......... 70% 220M 4s Step #1: 1593650K .......... .......... .......... .......... .......... 70% 188M 4s Step #1: 1593700K .......... .......... .......... .......... .......... 70% 220M 4s Step #1: 1593750K .......... .......... .......... .......... .......... 70% 183M 4s Step #1: 1593800K .......... .......... .......... .......... .......... 70% 192M 4s Step #1: 1593850K .......... .......... .......... .......... .......... 70% 215M 4s Step #1: 1593900K .......... .......... .......... .......... .......... 70% 218M 4s Step #1: 1593950K .......... .......... .......... .......... .......... 70% 166M 4s Step #1: 1594000K .......... .......... .......... .......... .......... 70% 213M 4s Step #1: 1594050K .......... .......... .......... .......... .......... 70% 228M 4s Step #1: 1594100K .......... .......... .......... .......... .......... 70% 209M 4s Step #1: 1594150K .......... .......... .......... .......... .......... 70% 196M 4s Step #1: 1594200K .......... .......... .......... .......... .......... 70% 195M 4s Step #1: 1594250K .......... .......... .......... .......... .......... 70% 193M 4s Step #1: 1594300K .......... .......... .......... .......... .......... 70% 203M 4s Step #1: 1594350K .......... .......... .......... .......... .......... 70% 183M 4s Step #1: 1594400K .......... .......... .......... .......... .......... 70% 194M 4s Step #1: 1594450K .......... .......... .......... .......... .......... 70% 165M 4s Step #1: 1594500K .......... .......... .......... .......... .......... 70% 225M 4s Step #1: 1594550K .......... .......... .......... .......... .......... 70% 190M 4s Step #1: 1594600K .......... .......... .......... .......... .......... 70% 201M 4s Step #1: 1594650K .......... .......... .......... .......... .......... 70% 194M 4s Step #1: 1594700K .......... .......... .......... .......... .......... 70% 189M 4s Step #1: 1594750K .......... .......... .......... .......... .......... 70% 190M 4s Step #1: 1594800K .......... .......... .......... .......... .......... 70% 202M 4s Step #1: 1594850K .......... .......... .......... .......... .......... 70% 212M 4s Step #1: 1594900K .......... .......... .......... .......... .......... 70% 218M 4s Step #1: 1594950K .......... .......... .......... .......... .......... 70% 217M 4s Step #1: 1595000K .......... .......... .......... .......... .......... 70% 243M 4s Step #1: 1595050K .......... .......... .......... .......... .......... 70% 216M 4s Step #1: 1595100K .......... .......... .......... .......... .......... 70% 224M 4s Step #1: 1595150K .......... .......... .......... .......... .......... 70% 68.5M 4s Step #1: 1595200K .......... .......... .......... .......... .......... 70% 102M 4s Step #1: 1595250K .......... .......... .......... .......... .......... 70% 243M 4s Step #1: 1595300K .......... .......... .......... .......... .......... 70% 211M 4s Step #1: 1595350K .......... .......... .......... .......... .......... 70% 203M 4s Step #1: 1595400K .......... .......... .......... .......... .......... 70% 210M 4s Step #1: 1595450K .......... .......... .......... .......... .......... 70% 237M 4s Step #1: 1595500K .......... .......... .......... .......... .......... 70% 251M 4s Step #1: 1595550K .......... .......... .......... .......... .......... 70% 203M 4s Step #1: 1595600K .......... .......... .......... .......... .......... 70% 237M 4s Step #1: 1595650K .......... .......... .......... .......... .......... 70% 239M 4s Step #1: 1595700K .......... .......... .......... .......... .......... 70% 221M 4s Step #1: 1595750K .......... .......... .......... .......... .......... 70% 208M 4s Step #1: 1595800K .......... .......... .......... .......... .......... 70% 233M 4s Step #1: 1595850K .......... .......... .......... .......... .......... 70% 244M 4s Step #1: 1595900K .......... .......... .......... .......... .......... 70% 243M 4s Step #1: 1595950K .......... .......... .......... .......... .......... 70% 196M 4s Step #1: 1596000K .......... .......... .......... .......... .......... 70% 227M 4s Step #1: 1596050K .......... .......... .......... .......... .......... 70% 78.6M 4s Step #1: 1596100K .......... .......... .......... .......... .......... 70% 242M 4s Step #1: 1596150K .......... .......... .......... .......... .......... 70% 192M 4s Step #1: 1596200K .......... .......... .......... .......... .......... 70% 184M 4s Step #1: 1596250K .......... .......... .......... .......... .......... 70% 227M 4s Step #1: 1596300K .......... .......... .......... .......... .......... 70% 243M 4s Step #1: 1596350K .......... .......... .......... .......... .......... 70% 197M 4s Step #1: 1596400K .......... .......... .......... .......... .......... 70% 234M 4s Step #1: 1596450K .......... .......... .......... .......... .......... 70% 207M 4s Step #1: 1596500K .......... .......... .......... .......... .......... 70% 239M 4s Step #1: 1596550K .......... .......... .......... .......... .......... 70% 217M 4s Step #1: 1596600K .......... .......... .......... .......... .......... 70% 236M 4s Step #1: 1596650K .......... .......... .......... .......... .......... 70% 218M 4s Step #1: 1596700K .......... .......... .......... .......... .......... 70% 231M 4s Step #1: 1596750K .......... .......... .......... .......... .......... 70% 193M 4s Step #1: 1596800K .......... .......... .......... .......... .......... 70% 243M 4s Step #1: 1596850K .......... .......... .......... .......... .......... 70% 202M 4s Step #1: 1596900K .......... .......... .......... .......... .......... 70% 219M 4s Step #1: 1596950K .......... .......... .......... .......... .......... 70% 182M 4s Step #1: 1597000K .......... .......... .......... .......... .......... 70% 216M 4s Step #1: 1597050K .......... .......... .......... .......... .......... 70% 219M 4s Step #1: 1597100K .......... .......... .......... .......... .......... 70% 202M 4s Step #1: 1597150K .......... .......... .......... .......... .......... 70% 165M 4s Step #1: 1597200K .......... .......... .......... .......... .......... 70% 68.5M 4s Step #1: 1597250K .......... .......... .......... .......... .......... 70% 237M 4s Step #1: 1597300K .......... .......... .......... .......... .......... 70% 222M 4s Step #1: 1597350K .......... .......... .......... .......... .......... 70% 105M 4s Step #1: 1597400K .......... .......... .......... .......... .......... 70% 187M 4s Step #1: 1597450K .......... .......... .......... .......... .......... 70% 190M 4s Step #1: 1597500K .......... .......... .......... .......... .......... 70% 195M 4s Step #1: 1597550K .......... .......... .......... .......... .......... 70% 167M 4s Step #1: 1597600K .......... .......... .......... .......... .......... 70% 182M 4s Step #1: 1597650K .......... .......... .......... .......... .......... 70% 180M 4s Step #1: 1597700K .......... .......... .......... .......... .......... 70% 203M 4s Step #1: 1597750K .......... .......... .......... .......... .......... 70% 181M 4s Step #1: 1597800K .......... .......... .......... .......... .......... 70% 225M 4s Step #1: 1597850K .......... .......... .......... .......... .......... 70% 208M 4s Step #1: 1597900K .......... .......... .......... .......... .......... 70% 187M 4s Step #1: 1597950K .......... .......... .......... .......... .......... 70% 172M 4s Step #1: 1598000K .......... .......... .......... .......... .......... 70% 211M 4s Step #1: 1598050K .......... .......... .......... .......... .......... 70% 208M 4s Step #1: 1598100K .......... .......... .......... .......... .......... 70% 190M 4s Step #1: 1598150K .......... .......... .......... .......... .......... 70% 180M 4s Step #1: 1598200K .......... .......... .......... .......... .......... 70% 188M 4s Step #1: 1598250K .......... .......... .......... .......... .......... 70% 207M 4s Step #1: 1598300K .......... .......... .......... .......... .......... 70% 213M 4s Step #1: 1598350K .......... .......... .......... .......... .......... 70% 190M 4s Step #1: 1598400K .......... .......... .......... .......... .......... 70% 179M 4s Step #1: 1598450K .......... .......... .......... .......... .......... 70% 211M 4s Step #1: 1598500K .......... .......... .......... .......... .......... 70% 201M 4s Step #1: 1598550K .......... .......... .......... .......... .......... 70% 187M 4s Step #1: 1598600K .......... .......... .......... .......... .......... 70% 192M 4s Step #1: 1598650K .......... .......... .......... .......... .......... 70% 206M 4s Step #1: 1598700K .......... .......... .......... .......... .......... 70% 183M 4s Step #1: 1598750K .......... .......... .......... .......... .......... 70% 181M 4s Step #1: 1598800K .......... .......... .......... .......... .......... 70% 220M 4s Step #1: 1598850K .......... .......... .......... .......... .......... 70% 210M 4s Step #1: 1598900K .......... .......... .......... .......... .......... 70% 185M 4s Step #1: 1598950K .......... .......... .......... .......... .......... 70% 185M 4s Step #1: 1599000K .......... .......... .......... .......... .......... 70% 209M 4s Step #1: 1599050K .......... .......... .......... .......... .......... 70% 194M 4s Step #1: 1599100K .......... .......... .......... .......... .......... 70% 204M 4s Step #1: 1599150K .......... .......... .......... .......... .......... 70% 164M 4s Step #1: 1599200K .......... .......... .......... .......... .......... 70% 206M 4s Step #1: 1599250K .......... .......... .......... .......... .......... 70% 67.7M 4s Step #1: 1599300K .......... .......... .......... .......... .......... 70% 206M 4s Step #1: 1599350K .......... .......... .......... .......... .......... 70% 189M 4s Step #1: 1599400K .......... .......... .......... .......... .......... 70% 182M 4s Step #1: 1599450K .......... .......... .......... .......... .......... 70% 217M 4s Step #1: 1599500K .......... .......... .......... .......... .......... 70% 207M 4s Step #1: 1599550K .......... .......... .......... .......... .......... 71% 176M 4s Step #1: 1599600K .......... .......... .......... .......... .......... 71% 193M 4s Step #1: 1599650K .......... .......... .......... .......... .......... 71% 178M 4s Step #1: 1599700K .......... .......... .......... .......... .......... 71% 215M 4s Step #1: 1599750K .......... .......... .......... .......... .......... 71% 194M 4s Step #1: 1599800K .......... .......... .......... .......... .......... 71% 215M 4s Step #1: 1599850K .......... .......... .......... .......... .......... 71% 192M 4s Step #1: 1599900K .......... .......... .......... .......... .......... 71% 193M 4s Step #1: 1599950K .......... .......... .......... .......... .......... 71% 187M 4s Step #1: 1600000K .......... .......... .......... .......... .......... 71% 222M 4s Step #1: 1600050K .......... .......... .......... .......... .......... 71% 220M 4s Step #1: 1600100K .......... .......... .......... .......... .......... 71% 202M 4s Step #1: 1600150K .......... .......... .......... .......... .......... 71% 184M 4s Step #1: 1600200K .......... .......... .......... .......... .......... 71% 185M 4s Step #1: 1600250K .......... .......... .......... .......... .......... 71% 208M 4s Step #1: 1600300K .......... .......... .......... .......... .......... 71% 205M 4s Step #1: 1600350K .......... .......... .......... .......... .......... 71% 159M 4s Step #1: 1600400K .......... .......... .......... .......... .......... 71% 186M 4s Step #1: 1600450K .......... .......... .......... .......... .......... 71% 215M 4s Step #1: 1600500K .......... .......... .......... .......... .......... 71% 209M 4s Step #1: 1600550K .......... .......... .......... .......... .......... 71% 168M 4s Step #1: 1600600K .......... .......... .......... .......... .......... 71% 206M 4s Step #1: 1600650K .......... .......... .......... .......... .......... 71% 196M 4s Step #1: 1600700K .......... .......... .......... .......... .......... 71% 210M 4s Step #1: 1600750K .......... .......... .......... .......... .......... 71% 170M 4s Step #1: 1600800K .......... .......... .......... .......... .......... 71% 205M 4s Step #1: 1600850K .......... .......... .......... .......... .......... 71% 215M 4s Step #1: 1600900K .......... .......... .......... .......... .......... 71% 213M 4s Step #1: 1600950K .......... .......... .......... .......... .......... 71% 172M 4s Step #1: 1601000K .......... .......... .......... .......... .......... 71% 160M 4s Step #1: 1601050K .......... .......... .......... .......... .......... 71% 212M 4s Step #1: 1601100K .......... .......... .......... .......... .......... 71% 204M 4s Step #1: 1601150K .......... .......... .......... .......... .......... 71% 179M 4s Step #1: 1601200K .......... .......... .......... .......... .......... 71% 181M 4s Step #1: 1601250K .......... .......... .......... .......... .......... 71% 214M 4s Step #1: 1601300K .......... .......... .......... .......... .......... 71% 67.3M 4s Step #1: 1601350K .......... .......... .......... .......... .......... 71% 173M 4s Step #1: 1601400K .......... .......... .......... .......... .......... 71% 218M 4s Step #1: 1601450K .......... .......... .......... .......... .......... 71% 204M 4s Step #1: 1601500K .......... .......... .......... .......... .......... 71% 200M 4s Step #1: 1601550K .......... .......... .......... .......... .......... 71% 170M 4s Step #1: 1601600K .......... .......... .......... .......... .......... 71% 197M 4s Step #1: 1601650K .......... .......... .......... .......... .......... 71% 205M 4s Step #1: 1601700K .......... .......... .......... .......... .......... 71% 198M 4s Step #1: 1601750K .......... .......... .......... .......... .......... 71% 179M 4s Step #1: 1601800K .......... .......... .......... .......... .......... 71% 211M 4s Step #1: 1601850K .......... .......... .......... .......... .......... 71% 226M 4s Step #1: 1601900K .......... .......... .......... .......... .......... 71% 219M 4s Step #1: 1601950K .......... .......... .......... .......... .......... 71% 174M 4s Step #1: 1602000K .......... .......... .......... .......... .......... 71% 208M 4s Step #1: 1602050K .......... .......... .......... .......... .......... 71% 181M 4s Step #1: 1602100K .......... .......... .......... .......... .......... 71% 196M 4s Step #1: 1602150K .......... .......... .......... .......... .......... 71% 178M 4s Step #1: 1602200K .......... .......... .......... .......... .......... 71% 68.5M 4s Step #1: 1602250K .......... .......... .......... .......... .......... 71% 216M 4s Step #1: 1602300K .......... .......... .......... .......... .......... 71% 228M 4s Step #1: 1602350K .......... .......... .......... .......... .......... 71% 177M 4s Step #1: 1602400K .......... .......... .......... .......... .......... 71% 188M 4s Step #1: 1602450K .......... .......... .......... .......... .......... 71% 191M 4s Step #1: 1602500K .......... .......... .......... .......... .......... 71% 196M 4s Step #1: 1602550K .......... .......... .......... .......... .......... 71% 186M 4s Step #1: 1602600K .......... .......... .......... .......... .......... 71% 178M 4s Step #1: 1602650K .......... .......... .......... .......... .......... 71% 213M 4s Step #1: 1602700K .......... .......... .......... .......... .......... 71% 208M 4s Step #1: 1602750K .......... .......... .......... .......... .......... 71% 168M 4s Step #1: 1602800K .......... .......... .......... .......... .......... 71% 204M 4s Step #1: 1602850K .......... .......... .......... .......... .......... 71% 189M 4s Step #1: 1602900K .......... .......... .......... .......... .......... 71% 229M 4s Step #1: 1602950K .......... .......... .......... .......... .......... 71% 190M 4s Step #1: 1603000K .......... .......... .......... .......... .......... 71% 205M 4s Step #1: 1603050K .......... .......... .......... .......... .......... 71% 210M 4s Step #1: 1603100K .......... .......... .......... .......... .......... 71% 225M 4s Step #1: 1603150K .......... .......... .......... .......... .......... 71% 184M 4s Step #1: 1603200K .......... .......... .......... .......... .......... 71% 206M 4s Step #1: 1603250K .......... .......... .......... .......... .......... 71% 193M 4s Step #1: 1603300K .......... .......... .......... .......... .......... 71% 198M 4s Step #1: 1603350K .......... .......... .......... .......... .......... 71% 169M 4s Step #1: 1603400K .......... .......... .......... .......... .......... 71% 206M 4s Step #1: 1603450K .......... .......... .......... .......... .......... 71% 209M 4s Step #1: 1603500K .......... .......... .......... .......... .......... 71% 197M 4s Step #1: 1603550K .......... .......... .......... .......... .......... 71% 172M 4s Step #1: 1603600K .......... .......... .......... .......... .......... 71% 195M 4s Step #1: 1603650K .......... .......... .......... .......... .......... 71% 197M 4s Step #1: 1603700K .......... .......... .......... .......... .......... 71% 189M 4s Step #1: 1603750K .......... .......... .......... .......... .......... 71% 162M 4s Step #1: 1603800K .......... .......... .......... .......... .......... 71% 206M 4s Step #1: 1603850K .......... .......... .......... .......... .......... 71% 207M 4s Step #1: 1603900K .......... .......... .......... .......... .......... 71% 230M 4s Step #1: 1603950K .......... .......... .......... .......... .......... 71% 171M 4s Step #1: 1604000K .......... .......... .......... .......... .......... 71% 197M 4s Step #1: 1604050K .......... .......... .......... .......... .......... 71% 197M 4s Step #1: 1604100K .......... .......... .......... .......... .......... 71% 207M 4s Step #1: 1604150K .......... .......... .......... .......... .......... 71% 186M 4s Step #1: 1604200K .......... .......... .......... .......... .......... 71% 67.6M 4s Step #1: 1604250K .......... .......... .......... .......... .......... 71% 189M 4s Step #1: 1604300K .......... .......... .......... .......... .......... 71% 253M 4s Step #1: 1604350K .......... .......... .......... .......... .......... 71% 165M 4s Step #1: 1604400K .......... .......... .......... .......... .......... 71% 216M 4s Step #1: 1604450K .......... .......... .......... .......... .......... 71% 217M 4s Step #1: 1604500K .......... .......... .......... .......... .......... 71% 198M 4s Step #1: 1604550K .......... .......... .......... .......... .......... 71% 194M 4s Step #1: 1604600K .......... .......... .......... .......... .......... 71% 187M 4s Step #1: 1604650K .......... .......... .......... .......... .......... 71% 199M 4s Step #1: 1604700K .......... .......... .......... .......... .......... 71% 212M 4s Step #1: 1604750K .......... .......... .......... .......... .......... 71% 181M 4s Step #1: 1604800K .......... .......... .......... .......... .......... 71% 187M 4s Step #1: 1604850K .......... .......... .......... .......... .......... 71% 209M 4s Step #1: 1604900K .......... .......... .......... .......... .......... 71% 214M 4s Step #1: 1604950K .......... .......... .......... .......... .......... 71% 165M 4s Step #1: 1605000K .......... .......... .......... .......... .......... 71% 202M 4s Step #1: 1605050K .......... .......... .......... .......... .......... 71% 211M 4s Step #1: 1605100K .......... .......... .......... .......... .......... 71% 224M 4s Step #1: 1605150K .......... .......... .......... .......... .......... 71% 177M 4s Step #1: 1605200K .......... .......... .......... .......... .......... 71% 220M 4s Step #1: 1605250K .......... .......... .......... .......... .......... 71% 189M 4s Step #1: 1605300K .......... .......... .......... .......... .......... 71% 229M 4s Step #1: 1605350K .......... .......... .......... .......... .......... 71% 199M 4s Step #1: 1605400K .......... .......... .......... .......... .......... 71% 214M 4s Step #1: 1605450K .......... .......... .......... .......... .......... 71% 192M 4s Step #1: 1605500K .......... .......... .......... .......... .......... 71% 67.5M 4s Step #1: 1605550K .......... .......... .......... .......... .......... 71% 152M 4s Step #1: 1605600K .......... .......... .......... .......... .......... 71% 193M 4s Step #1: 1605650K .......... .......... .......... .......... .......... 71% 215M 4s Step #1: 1605700K .......... .......... .......... .......... .......... 71% 218M 4s Step #1: 1605750K .......... .......... .......... .......... .......... 71% 121M 4s Step #1: 1605800K .......... .......... .......... .......... .......... 71% 150M 4s Step #1: 1605850K .......... .......... .......... .......... .......... 71% 188M 4s Step #1: 1605900K .......... .......... .......... .......... .......... 71% 185M 4s Step #1: 1605950K .......... .......... .......... .......... .......... 71% 158M 4s Step #1: 1606000K .......... .......... .......... .......... .......... 71% 188M 4s Step #1: 1606050K .......... .......... .......... .......... .......... 71% 173M 4s Step #1: 1606100K .......... .......... .......... .......... .......... 71% 192M 4s Step #1: 1606150K .......... .......... .......... .......... .......... 71% 172M 4s Step #1: 1606200K .......... .......... .......... .......... .......... 71% 189M 4s Step #1: 1606250K .......... .......... .......... .......... .......... 71% 202M 4s Step #1: 1606300K .......... .......... .......... .......... .......... 71% 173M 4s Step #1: 1606350K .......... .......... .......... .......... .......... 71% 161M 4s Step #1: 1606400K .......... .......... .......... .......... .......... 71% 194M 4s Step #1: 1606450K .......... .......... .......... .......... .......... 71% 175M 4s Step #1: 1606500K .......... .......... .......... .......... .......... 71% 188M 4s Step #1: 1606550K .......... .......... .......... .......... .......... 71% 174M 4s Step #1: 1606600K .......... .......... .......... .......... .......... 71% 182M 4s Step #1: 1606650K .......... .......... .......... .......... .......... 71% 200M 4s Step #1: 1606700K .......... .......... .......... .......... .......... 71% 181M 4s Step #1: 1606750K .......... .......... .......... .......... .......... 71% 169M 4s Step #1: 1606800K .......... .......... .......... .......... .......... 71% 185M 4s Step #1: 1606850K .......... .......... .......... .......... .......... 71% 192M 4s Step #1: 1606900K .......... .......... .......... .......... .......... 71% 206M 4s Step #1: 1606950K .......... .......... .......... .......... .......... 71% 201M 4s Step #1: 1607000K .......... .......... .......... .......... .......... 71% 242M 4s Step #1: 1607050K .......... .......... .......... .......... .......... 71% 254M 4s Step #1: 1607100K .......... .......... .......... .......... .......... 71% 205M 4s Step #1: 1607150K .......... .......... .......... .......... .......... 71% 200M 4s Step #1: 1607200K .......... .......... .......... .......... .......... 71% 247M 4s Step #1: 1607250K .......... .......... .......... .......... .......... 71% 245M 4s Step #1: 1607300K .......... .......... .......... .......... .......... 71% 248M 4s Step #1: 1607350K .......... .......... .......... .......... .......... 71% 185M 4s Step #1: 1607400K .......... .......... .......... .......... .......... 71% 208M 4s Step #1: 1607450K .......... .......... .......... .......... .......... 71% 223M 4s Step #1: 1607500K .......... .......... .......... .......... .......... 71% 206M 4s Step #1: 1607550K .......... .......... .......... .......... .......... 71% 170M 4s Step #1: 1607600K .......... .......... .......... .......... .......... 71% 197M 4s Step #1: 1607650K .......... .......... .......... .......... .......... 71% 200M 4s Step #1: 1607700K .......... .......... .......... .......... .......... 71% 209M 4s Step #1: 1607750K .......... .......... .......... .......... .......... 71% 199M 4s Step #1: 1607800K .......... .......... .......... .......... .......... 71% 199M 4s Step #1: 1607850K .......... .......... .......... .......... .......... 71% 183M 4s Step #1: 1607900K .......... .......... .......... .......... .......... 71% 218M 4s Step #1: 1607950K .......... .......... .......... .......... .......... 71% 186M 4s Step #1: 1608000K .......... .......... .......... .......... .......... 71% 216M 4s Step #1: 1608050K .......... .......... .......... .......... .......... 71% 218M 4s Step #1: 1608100K .......... .......... .......... .......... .......... 71% 175M 4s Step #1: 1608150K .......... .......... .......... .......... .......... 71% 61.4M 4s Step #1: 1608200K .......... .......... .......... .......... .......... 71% 173M 4s Step #1: 1608250K .......... .......... .......... .......... .......... 71% 68.8M 4s Step #1: 1608300K .......... .......... .......... .......... .......... 71% 209M 4s Step #1: 1608350K .......... .......... .......... .......... .......... 71% 151M 4s Step #1: 1608400K .......... .......... .......... .......... .......... 71% 225M 4s Step #1: 1608450K .......... .......... .......... .......... .......... 71% 218M 4s Step #1: 1608500K .......... .......... .......... .......... .......... 71% 203M 4s Step #1: 1608550K .......... .......... .......... .......... .......... 71% 184M 4s Step #1: 1608600K .......... .......... .......... .......... .......... 71% 211M 4s Step #1: 1608650K .......... .......... .......... .......... .......... 71% 212M 4s Step #1: 1608700K .......... .......... .......... .......... .......... 71% 210M 4s Step #1: 1608750K .......... .......... .......... .......... .......... 71% 174M 4s Step #1: 1608800K .......... .......... .......... .......... .......... 71% 182M 4s Step #1: 1608850K .......... .......... .......... .......... .......... 71% 192M 4s Step #1: 1608900K .......... .......... .......... .......... .......... 71% 194M 4s Step #1: 1608950K .......... .......... .......... .......... .......... 71% 162M 4s Step #1: 1609000K .......... .......... .......... .......... .......... 71% 198M 4s Step #1: 1609050K .......... .......... .......... .......... .......... 71% 213M 4s Step #1: 1609100K .......... .......... .......... .......... .......... 71% 222M 4s Step #1: 1609150K .......... .......... .......... .......... .......... 71% 145M 4s Step #1: 1609200K .......... .......... .......... .......... .......... 71% 190M 4s Step #1: 1609250K .......... .......... .......... .......... .......... 71% 207M 4s Step #1: 1609300K .......... .......... .......... .......... .......... 71% 210M 4s Step #1: 1609350K .......... .......... .......... .......... .......... 71% 180M 4s Step #1: 1609400K .......... .......... .......... .......... .......... 71% 188M 4s Step #1: 1609450K .......... .......... .......... .......... .......... 71% 200M 4s Step #1: 1609500K .......... .......... .......... .......... .......... 71% 213M 4s Step #1: 1609550K .......... .......... .......... .......... .......... 71% 117M 4s Step #1: 1609600K .......... .......... .......... .......... .......... 71% 165M 4s Step #1: 1609650K .......... .......... .......... .......... .......... 71% 190M 4s Step #1: 1609700K .......... .......... .......... .......... .......... 71% 188M 4s Step #1: 1609750K .......... .......... .......... .......... .......... 71% 190M 4s Step #1: 1609800K .......... .......... .......... .......... .......... 71% 210M 4s Step #1: 1609850K .......... .......... .......... .......... .......... 71% 195M 4s Step #1: 1609900K .......... .......... .......... .......... .......... 71% 173M 4s Step #1: 1609950K .......... .......... .......... .......... .......... 71% 170M 4s Step #1: 1610000K .......... .......... .......... .......... .......... 71% 194M 4s Step #1: 1610050K .......... .......... .......... .......... .......... 71% 185M 4s Step #1: 1610100K .......... .......... .......... .......... .......... 71% 149M 4s Step #1: 1610150K .......... .......... .......... .......... .......... 71% 166M 4s Step #1: 1610200K .......... .......... .......... .......... .......... 71% 61.0M 4s Step #1: 1610250K .......... .......... .......... .......... .......... 71% 206M 4s Step #1: 1610300K .......... .......... .......... .......... .......... 71% 218M 4s Step #1: 1610350K .......... .......... .......... .......... .......... 71% 172M 4s Step #1: 1610400K .......... .......... .......... .......... .......... 71% 173M 4s Step #1: 1610450K .......... .......... .......... .......... .......... 71% 204M 4s Step #1: 1610500K .......... .......... .......... .......... .......... 71% 202M 4s Step #1: 1610550K .......... .......... .......... .......... .......... 71% 172M 4s Step #1: 1610600K .......... .......... .......... .......... .......... 71% 189M 4s Step #1: 1610650K .......... .......... .......... .......... .......... 71% 179M 4s Step #1: 1610700K .......... .......... .......... .......... .......... 71% 209M 4s Step #1: 1610750K .......... .......... .......... .......... .......... 71% 143M 4s Step #1: 1610800K .......... .......... .......... .......... .......... 71% 199M 4s Step #1: 1610850K .......... .......... .......... .......... .......... 71% 215M 4s Step #1: 1610900K .......... .......... .......... .......... .......... 71% 193M 4s Step #1: 1610950K .......... .......... .......... .......... .......... 71% 161M 4s Step #1: 1611000K .......... .......... .......... .......... .......... 71% 224M 4s Step #1: 1611050K .......... .......... .......... .......... .......... 71% 229M 4s Step #1: 1611100K .......... .......... .......... .......... .......... 71% 233M 4s Step #1: 1611150K .......... .......... .......... .......... .......... 71% 198M 4s Step #1: 1611200K .......... .......... .......... .......... .......... 71% 198M 4s Step #1: 1611250K .......... .......... .......... .......... .......... 71% 201M 4s Step #1: 1611300K .......... .......... .......... .......... .......... 71% 195M 4s Step #1: 1611350K .......... .......... .......... .......... .......... 71% 179M 4s Step #1: 1611400K .......... .......... .......... .......... .......... 71% 210M 4s Step #1: 1611450K .......... .......... .......... .......... .......... 71% 181M 4s Step #1: 1611500K .......... .......... .......... .......... .......... 71% 201M 4s Step #1: 1611550K .......... .......... .......... .......... .......... 71% 170M 4s Step #1: 1611600K .......... .......... .......... .......... .......... 71% 211M 4s Step #1: 1611650K .......... .......... .......... .......... .......... 71% 223M 4s Step #1: 1611700K .......... .......... .......... .......... .......... 71% 193M 4s Step #1: 1611750K .......... .......... .......... .......... .......... 71% 159M 4s Step #1: 1611800K .......... .......... .......... .......... .......... 71% 199M 4s Step #1: 1611850K .......... .......... .......... .......... .......... 71% 215M 4s Step #1: 1611900K .......... .......... .......... .......... .......... 71% 196M 4s Step #1: 1611950K .......... .......... .......... .......... .......... 71% 166M 4s Step #1: 1612000K .......... .......... .......... .......... .......... 71% 171M 4s Step #1: 1612050K .......... .......... .......... .......... .......... 71% 202M 4s Step #1: 1612100K .......... .......... .......... .......... .......... 71% 200M 4s Step #1: 1612150K .......... .......... .......... .......... .......... 71% 179M 4s Step #1: 1612200K .......... .......... .......... .......... .......... 71% 185M 4s Step #1: 1612250K .......... .......... .......... .......... .......... 71% 196M 4s Step #1: 1612300K .......... .......... .......... .......... .......... 71% 196M 4s Step #1: 1612350K .......... .......... .......... .......... .......... 71% 174M 4s Step #1: 1612400K .......... .......... .......... .......... .......... 71% 197M 4s Step #1: 1612450K .......... .......... .......... .......... .......... 71% 175M 4s Step #1: 1612500K .......... .......... .......... .......... .......... 71% 206M 4s Step #1: 1612550K .......... .......... .......... .......... .......... 71% 177M 4s Step #1: 1612600K .......... .......... .......... .......... .......... 71% 205M 4s Step #1: 1612650K .......... .......... .......... .......... .......... 71% 215M 4s Step #1: 1612700K .......... .......... .......... .......... .......... 71% 191M 4s Step #1: 1612750K .......... .......... .......... .......... .......... 71% 178M 4s Step #1: 1612800K .......... .......... .......... .......... .......... 71% 191M 4s Step #1: 1612850K .......... .......... .......... .......... .......... 71% 217M 4s Step #1: 1612900K .......... .......... .......... .......... .......... 71% 187M 4s Step #1: 1612950K .......... .......... .......... .......... .......... 71% 187M 4s Step #1: 1613000K .......... .......... .......... .......... .......... 71% 166M 4s Step #1: 1613050K .......... .......... .......... .......... .......... 71% 175M 4s Step #1: 1613100K .......... .......... .......... .......... .......... 71% 195M 4s Step #1: 1613150K .......... .......... .......... .......... .......... 71% 159M 4s Step #1: 1613200K .......... .......... .......... .......... .......... 71% 188M 4s Step #1: 1613250K .......... .......... .......... .......... .......... 71% 212M 4s Step #1: 1613300K .......... .......... .......... .......... .......... 71% 200M 4s Step #1: 1613350K .......... .......... .......... .......... .......... 71% 186M 4s Step #1: 1613400K .......... .......... .......... .......... .......... 71% 205M 4s Step #1: 1613450K .......... .......... .......... .......... .......... 71% 181M 4s Step #1: 1613500K .......... .......... .......... .......... .......... 71% 179M 4s Step #1: 1613550K .......... .......... .......... .......... .......... 71% 175M 4s Step #1: 1613600K .......... .......... .......... .......... .......... 71% 205M 4s Step #1: 1613650K .......... .......... .......... .......... .......... 71% 206M 4s Step #1: 1613700K .......... .......... .......... .......... .......... 71% 190M 4s Step #1: 1613750K .......... .......... .......... .......... .......... 71% 159M 4s Step #1: 1613800K .......... .......... .......... .......... .......... 71% 219M 4s Step #1: 1613850K .......... .......... .......... .......... .......... 71% 209M 4s Step #1: 1613900K .......... .......... .......... .......... .......... 71% 202M 4s Step #1: 1613950K .......... .......... .......... .......... .......... 71% 197M 4s Step #1: 1614000K .......... .......... .......... .......... .......... 71% 178M 4s Step #1: 1614050K .......... .......... .......... .......... .......... 71% 178M 4s Step #1: 1614100K .......... .......... .......... .......... .......... 71% 187M 4s Step #1: 1614150K .......... .......... .......... .......... .......... 71% 196M 4s Step #1: 1614200K .......... .......... .......... .......... .......... 71% 244M 4s Step #1: 1614250K .......... .......... .......... .......... .......... 71% 212M 4s Step #1: 1614300K .......... .......... .......... .......... .......... 71% 239M 4s Step #1: 1614350K .......... .......... .......... .......... .......... 71% 205M 4s Step #1: 1614400K .......... .......... .......... .......... .......... 71% 223M 4s Step #1: 1614450K .......... .......... .......... .......... .......... 71% 202M 4s Step #1: 1614500K .......... .......... .......... .......... .......... 71% 178M 4s Step #1: 1614550K .......... .......... .......... .......... .......... 71% 179M 4s Step #1: 1614600K .......... .......... .......... .......... .......... 71% 200M 4s Step #1: 1614650K .......... .......... .......... .......... .......... 71% 179M 4s Step #1: 1614700K .......... .......... .......... .......... .......... 71% 211M 4s Step #1: 1614750K .......... .......... .......... .......... .......... 71% 179M 4s Step #1: 1614800K .......... .......... .......... .......... .......... 71% 210M 4s Step #1: 1614850K .......... .......... .......... .......... .......... 71% 198M 4s Step #1: 1614900K .......... .......... .......... .......... .......... 71% 199M 4s Step #1: 1614950K .......... .......... .......... .......... .......... 71% 194M 4s Step #1: 1615000K .......... .......... .......... .......... .......... 71% 198M 4s Step #1: 1615050K .......... .......... .......... .......... .......... 71% 207M 4s Step #1: 1615100K .......... .......... .......... .......... .......... 71% 205M 4s Step #1: 1615150K .......... .......... .......... .......... .......... 71% 185M 4s Step #1: 1615200K .......... .......... .......... .......... .......... 71% 218M 4s Step #1: 1615250K .......... .......... .......... .......... .......... 71% 194M 4s Step #1: 1615300K .......... .......... .......... .......... .......... 71% 224M 4s Step #1: 1615350K .......... .......... .......... .......... .......... 71% 199M 4s Step #1: 1615400K .......... .......... .......... .......... .......... 71% 223M 4s Step #1: 1615450K .......... .......... .......... .......... .......... 71% 210M 4s Step #1: 1615500K .......... .......... .......... .......... .......... 71% 202M 4s Step #1: 1615550K .......... .......... .......... .......... .......... 71% 146M 4s Step #1: 1615600K .......... .......... .......... .......... .......... 71% 200M 4s Step #1: 1615650K .......... .......... .......... .......... .......... 71% 226M 4s Step #1: 1615700K .......... .......... .......... .......... .......... 71% 211M 4s Step #1: 1615750K .......... .......... .......... .......... .......... 71% 166M 4s Step #1: 1615800K .......... .......... .......... .......... .......... 71% 208M 4s Step #1: 1615850K .......... .......... .......... .......... .......... 71% 192M 4s Step #1: 1615900K .......... .......... .......... .......... .......... 71% 186M 4s Step #1: 1615950K .......... .......... .......... .......... .......... 71% 156M 4s Step #1: 1616000K .......... .......... .......... .......... .......... 71% 216M 4s Step #1: 1616050K .......... .......... .......... .......... .......... 71% 207M 4s Step #1: 1616100K .......... .......... .......... .......... .......... 71% 214M 4s Step #1: 1616150K .......... .......... .......... .......... .......... 71% 190M 4s Step #1: 1616200K .......... .......... .......... .......... .......... 71% 216M 4s Step #1: 1616250K .......... .......... .......... .......... .......... 71% 220M 4s Step #1: 1616300K .......... .......... .......... .......... .......... 71% 200M 4s Step #1: 1616350K .......... .......... .......... .......... .......... 71% 175M 4s Step #1: 1616400K .......... .......... .......... .......... .......... 71% 230M 4s Step #1: 1616450K .......... .......... .......... .......... .......... 71% 215M 4s Step #1: 1616500K .......... .......... .......... .......... .......... 71% 221M 4s Step #1: 1616550K .......... .......... .......... .......... .......... 71% 163M 4s Step #1: 1616600K .......... .......... .......... .......... .......... 71% 215M 4s Step #1: 1616650K .......... .......... .......... .......... .......... 71% 210M 4s Step #1: 1616700K .......... .......... .......... .......... .......... 71% 175M 4s Step #1: 1616750K .......... .......... .......... .......... .......... 71% 157M 4s Step #1: 1616800K .......... .......... .......... .......... .......... 71% 213M 4s Step #1: 1616850K .......... .......... .......... .......... .......... 71% 212M 4s Step #1: 1616900K .......... .......... .......... .......... .......... 71% 197M 4s Step #1: 1616950K .......... .......... .......... .......... .......... 71% 200M 4s Step #1: 1617000K .......... .......... .......... .......... .......... 71% 213M 4s Step #1: 1617050K .......... .......... .......... .......... .......... 71% 200M 4s Step #1: 1617100K .......... .......... .......... .......... .......... 71% 185M 4s Step #1: 1617150K .......... .......... .......... .......... .......... 71% 172M 4s Step #1: 1617200K .......... .......... .......... .......... .......... 71% 217M 4s Step #1: 1617250K .......... .......... .......... .......... .......... 71% 217M 4s Step #1: 1617300K .......... .......... .......... .......... .......... 71% 181M 4s Step #1: 1617350K .......... .......... .......... .......... .......... 71% 167M 4s Step #1: 1617400K .......... .......... .......... .......... .......... 71% 215M 4s Step #1: 1617450K .......... .......... .......... .......... .......... 71% 203M 4s Step #1: 1617500K .......... .......... .......... .......... .......... 71% 214M 4s Step #1: 1617550K .......... .......... .......... .......... .......... 71% 176M 4s Step #1: 1617600K .......... .......... .......... .......... .......... 71% 189M 4s Step #1: 1617650K .......... .......... .......... .......... .......... 71% 197M 4s Step #1: 1617700K .......... .......... .......... .......... .......... 71% 224M 4s Step #1: 1617750K .......... .......... .......... .......... .......... 71% 192M 4s Step #1: 1617800K .......... .......... .......... .......... .......... 71% 203M 4s Step #1: 1617850K .......... .......... .......... .......... .......... 71% 202M 4s Step #1: 1617900K .......... .......... .......... .......... .......... 71% 182M 4s Step #1: 1617950K .......... .......... .......... .......... .......... 71% 178M 4s Step #1: 1618000K .......... .......... .......... .......... .......... 71% 202M 4s Step #1: 1618050K .......... .......... .......... .......... .......... 71% 222M 4s Step #1: 1618100K .......... .......... .......... .......... .......... 71% 189M 4s Step #1: 1618150K .......... .......... .......... .......... .......... 71% 181M 4s Step #1: 1618200K .......... .......... .......... .......... .......... 71% 192M 4s Step #1: 1618250K .......... .......... .......... .......... .......... 71% 208M 4s Step #1: 1618300K .......... .......... .......... .......... .......... 71% 215M 4s Step #1: 1618350K .......... .......... .......... .......... .......... 71% 175M 4s Step #1: 1618400K .......... .......... .......... .......... .......... 71% 206M 4s Step #1: 1618450K .......... .......... .......... .......... .......... 71% 197M 4s Step #1: 1618500K .......... .......... .......... .......... .......... 71% 208M 4s Step #1: 1618550K .......... .......... .......... .......... .......... 71% 189M 4s Step #1: 1618600K .......... .......... .......... .......... .......... 71% 168M 4s Step #1: 1618650K .......... .......... .......... .......... .......... 71% 212M 4s Step #1: 1618700K .......... .......... .......... .......... .......... 71% 207M 4s Step #1: 1618750K .......... .......... .......... .......... .......... 71% 163M 4s Step #1: 1618800K .......... .......... .......... .......... .......... 71% 186M 4s Step #1: 1618850K .......... .......... .......... .......... .......... 71% 189M 4s Step #1: 1618900K .......... .......... .......... .......... .......... 71% 207M 4s Step #1: 1618950K .......... .......... .......... .......... .......... 71% 167M 4s Step #1: 1619000K .......... .......... .......... .......... .......... 71% 238M 4s Step #1: 1619050K .......... .......... .......... .......... .......... 71% 249M 4s Step #1: 1619100K .......... .......... .......... .......... .......... 71% 224M 4s Step #1: 1619150K .......... .......... .......... .......... .......... 71% 183M 4s Step #1: 1619200K .......... .......... .......... .......... .......... 71% 204M 4s Step #1: 1619250K .......... .......... .......... .......... .......... 71% 206M 4s Step #1: 1619300K .......... .......... .......... .......... .......... 71% 206M 4s Step #1: 1619350K .......... .......... .......... .......... .......... 71% 188M 4s Step #1: 1619400K .......... .......... .......... .......... .......... 71% 190M 4s Step #1: 1619450K .......... .......... .......... .......... .......... 71% 226M 4s Step #1: 1619500K .......... .......... .......... .......... .......... 71% 200M 4s Step #1: 1619550K .......... .......... .......... .......... .......... 71% 184M 4s Step #1: 1619600K .......... .......... .......... .......... .......... 71% 177M 4s Step #1: 1619650K .......... .......... .......... .......... .......... 71% 198M 4s Step #1: 1619700K .......... .......... .......... .......... .......... 71% 191M 4s Step #1: 1619750K .......... .......... .......... .......... .......... 71% 164M 4s Step #1: 1619800K .......... .......... .......... .......... .......... 71% 204M 4s Step #1: 1619850K .......... .......... .......... .......... .......... 71% 192M 4s Step #1: 1619900K .......... .......... .......... .......... .......... 71% 199M 4s Step #1: 1619950K .......... .......... .......... .......... .......... 71% 173M 4s Step #1: 1620000K .......... .......... .......... .......... .......... 71% 208M 4s Step #1: 1620050K .......... .......... .......... .......... .......... 71% 192M 4s Step #1: 1620100K .......... .......... .......... .......... .......... 71% 210M 4s Step #1: 1620150K .......... .......... .......... .......... .......... 71% 193M 4s Step #1: 1620200K .......... .......... .......... .......... .......... 71% 218M 4s Step #1: 1620250K .......... .......... .......... .......... .......... 71% 210M 4s Step #1: 1620300K .......... .......... .......... .......... .......... 71% 215M 4s Step #1: 1620350K .......... .......... .......... .......... .......... 71% 179M 4s Step #1: 1620400K .......... .......... .......... .......... .......... 71% 206M 4s Step #1: 1620450K .......... .......... .......... .......... .......... 71% 225M 4s Step #1: 1620500K .......... .......... .......... .......... .......... 71% 195M 4s Step #1: 1620550K .......... .......... .......... .......... .......... 71% 180M 4s Step #1: 1620600K .......... .......... .......... .......... .......... 71% 207M 4s Step #1: 1620650K .......... .......... .......... .......... .......... 71% 179M 4s Step #1: 1620700K .......... .......... .......... .......... .......... 71% 227M 4s Step #1: 1620750K .......... .......... .......... .......... .......... 71% 175M 4s Step #1: 1620800K .......... .......... .......... .......... .......... 71% 194M 4s Step #1: 1620850K .......... .......... .......... .......... .......... 71% 176M 4s Step #1: 1620900K .......... .......... .......... .......... .......... 71% 193M 4s Step #1: 1620950K .......... .......... .......... .......... .......... 71% 182M 4s Step #1: 1621000K .......... .......... .......... .......... .......... 71% 193M 4s Step #1: 1621050K .......... .......... .......... .......... .......... 71% 210M 4s Step #1: 1621100K .......... .......... .......... .......... .......... 71% 204M 4s Step #1: 1621150K .......... .......... .......... .......... .......... 71% 177M 4s Step #1: 1621200K .......... .......... .......... .......... .......... 71% 187M 4s Step #1: 1621250K .......... .......... .......... .......... .......... 71% 208M 4s Step #1: 1621300K .......... .......... .......... .......... .......... 71% 217M 4s Step #1: 1621350K .......... .......... .......... .......... .......... 71% 181M 4s Step #1: 1621400K .......... .......... .......... .......... .......... 71% 199M 4s Step #1: 1621450K .......... .......... .......... .......... .......... 71% 195M 4s Step #1: 1621500K .......... .......... .......... .......... .......... 71% 204M 4s Step #1: 1621550K .......... .......... .......... .......... .......... 71% 183M 4s Step #1: 1621600K .......... .......... .......... .......... .......... 71% 202M 4s Step #1: 1621650K .......... .......... .......... .......... .......... 71% 193M 4s Step #1: 1621700K .......... .......... .......... .......... .......... 71% 191M 4s Step #1: 1621750K .......... .......... .......... .......... .......... 71% 184M 4s Step #1: 1621800K .......... .......... .......... .......... .......... 71% 215M 4s Step #1: 1621850K .......... .......... .......... .......... .......... 71% 210M 4s Step #1: 1621900K .......... .......... .......... .......... .......... 71% 180M 4s Step #1: 1621950K .......... .......... .......... .......... .......... 71% 171M 4s Step #1: 1622000K .......... .......... .......... .......... .......... 71% 200M 4s Step #1: 1622050K .......... .......... .......... .......... .......... 72% 188M 4s Step #1: 1622100K .......... .......... .......... .......... .......... 72% 191M 4s Step #1: 1622150K .......... .......... .......... .......... .......... 72% 186M 4s Step #1: 1622200K .......... .......... .......... .......... .......... 72% 207M 4s Step #1: 1622250K .......... .......... .......... .......... .......... 72% 213M 4s Step #1: 1622300K .......... .......... .......... .......... .......... 72% 162M 4s Step #1: 1622350K .......... .......... .......... .......... .......... 72% 187M 4s Step #1: 1622400K .......... .......... .......... .......... .......... 72% 207M 4s Step #1: 1622450K .......... .......... .......... .......... .......... 72% 214M 4s Step #1: 1622500K .......... .......... .......... .......... .......... 72% 231M 4s Step #1: 1622550K .......... .......... .......... .......... .......... 72% 188M 4s Step #1: 1622600K .......... .......... .......... .......... .......... 72% 213M 4s Step #1: 1622650K .......... .......... .......... .......... .......... 72% 218M 4s Step #1: 1622700K .......... .......... .......... .......... .......... 72% 181M 4s Step #1: 1622750K .......... .......... .......... .......... .......... 72% 187M 4s Step #1: 1622800K .......... .......... .......... .......... .......... 72% 225M 4s Step #1: 1622850K .......... .......... .......... .......... .......... 72% 199M 4s Step #1: 1622900K .......... .......... .......... .......... .......... 72% 183M 4s Step #1: 1622950K .......... .......... .......... .......... .......... 72% 173M 4s Step #1: 1623000K .......... .......... .......... .......... .......... 72% 211M 4s Step #1: 1623050K .......... .......... .......... .......... .......... 72% 222M 4s Step #1: 1623100K .......... .......... .......... .......... .......... 72% 215M 4s Step #1: 1623150K .......... .......... .......... .......... .......... 72% 185M 4s Step #1: 1623200K .......... .......... .......... .......... .......... 72% 205M 4s Step #1: 1623250K .......... .......... .......... .......... .......... 72% 204M 4s Step #1: 1623300K .......... .......... .......... .......... .......... 72% 186M 4s Step #1: 1623350K .......... .......... .......... .......... .......... 72% 203M 4s Step #1: 1623400K .......... .......... .......... .......... .......... 72% 222M 4s Step #1: 1623450K .......... .......... .......... .......... .......... 72% 190M 4s Step #1: 1623500K .......... .......... .......... .......... .......... 72% 194M 4s Step #1: 1623550K .......... .......... .......... .......... .......... 72% 187M 4s Step #1: 1623600K .......... .......... .......... .......... .......... 72% 213M 4s Step #1: 1623650K .......... .......... .......... .......... .......... 72% 191M 4s Step #1: 1623700K .......... .......... .......... .......... .......... 72% 184M 4s Step #1: 1623750K .......... .......... .......... .......... .......... 72% 182M 4s Step #1: 1623800K .......... .......... .......... .......... .......... 72% 209M 4s Step #1: 1623850K .......... .......... .......... .......... .......... 72% 221M 4s Step #1: 1623900K .......... .......... .......... .......... .......... 72% 201M 4s Step #1: 1623950K .......... .......... .......... .......... .......... 72% 169M 4s Step #1: 1624000K .......... .......... .......... .......... .......... 72% 184M 4s Step #1: 1624050K .......... .......... .......... .......... .......... 72% 221M 4s Step #1: 1624100K .......... .......... .......... .......... .......... 72% 199M 4s Step #1: 1624150K .......... .......... .......... .......... .......... 72% 180M 4s Step #1: 1624200K .......... .......... .......... .......... .......... 72% 220M 4s Step #1: 1624250K .......... .......... .......... .......... .......... 72% 201M 4s Step #1: 1624300K .......... .......... .......... .......... .......... 72% 225M 4s Step #1: 1624350K .......... .......... .......... .......... .......... 72% 169M 4s Step #1: 1624400K .......... .......... .......... .......... .......... 72% 211M 4s Step #1: 1624450K .......... .......... .......... .......... .......... 72% 214M 4s Step #1: 1624500K .......... .......... .......... .......... .......... 72% 203M 4s Step #1: 1624550K .......... .......... .......... .......... .......... 72% 165M 4s Step #1: 1624600K .......... .......... .......... .......... .......... 72% 219M 4s Step #1: 1624650K .......... .......... .......... .......... .......... 72% 213M 4s Step #1: 1624700K .......... .......... .......... .......... .......... 72% 205M 4s Step #1: 1624750K .......... .......... .......... .......... .......... 72% 159M 4s Step #1: 1624800K .......... .......... .......... .......... .......... 72% 187M 4s Step #1: 1624850K .......... .......... .......... .......... .......... 72% 221M 4s Step #1: 1624900K .......... .......... .......... .......... .......... 72% 225M 4s Step #1: 1624950K .......... .......... .......... .......... .......... 72% 190M 4s Step #1: 1625000K .......... .......... .......... .......... .......... 72% 195M 4s Step #1: 1625050K .......... .......... .......... .......... .......... 72% 223M 4s Step #1: 1625100K .......... .......... .......... .......... .......... 72% 218M 4s Step #1: 1625150K .......... .......... .......... .......... .......... 72% 181M 4s Step #1: 1625200K .......... .......... .......... .......... .......... 72% 214M 4s Step #1: 1625250K .......... .......... .......... .......... .......... 72% 211M 4s Step #1: 1625300K .......... .......... .......... .......... .......... 72% 224M 4s Step #1: 1625350K .......... .......... .......... .......... .......... 72% 171M 4s Step #1: 1625400K .......... .......... .......... .......... .......... 72% 172M 4s Step #1: 1625450K .......... .......... .......... .......... .......... 72% 210M 4s Step #1: 1625500K .......... .......... .......... .......... .......... 72% 192M 4s Step #1: 1625550K .......... .......... .......... .......... .......... 72% 157M 4s Step #1: 1625600K .......... .......... .......... .......... .......... 72% 214M 4s Step #1: 1625650K .......... .......... .......... .......... .......... 72% 219M 4s Step #1: 1625700K .......... .......... .......... .......... .......... 72% 205M 4s Step #1: 1625750K .......... .......... .......... .......... .......... 72% 174M 4s Step #1: 1625800K .......... .......... .......... .......... .......... 72% 182M 4s Step #1: 1625850K .......... .......... .......... .......... .......... 72% 205M 4s Step #1: 1625900K .......... .......... .......... .......... .......... 72% 200M 4s Step #1: 1625950K .......... .......... .......... .......... .......... 72% 149M 4s Step #1: 1626000K .......... .......... .......... .......... .......... 72% 178M 4s Step #1: 1626050K .......... .......... .......... .......... .......... 72% 204M 4s Step #1: 1626100K .......... .......... .......... .......... .......... 72% 214M 4s Step #1: 1626150K .......... .......... .......... .......... .......... 72% 180M 4s Step #1: 1626200K .......... .......... .......... .......... .......... 72% 212M 4s Step #1: 1626250K .......... .......... .......... .......... .......... 72% 216M 4s Step #1: 1626300K .......... .......... .......... .......... .......... 72% 167M 4s Step #1: 1626350K .......... .......... .......... .......... .......... 72% 164M 4s Step #1: 1626400K .......... .......... .......... .......... .......... 72% 203M 4s Step #1: 1626450K .......... .......... .......... .......... .......... 72% 206M 4s Step #1: 1626500K .......... .......... .......... .......... .......... 72% 195M 4s Step #1: 1626550K .......... .......... .......... .......... .......... 72% 160M 4s Step #1: 1626600K .......... .......... .......... .......... .......... 72% 189M 4s Step #1: 1626650K .......... .......... .......... .......... .......... 72% 199M 4s Step #1: 1626700K .......... .......... .......... .......... .......... 72% 180M 4s Step #1: 1626750K .......... .......... .......... .......... .......... 72% 158M 4s Step #1: 1626800K .......... .......... .......... .......... .......... 72% 174M 4s Step #1: 1626850K .......... .......... .......... .......... .......... 72% 203M 4s Step #1: 1626900K .......... .......... .......... .......... .......... 72% 195M 4s Step #1: 1626950K .......... .......... .......... .......... .......... 72% 199M 4s Step #1: 1627000K .......... .......... .......... .......... .......... 72% 249M 4s Step #1: 1627050K .......... .......... .......... .......... .......... 72% 211M 4s Step #1: 1627100K .......... .......... .......... .......... .......... 72% 233M 4s Step #1: 1627150K .......... .......... .......... .......... .......... 72% 205M 4s Step #1: 1627200K .......... .......... .......... .......... .......... 72% 248M 4s Step #1: 1627250K .......... .......... .......... .......... .......... 72% 250M 4s Step #1: 1627300K .......... .......... .......... .......... .......... 72% 239M 4s Step #1: 1627350K .......... .......... .......... .......... .......... 72% 209M 4s Step #1: 1627400K .......... .......... .......... .......... .......... 72% 247M 4s Step #1: 1627450K .......... .......... .......... .......... .......... 72% 206M 4s Step #1: 1627500K .......... .......... .......... .......... .......... 72% 228M 4s Step #1: 1627550K .......... .......... .......... .......... .......... 72% 175M 4s Step #1: 1627600K .......... .......... .......... .......... .......... 72% 210M 4s Step #1: 1627650K .......... .......... .......... .......... .......... 72% 221M 4s Step #1: 1627700K .......... .......... .......... .......... .......... 72% 227M 4s Step #1: 1627750K .......... .......... .......... .......... .......... 72% 187M 4s Step #1: 1627800K .......... .......... .......... .......... .......... 72% 180M 4s Step #1: 1627850K .......... .......... .......... .......... .......... 72% 217M 4s Step #1: 1627900K .......... .......... .......... .......... .......... 72% 210M 4s Step #1: 1627950K .......... .......... .......... .......... .......... 72% 182M 4s Step #1: 1628000K .......... .......... .......... .......... .......... 72% 236M 4s Step #1: 1628050K .......... .......... .......... .......... .......... 72% 206M 4s Step #1: 1628100K .......... .......... .......... .......... .......... 72% 210M 4s Step #1: 1628150K .......... .......... .......... .......... .......... 72% 178M 4s Step #1: 1628200K .......... .......... .......... .......... .......... 72% 190M 4s Step #1: 1628250K .......... .......... .......... .......... .......... 72% 216M 4s Step #1: 1628300K .......... .......... .......... .......... .......... 72% 217M 4s Step #1: 1628350K .......... .......... .......... .......... .......... 72% 175M 4s Step #1: 1628400K .......... .......... .......... .......... .......... 72% 180M 4s Step #1: 1628450K .......... .......... .......... .......... .......... 72% 185M 4s Step #1: 1628500K .......... .......... .......... .......... .......... 72% 194M 4s Step #1: 1628550K .......... .......... .......... .......... .......... 72% 183M 4s Step #1: 1628600K .......... .......... .......... .......... .......... 72% 196M 4s Step #1: 1628650K .......... .......... .......... .......... .......... 72% 197M 4s Step #1: 1628700K .......... .......... .......... .......... .......... 72% 180M 4s Step #1: 1628750K .......... .......... .......... .......... .......... 72% 171M 4s Step #1: 1628800K .......... .......... .......... .......... .......... 72% 216M 4s Step #1: 1628850K .......... .......... .......... .......... .......... 72% 194M 4s Step #1: 1628900K .......... .......... .......... .......... .......... 72% 215M 4s Step #1: 1628950K .......... .......... .......... .......... .......... 72% 196M 4s Step #1: 1629000K .......... .......... .......... .......... .......... 72% 195M 4s Step #1: 1629050K .......... .......... .......... .......... .......... 72% 203M 4s Step #1: 1629100K .......... .......... .......... .......... .......... 72% 177M 4s Step #1: 1629150K .......... .......... .......... .......... .......... 72% 159M 4s Step #1: 1629200K .......... .......... .......... .......... .......... 72% 190M 4s Step #1: 1629250K .......... .......... .......... .......... .......... 72% 204M 4s Step #1: 1629300K .......... .......... .......... .......... .......... 72% 205M 4s Step #1: 1629350K .......... .......... .......... .......... .......... 72% 176M 4s Step #1: 1629400K .......... .......... .......... .......... .......... 72% 180M 4s Step #1: 1629450K .......... .......... .......... .......... .......... 72% 209M 4s Step #1: 1629500K .......... .......... .......... .......... .......... 72% 186M 4s Step #1: 1629550K .......... .......... .......... .......... .......... 72% 163M 4s Step #1: 1629600K .......... .......... .......... .......... .......... 72% 190M 4s Step #1: 1629650K .......... .......... .......... .......... .......... 72% 202M 4s Step #1: 1629700K .......... .......... .......... .......... .......... 72% 214M 4s Step #1: 1629750K .......... .......... .......... .......... .......... 72% 182M 4s Step #1: 1629800K .......... .......... .......... .......... .......... 72% 189M 4s Step #1: 1629850K .......... .......... .......... .......... .......... 72% 179M 4s Step #1: 1629900K .......... .......... .......... .......... .......... 72% 206M 4s Step #1: 1629950K .......... .......... .......... .......... .......... 72% 168M 4s Step #1: 1630000K .......... .......... .......... .......... .......... 72% 244M 4s Step #1: 1630050K .......... .......... .......... .......... .......... 72% 248M 4s Step #1: 1630100K .......... .......... .......... .......... .......... 72% 215M 4s Step #1: 1630150K .......... .......... .......... .......... .......... 72% 203M 4s Step #1: 1630200K .......... .......... .......... .......... .......... 72% 204M 4s Step #1: 1630250K .......... .......... .......... .......... .......... 72% 190M 4s Step #1: 1630300K .......... .......... .......... .......... .......... 72% 218M 4s Step #1: 1630350K .......... .......... .......... .......... .......... 72% 181M 4s Step #1: 1630400K .......... .......... .......... .......... .......... 72% 212M 4s Step #1: 1630450K .......... .......... .......... .......... .......... 72% 196M 4s Step #1: 1630500K .......... .......... .......... .......... .......... 72% 212M 4s Step #1: 1630550K .......... .......... .......... .......... .......... 72% 184M 4s Step #1: 1630600K .......... .......... .......... .......... .......... 72% 220M 4s Step #1: 1630650K .......... .......... .......... .......... .......... 72% 209M 4s Step #1: 1630700K .......... .......... .......... .......... .......... 72% 177M 4s Step #1: 1630750K .......... .......... .......... .......... .......... 72% 159M 4s Step #1: 1630800K .......... .......... .......... .......... .......... 72% 226M 4s Step #1: 1630850K .......... .......... .......... .......... .......... 72% 194M 4s Step #1: 1630900K .......... .......... .......... .......... .......... 72% 211M 4s Step #1: 1630950K .......... .......... .......... .......... .......... 72% 178M 4s Step #1: 1631000K .......... .......... .......... .......... .......... 72% 196M 4s Step #1: 1631050K .......... .......... .......... .......... .......... 72% 208M 4s Step #1: 1631100K .......... .......... .......... .......... .......... 72% 194M 4s Step #1: 1631150K .......... .......... .......... .......... .......... 72% 179M 4s Step #1: 1631200K .......... .......... .......... .......... .......... 72% 242M 4s Step #1: 1631250K .......... .......... .......... .......... .......... 72% 188M 4s Step #1: 1631300K .......... .......... .......... .......... .......... 72% 206M 4s Step #1: 1631350K .......... .......... .......... .......... .......... 72% 178M 4s Step #1: 1631400K .......... .......... .......... .......... .......... 72% 204M 4s Step #1: 1631450K .......... .......... .......... .......... .......... 72% 203M 4s Step #1: 1631500K .......... .......... .......... .......... .......... 72% 197M 4s Step #1: 1631550K .......... .......... .......... .......... .......... 72% 156M 4s Step #1: 1631600K .......... .......... .......... .......... .......... 72% 197M 4s Step #1: 1631650K .......... .......... .......... .......... .......... 72% 181M 4s Step #1: 1631700K .......... .......... .......... .......... .......... 72% 66.6M 4s Step #1: 1631750K .......... .......... .......... .......... .......... 72% 174M 4s Step #1: 1631800K .......... .......... .......... .......... .......... 72% 221M 4s Step #1: 1631850K .......... .......... .......... .......... .......... 72% 197M 4s Step #1: 1631900K .......... .......... .......... .......... .......... 72% 190M 4s Step #1: 1631950K .......... .......... .......... .......... .......... 72% 187M 4s Step #1: 1632000K .......... .......... .......... .......... .......... 72% 210M 4s Step #1: 1632050K .......... .......... .......... .......... .......... 72% 193M 4s Step #1: 1632100K .......... .......... .......... .......... .......... 72% 215M 4s Step #1: 1632150K .......... .......... .......... .......... .......... 72% 186M 4s Step #1: 1632200K .......... .......... .......... .......... .......... 72% 188M 4s Step #1: 1632250K .......... .......... .......... .......... .......... 72% 208M 4s Step #1: 1632300K .......... .......... .......... .......... .......... 72% 208M 3s Step #1: 1632350K .......... .......... .......... .......... .......... 72% 183M 3s Step #1: 1632400K .......... .......... .......... .......... .......... 72% 182M 3s Step #1: 1632450K .......... .......... .......... .......... .......... 72% 185M 3s Step #1: 1632500K .......... .......... .......... .......... .......... 72% 200M 3s Step #1: 1632550K .......... .......... .......... .......... .......... 72% 184M 3s Step #1: 1632600K .......... .......... .......... .......... .......... 72% 205M 3s Step #1: 1632650K .......... .......... .......... .......... .......... 72% 185M 3s Step #1: 1632700K .......... .......... .......... .......... .......... 72% 176M 3s Step #1: 1632750K .......... .......... .......... .......... .......... 72% 175M 3s Step #1: 1632800K .......... .......... .......... .......... .......... 72% 214M 3s Step #1: 1632850K .......... .......... .......... .......... .......... 72% 219M 3s Step #1: 1632900K .......... .......... .......... .......... .......... 72% 218M 3s Step #1: 1632950K .......... .......... .......... .......... .......... 72% 180M 3s Step #1: 1633000K .......... .......... .......... .......... .......... 72% 216M 3s Step #1: 1633050K .......... .......... .......... .......... .......... 72% 153M 3s Step #1: 1633100K .......... .......... .......... .......... .......... 72% 195M 3s Step #1: 1633150K .......... .......... .......... .......... .......... 72% 167M 3s Step #1: 1633200K .......... .......... .......... .......... .......... 72% 184M 3s Step #1: 1633250K .......... .......... .......... .......... .......... 72% 199M 3s Step #1: 1633300K .......... .......... .......... .......... .......... 72% 201M 3s Step #1: 1633350K .......... .......... .......... .......... .......... 72% 176M 3s Step #1: 1633400K .......... .......... .......... .......... .......... 72% 224M 3s Step #1: 1633450K .......... .......... .......... .......... .......... 72% 191M 3s Step #1: 1633500K .......... .......... .......... .......... .......... 72% 195M 3s Step #1: 1633550K .......... .......... .......... .......... .......... 72% 187M 3s Step #1: 1633600K .......... .......... .......... .......... .......... 72% 246M 3s Step #1: 1633650K .......... .......... .......... .......... .......... 72% 235M 3s Step #1: 1633700K .......... .......... .......... .......... .......... 72% 230M 3s Step #1: 1633750K .......... .......... .......... .......... .......... 72% 218M 3s Step #1: 1633800K .......... .......... .......... .......... .......... 72% 232M 3s Step #1: 1633850K .......... .......... .......... .......... .......... 72% 243M 3s Step #1: 1633900K .......... .......... .......... .......... .......... 72% 209M 3s Step #1: 1633950K .......... .......... .......... .......... .......... 72% 171M 3s Step #1: 1634000K .......... .......... .......... .......... .......... 72% 182M 3s Step #1: 1634050K .......... .......... .......... .......... .......... 72% 109M 3s Step #1: 1634100K .......... .......... .......... .......... .......... 72% 161M 3s Step #1: 1634150K .......... .......... .......... .......... .......... 72% 167M 3s Step #1: 1634200K .......... .......... .......... .......... .......... 72% 177M 3s Step #1: 1634250K .......... .......... .......... .......... .......... 72% 215M 3s Step #1: 1634300K .......... .......... .......... .......... .......... 72% 213M 3s Step #1: 1634350K .......... .......... .......... .......... .......... 72% 158M 3s Step #1: 1634400K .......... .......... .......... .......... .......... 72% 191M 3s Step #1: 1634450K .......... .......... .......... .......... .......... 72% 186M 3s Step #1: 1634500K .......... .......... .......... .......... .......... 72% 226M 3s Step #1: 1634550K .......... .......... .......... .......... .......... 72% 179M 3s Step #1: 1634600K .......... .......... .......... .......... .......... 72% 190M 3s Step #1: 1634650K .......... .......... .......... .......... .......... 72% 200M 3s Step #1: 1634700K .......... .......... .......... .......... .......... 72% 205M 3s Step #1: 1634750K .......... .......... .......... .......... .......... 72% 169M 3s Step #1: 1634800K .......... .......... .......... .......... .......... 72% 209M 3s Step #1: 1634850K .......... .......... .......... .......... .......... 72% 190M 3s Step #1: 1634900K .......... .......... .......... .......... .......... 72% 207M 3s Step #1: 1634950K .......... .......... .......... .......... .......... 72% 183M 3s Step #1: 1635000K .......... .......... .......... .......... .......... 72% 190M 3s Step #1: 1635050K .......... .......... .......... .......... .......... 72% 202M 3s Step #1: 1635100K .......... .......... .......... .......... .......... 72% 182M 3s Step #1: 1635150K .......... .......... .......... .......... .......... 72% 161M 3s Step #1: 1635200K .......... .......... .......... .......... .......... 72% 182M 3s Step #1: 1635250K .......... .......... .......... .......... .......... 72% 193M 3s Step #1: 1635300K .......... .......... .......... .......... .......... 72% 203M 3s Step #1: 1635350K .......... .......... .......... .......... .......... 72% 185M 3s Step #1: 1635400K .......... .......... .......... .......... .......... 72% 187M 3s Step #1: 1635450K .......... .......... .......... .......... .......... 72% 187M 3s Step #1: 1635500K .......... .......... .......... .......... .......... 72% 190M 3s Step #1: 1635550K .......... .......... .......... .......... .......... 72% 167M 3s Step #1: 1635600K .......... .......... .......... .......... .......... 72% 68.6M 3s Step #1: 1635650K .......... .......... .......... .......... .......... 72% 179M 3s Step #1: 1635700K .......... .......... .......... .......... .......... 72% 217M 3s Step #1: 1635750K .......... .......... .......... .......... .......... 72% 175M 3s Step #1: 1635800K .......... .......... .......... .......... .......... 72% 219M 3s Step #1: 1635850K .......... .......... .......... .......... .......... 72% 191M 3s Step #1: 1635900K .......... .......... .......... .......... .......... 72% 200M 3s Step #1: 1635950K .......... .......... .......... .......... .......... 72% 170M 3s Step #1: 1636000K .......... .......... .......... .......... .......... 72% 190M 3s Step #1: 1636050K .......... .......... .......... .......... .......... 72% 192M 3s Step #1: 1636100K .......... .......... .......... .......... .......... 72% 199M 3s Step #1: 1636150K .......... .......... .......... .......... .......... 72% 182M 3s Step #1: 1636200K .......... .......... .......... .......... .......... 72% 205M 3s Step #1: 1636250K .......... .......... .......... .......... .......... 72% 164M 3s Step #1: 1636300K .......... .......... .......... .......... .......... 72% 198M 3s Step #1: 1636350K .......... .......... .......... .......... .......... 72% 173M 3s Step #1: 1636400K .......... .......... .......... .......... .......... 72% 204M 3s Step #1: 1636450K .......... .......... .......... .......... .......... 72% 204M 3s Step #1: 1636500K .......... .......... .......... .......... .......... 72% 171M 3s Step #1: 1636550K .......... .......... .......... .......... .......... 72% 172M 3s Step #1: 1636600K .......... .......... .......... .......... .......... 72% 197M 3s Step #1: 1636650K .......... .......... .......... .......... .......... 72% 198M 3s Step #1: 1636700K .......... .......... .......... .......... .......... 72% 207M 3s Step #1: 1636750K .......... .......... .......... .......... .......... 72% 190M 3s Step #1: 1636800K .......... .......... .......... .......... .......... 72% 201M 3s Step #1: 1636850K .......... .......... .......... .......... .......... 72% 239M 3s Step #1: 1636900K .......... .......... .......... .......... .......... 72% 208M 3s Step #1: 1636950K .......... .......... .......... .......... .......... 72% 176M 3s Step #1: 1637000K .......... .......... .......... .......... .......... 72% 177M 3s Step #1: 1637050K .......... .......... .......... .......... .......... 72% 170M 3s Step #1: 1637100K .......... .......... .......... .......... .......... 72% 184M 3s Step #1: 1637150K .......... .......... .......... .......... .......... 72% 177M 3s Step #1: 1637200K .......... .......... .......... .......... .......... 72% 207M 3s Step #1: 1637250K .......... .......... .......... .......... .......... 72% 197M 3s Step #1: 1637300K .......... .......... .......... .......... .......... 72% 181M 3s Step #1: 1637350K .......... .......... .......... .......... .......... 72% 190M 3s Step #1: 1637400K .......... .......... .......... .......... .......... 72% 198M 3s Step #1: 1637450K .......... .......... .......... .......... .......... 72% 204M 3s Step #1: 1637500K .......... .......... .......... .......... .......... 72% 227M 3s Step #1: 1637550K .......... .......... .......... .......... .......... 72% 166M 3s Step #1: 1637600K .......... .......... .......... .......... .......... 72% 203M 3s Step #1: 1637650K .......... .......... .......... .......... .......... 72% 63.5M 3s Step #1: 1637700K .......... .......... .......... .......... .......... 72% 178M 3s Step #1: 1637750K .......... .......... .......... .......... .......... 72% 173M 3s Step #1: 1637800K .......... .......... .......... .......... .......... 72% 214M 3s Step #1: 1637850K .......... .......... .......... .......... .......... 72% 209M 3s Step #1: 1637900K .......... .......... .......... .......... .......... 72% 200M 3s Step #1: 1637950K .......... .......... .......... .......... .......... 72% 165M 3s Step #1: 1638000K .......... .......... .......... .......... .......... 72% 207M 3s Step #1: 1638050K .......... .......... .......... .......... .......... 72% 201M 3s Step #1: 1638100K .......... .......... .......... .......... .......... 72% 199M 3s Step #1: 1638150K .......... .......... .......... .......... .......... 72% 168M 3s Step #1: 1638200K .......... .......... .......... .......... .......... 72% 204M 3s Step #1: 1638250K .......... .......... .......... .......... .......... 72% 210M 3s Step #1: 1638300K .......... .......... .......... .......... .......... 72% 193M 3s Step #1: 1638350K .......... .......... .......... .......... .......... 72% 174M 3s Step #1: 1638400K .......... .......... .......... .......... .......... 72% 192M 3s Step #1: 1638450K .......... .......... .......... .......... .......... 72% 194M 3s Step #1: 1638500K .......... .......... .......... .......... .......... 72% 199M 3s Step #1: 1638550K .......... .......... .......... .......... .......... 72% 206M 3s Step #1: 1638600K .......... .......... .......... .......... .......... 72% 190M 3s Step #1: 1638650K .......... .......... .......... .......... .......... 72% 206M 3s Step #1: 1638700K .......... .......... .......... .......... .......... 72% 191M 3s Step #1: 1638750K .......... .......... .......... .......... .......... 72% 156M 3s Step #1: 1638800K .......... .......... .......... .......... .......... 72% 192M 3s Step #1: 1638850K .......... .......... .......... .......... .......... 72% 213M 3s Step #1: 1638900K .......... .......... .......... .......... .......... 72% 178M 3s Step #1: 1638950K .......... .......... .......... .......... .......... 72% 170M 3s Step #1: 1639000K .......... .......... .......... .......... .......... 72% 184M 3s Step #1: 1639050K .......... .......... .......... .......... .......... 72% 183M 3s Step #1: 1639100K .......... .......... .......... .......... .......... 72% 173M 3s Step #1: 1639150K .......... .......... .......... .......... .......... 72% 159M 3s Step #1: 1639200K .......... .......... .......... .......... .......... 72% 191M 3s Step #1: 1639250K .......... .......... .......... .......... .......... 72% 203M 3s Step #1: 1639300K .......... .......... .......... .......... .......... 72% 190M 3s Step #1: 1639350K .......... .......... .......... .......... .......... 72% 183M 3s Step #1: 1639400K .......... .......... .......... .......... .......... 72% 224M 3s Step #1: 1639450K .......... .......... .......... .......... .......... 72% 195M 3s Step #1: 1639500K .......... .......... .......... .......... .......... 72% 203M 3s Step #1: 1639550K .......... .......... .......... .......... .......... 72% 155M 3s Step #1: 1639600K .......... .......... .......... .......... .......... 72% 187M 3s Step #1: 1639650K .......... .......... .......... .......... .......... 72% 205M 3s Step #1: 1639700K .......... .......... .......... .......... .......... 72% 68.6M 3s Step #1: 1639750K .......... .......... .......... .......... .......... 72% 176M 3s Step #1: 1639800K .......... .......... .......... .......... .......... 72% 224M 3s Step #1: 1639850K .......... .......... .......... .......... .......... 72% 191M 3s Step #1: 1639900K .......... .......... .......... .......... .......... 72% 206M 3s Step #1: 1639950K .......... .......... .......... .......... .......... 72% 155M 3s Step #1: 1640000K .......... .......... .......... .......... .......... 72% 196M 3s Step #1: 1640050K .......... .......... .......... .......... .......... 72% 197M 3s Step #1: 1640100K .......... .......... .......... .......... .......... 72% 195M 3s Step #1: 1640150K .......... .......... .......... .......... .......... 72% 185M 3s Step #1: 1640200K .......... .......... .......... .......... .......... 72% 219M 3s Step #1: 1640250K .......... .......... .......... .......... .......... 72% 220M 3s Step #1: 1640300K .......... .......... .......... .......... .......... 72% 190M 3s Step #1: 1640350K .......... .......... .......... .......... .......... 72% 163M 3s Step #1: 1640400K .......... .......... .......... .......... .......... 72% 207M 3s Step #1: 1640450K .......... .......... .......... .......... .......... 72% 209M 3s Step #1: 1640500K .......... .......... .......... .......... .......... 72% 205M 3s Step #1: 1640550K .......... .......... .......... .......... .......... 72% 181M 3s Step #1: 1640600K .......... .......... .......... .......... .......... 72% 197M 3s Step #1: 1640650K .......... .......... .......... .......... .......... 72% 185M 3s Step #1: 1640700K .......... .......... .......... .......... .......... 72% 212M 3s Step #1: 1640750K .......... .......... .......... .......... .......... 72% 158M 3s Step #1: 1640800K .......... .......... .......... .......... .......... 72% 196M 3s Step #1: 1640850K .......... .......... .......... .......... .......... 72% 180M 3s Step #1: 1640900K .......... .......... .......... .......... .......... 72% 203M 3s Step #1: 1640950K .......... .......... .......... .......... .......... 72% 186M 3s Step #1: 1641000K .......... .......... .......... .......... .......... 72% 218M 3s Step #1: 1641050K .......... .......... .......... .......... .......... 72% 226M 3s Step #1: 1641100K .......... .......... .......... .......... .......... 72% 189M 3s Step #1: 1641150K .......... .......... .......... .......... .......... 72% 159M 3s Step #1: 1641200K .......... .......... .......... .......... .......... 72% 199M 3s Step #1: 1641250K .......... .......... .......... .......... .......... 72% 205M 3s Step #1: 1641300K .......... .......... .......... .......... .......... 72% 204M 3s Step #1: 1641350K .......... .......... .......... .......... .......... 72% 165M 3s Step #1: 1641400K .......... .......... .......... .......... .......... 72% 191M 3s Step #1: 1641450K .......... .......... .......... .......... .......... 72% 218M 3s Step #1: 1641500K .......... .......... .......... .......... .......... 72% 189M 3s Step #1: 1641550K .......... .......... .......... .......... .......... 72% 173M 3s Step #1: 1641600K .......... .......... .......... .......... .......... 72% 200M 3s Step #1: 1641650K .......... .......... .......... .......... .......... 72% 194M 3s Step #1: 1641700K .......... .......... .......... .......... .......... 72% 196M 3s Step #1: 1641750K .......... .......... .......... .......... .......... 72% 167M 3s Step #1: 1641800K .......... .......... .......... .......... .......... 72% 226M 3s Step #1: 1641850K .......... .......... .......... .......... .......... 72% 183M 3s Step #1: 1641900K .......... .......... .......... .......... .......... 72% 181M 3s Step #1: 1641950K .......... .......... .......... .......... .......... 72% 168M 3s Step #1: 1642000K .......... .......... .......... .......... .......... 72% 217M 3s Step #1: 1642050K .......... .......... .......... .......... .......... 72% 221M 3s Step #1: 1642100K .......... .......... .......... .......... .......... 72% 207M 3s Step #1: 1642150K .......... .......... .......... .......... .......... 72% 182M 3s Step #1: 1642200K .......... .......... .......... .......... .......... 72% 222M 3s Step #1: 1642250K .......... .......... .......... .......... .......... 72% 220M 3s Step #1: 1642300K .......... .......... .......... .......... .......... 72% 208M 3s Step #1: 1642350K .......... .......... .......... .......... .......... 72% 184M 3s Step #1: 1642400K .......... .......... .......... .......... .......... 72% 180M 3s Step #1: 1642450K .......... .......... .......... .......... .......... 72% 226M 3s Step #1: 1642500K .......... .......... .......... .......... .......... 72% 68.8M 3s Step #1: 1642550K .......... .......... .......... .......... .......... 72% 180M 3s Step #1: 1642600K .......... .......... .......... .......... .......... 72% 217M 3s Step #1: 1642650K .......... .......... .......... .......... .......... 72% 202M 3s Step #1: 1642700K .......... .......... .......... .......... .......... 72% 236M 3s Step #1: 1642750K .......... .......... .......... .......... .......... 72% 174M 3s Step #1: 1642800K .......... .......... .......... .......... .......... 72% 206M 3s Step #1: 1642850K .......... .......... .......... .......... .......... 72% 191M 3s Step #1: 1642900K .......... .......... .......... .......... .......... 72% 183M 3s Step #1: 1642950K .......... .......... .......... .......... .......... 72% 205M 3s Step #1: 1643000K .......... .......... .......... .......... .......... 72% 212M 3s Step #1: 1643050K .......... .......... .......... .......... .......... 72% 197M 3s Step #1: 1643100K .......... .......... .......... .......... .......... 72% 202M 3s Step #1: 1643150K .......... .......... .......... .......... .......... 72% 186M 3s Step #1: 1643200K .......... .......... .......... .......... .......... 72% 195M 3s Step #1: 1643250K .......... .......... .......... .......... .......... 72% 213M 3s Step #1: 1643300K .......... .......... .......... .......... .......... 72% 216M 3s Step #1: 1643350K .......... .......... .......... .......... .......... 72% 184M 3s Step #1: 1643400K .......... .......... .......... .......... .......... 72% 206M 3s Step #1: 1643450K .......... .......... .......... .......... .......... 72% 195M 3s Step #1: 1643500K .......... .......... .......... .......... .......... 72% 192M 3s Step #1: 1643550K .......... .......... .......... .......... .......... 72% 167M 3s Step #1: 1643600K .......... .......... .......... .......... .......... 72% 200M 3s Step #1: 1643650K .......... .......... .......... .......... .......... 72% 190M 3s Step #1: 1643700K .......... .......... .......... .......... .......... 72% 168M 3s Step #1: 1643750K .......... .......... .......... .......... .......... 72% 169M 3s Step #1: 1643800K .......... .......... .......... .......... .......... 72% 202M 3s Step #1: 1643850K .......... .......... .......... .......... .......... 72% 219M 3s Step #1: 1643900K .......... .......... .......... .......... .......... 72% 182M 3s Step #1: 1643950K .......... .......... .......... .......... .......... 72% 171M 3s Step #1: 1644000K .......... .......... .......... .......... .......... 72% 200M 3s Step #1: 1644050K .......... .......... .......... .......... .......... 72% 180M 3s Step #1: 1644100K .......... .......... .......... .......... .......... 72% 212M 3s Step #1: 1644150K .......... .......... .......... .......... .......... 72% 182M 3s Step #1: 1644200K .......... .......... .......... .......... .......... 72% 194M 3s Step #1: 1644250K .......... .......... .......... .......... .......... 72% 220M 3s Step #1: 1644300K .......... .......... .......... .......... .......... 72% 174M 3s Step #1: 1644350K .......... .......... .......... .......... .......... 72% 168M 3s Step #1: 1644400K .......... .......... .......... .......... .......... 72% 209M 3s Step #1: 1644450K .......... .......... .......... .......... .......... 72% 146M 3s Step #1: 1644500K .......... .......... .......... .......... .......... 72% 201M 3s Step #1: 1644550K .......... .......... .......... .......... .......... 72% 172M 3s Step #1: 1644600K .......... .......... .......... .......... .......... 73% 194M 3s Step #1: 1644650K .......... .......... .......... .......... .......... 73% 182M 3s Step #1: 1644700K .......... .......... .......... .......... .......... 73% 198M 3s Step #1: 1644750K .......... .......... .......... .......... .......... 73% 159M 3s Step #1: 1644800K .......... .......... .......... .......... .......... 73% 191M 3s Step #1: 1644850K .......... .......... .......... .......... .......... 73% 223M 3s Step #1: 1644900K .......... .......... .......... .......... .......... 73% 208M 3s Step #1: 1644950K .......... .......... .......... .......... .......... 73% 205M 3s Step #1: 1645000K .......... .......... .......... .......... .......... 73% 182M 3s Step #1: 1645050K .......... .......... .......... .......... .......... 73% 199M 3s Step #1: 1645100K .......... .......... .......... .......... .......... 73% 223M 3s Step #1: 1645150K .......... .......... .......... .......... .......... 73% 183M 3s Step #1: 1645200K .......... .......... .......... .......... .......... 73% 186M 3s Step #1: 1645250K .......... .......... .......... .......... .......... 73% 231M 3s Step #1: 1645300K .......... .......... .......... .......... .......... 73% 183M 3s Step #1: 1645350K .......... .......... .......... .......... .......... 73% 188M 3s Step #1: 1645400K .......... .......... .......... .......... .......... 73% 195M 3s Step #1: 1645450K .......... .......... .......... .......... .......... 73% 205M 3s Step #1: 1645500K .......... .......... .......... .......... .......... 73% 206M 3s Step #1: 1645550K .......... .......... .......... .......... .......... 73% 183M 3s Step #1: 1645600K .......... .......... .......... .......... .......... 73% 227M 3s Step #1: 1645650K .......... .......... .......... .......... .......... 73% 211M 3s Step #1: 1645700K .......... .......... .......... .......... .......... 73% 194M 3s Step #1: 1645750K .......... .......... .......... .......... .......... 73% 164M 3s Step #1: 1645800K .......... .......... .......... .......... .......... 73% 179M 3s Step #1: 1645850K .......... .......... .......... .......... .......... 73% 197M 3s Step #1: 1645900K .......... .......... .......... .......... .......... 73% 191M 3s Step #1: 1645950K .......... .......... .......... .......... .......... 73% 174M 3s Step #1: 1646000K .......... .......... .......... .......... .......... 73% 176M 3s Step #1: 1646050K .......... .......... .......... .......... .......... 73% 187M 3s Step #1: 1646100K .......... .......... .......... .......... .......... 73% 198M 3s Step #1: 1646150K .......... .......... .......... .......... .......... 73% 183M 3s Step #1: 1646200K .......... .......... .......... .......... .......... 73% 205M 3s Step #1: 1646250K .......... .......... .......... .......... .......... 73% 177M 3s Step #1: 1646300K .......... .......... .......... .......... .......... 73% 205M 3s Step #1: 1646350K .......... .......... .......... .......... .......... 73% 172M 3s Step #1: 1646400K .......... .......... .......... .......... .......... 73% 218M 3s Step #1: 1646450K .......... .......... .......... .......... .......... 73% 220M 3s Step #1: 1646500K .......... .......... .......... .......... .......... 73% 65.9M 3s Step #1: 1646550K .......... .......... .......... .......... .......... 73% 172M 3s Step #1: 1646600K .......... .......... .......... .......... .......... 73% 214M 3s Step #1: 1646650K .......... .......... .......... .......... .......... 73% 201M 3s Step #1: 1646700K .......... .......... .......... .......... .......... 73% 188M 3s Step #1: 1646750K .......... .......... .......... .......... .......... 73% 159M 3s Step #1: 1646800K .......... .......... .......... .......... .......... 73% 204M 3s Step #1: 1646850K .......... .......... .......... .......... .......... 73% 218M 3s Step #1: 1646900K .......... .......... .......... .......... .......... 73% 191M 3s Step #1: 1646950K .......... .......... .......... .......... .......... 73% 171M 3s Step #1: 1647000K .......... .......... .......... .......... .......... 73% 200M 3s Step #1: 1647050K .......... .......... .......... .......... .......... 73% 202M 3s Step #1: 1647100K .......... .......... .......... .......... .......... 73% 199M 3s Step #1: 1647150K .......... .......... .......... .......... .......... 73% 174M 3s Step #1: 1647200K .......... .......... .......... .......... .......... 73% 207M 3s Step #1: 1647250K .......... .......... .......... .......... .......... 73% 195M 3s Step #1: 1647300K .......... .......... .......... .......... .......... 73% 207M 3s Step #1: 1647350K .......... .......... .......... .......... .......... 73% 190M 3s Step #1: 1647400K .......... .......... .......... .......... .......... 73% 220M 3s Step #1: 1647450K .......... .......... .......... .......... .......... 73% 218M 3s Step #1: 1647500K .......... .......... .......... .......... .......... 73% 204M 3s Step #1: 1647550K .......... .......... .......... .......... .......... 73% 157M 3s Step #1: 1647600K .......... .......... .......... .......... .......... 73% 186M 3s Step #1: 1647650K .......... .......... .......... .......... .......... 73% 181M 3s Step #1: 1647700K .......... .......... .......... .......... .......... 73% 173M 3s Step #1: 1647750K .......... .......... .......... .......... .......... 73% 176M 3s Step #1: 1647800K .......... .......... .......... .......... .......... 73% 194M 3s Step #1: 1647850K .......... .......... .......... .......... .......... 73% 219M 3s Step #1: 1647900K .......... .......... .......... .......... .......... 73% 204M 3s Step #1: 1647950K .......... .......... .......... .......... .......... 73% 170M 3s Step #1: 1648000K .......... .......... .......... .......... .......... 73% 199M 3s Step #1: 1648050K .......... .......... .......... .......... .......... 73% 186M 3s Step #1: 1648100K .......... .......... .......... .......... .......... 73% 206M 3s Step #1: 1648150K .......... .......... .......... .......... .......... 73% 176M 3s Step #1: 1648200K .......... .......... .......... .......... .......... 73% 184M 3s Step #1: 1648250K .......... .......... .......... .......... .......... 73% 193M 3s Step #1: 1648300K .......... .......... .......... .......... .......... 73% 68.3M 3s Step #1: 1648350K .......... .......... .......... .......... .......... 73% 162M 3s Step #1: 1648400K .......... .......... .......... .......... .......... 73% 198M 3s Step #1: 1648450K .......... .......... .......... .......... .......... 73% 184M 3s Step #1: 1648500K .......... .......... .......... .......... .......... 73% 195M 3s Step #1: 1648550K .......... .......... .......... .......... .......... 73% 161M 3s Step #1: 1648600K .......... .......... .......... .......... .......... 73% 187M 3s Step #1: 1648650K .......... .......... .......... .......... .......... 73% 201M 3s Step #1: 1648700K .......... .......... .......... .......... .......... 73% 199M 3s Step #1: 1648750K .......... .......... .......... .......... .......... 73% 159M 3s Step #1: 1648800K .......... .......... .......... .......... .......... 73% 173M 3s Step #1: 1648850K .......... .......... .......... .......... .......... 73% 204M 3s Step #1: 1648900K .......... .......... .......... .......... .......... 73% 196M 3s Step #1: 1648950K .......... .......... .......... .......... .......... 73% 179M 3s Step #1: 1649000K .......... .......... .......... .......... .......... 73% 209M 3s Step #1: 1649050K .......... .......... .......... .......... .......... 73% 171M 3s Step #1: 1649100K .......... .......... .......... .......... .......... 73% 152M 3s Step #1: 1649150K .......... .......... .......... .......... .......... 73% 180M 3s Step #1: 1649200K .......... .......... .......... .......... .......... 73% 177M 3s Step #1: 1649250K .......... .......... .......... .......... .......... 73% 150M 3s Step #1: 1649300K .......... .......... .......... .......... .......... 73% 137M 3s Step #1: 1649350K .......... .......... .......... .......... .......... 73% 152M 3s Step #1: 1649400K .......... .......... .......... .......... .......... 73% 157M 3s Step #1: 1649450K .......... .......... .......... .......... .......... 73% 147M 3s Step #1: 1649500K .......... .......... .......... .......... .......... 73% 147M 3s Step #1: 1649550K .......... .......... .......... .......... .......... 73% 144M 3s Step #1: 1649600K .......... .......... .......... .......... .......... 73% 148M 3s Step #1: 1649650K .......... .......... .......... .......... .......... 73% 143M 3s Step #1: 1649700K .......... .......... .......... .......... .......... 73% 186M 3s Step #1: 1649750K .......... .......... .......... .......... .......... 73% 144M 3s Step #1: 1649800K .......... .......... .......... .......... .......... 73% 147M 3s Step #1: 1649850K .......... .......... .......... .......... .......... 73% 133M 3s Step #1: 1649900K .......... .......... .......... .......... .......... 73% 204M 3s Step #1: 1649950K .......... .......... .......... .......... .......... 73% 188M 3s Step #1: 1650000K .......... .......... .......... .......... .......... 73% 230M 3s Step #1: 1650050K .......... .......... .......... .......... .......... 73% 187M 3s Step #1: 1650100K .......... .......... .......... .......... .......... 73% 170M 3s Step #1: 1650150K .......... .......... .......... .......... .......... 73% 170M 3s Step #1: 1650200K .......... .......... .......... .......... .......... 73% 202M 3s Step #1: 1650250K .......... .......... .......... .......... .......... 73% 178M 3s Step #1: 1650300K .......... .......... .......... .......... .......... 73% 146M 3s Step #1: 1650350K .......... .......... .......... .......... .......... 73% 116M 3s Step #1: 1650400K .......... .......... .......... .......... .......... 73% 140M 3s Step #1: 1650450K .......... .......... .......... .......... .......... 73% 184M 3s Step #1: 1650500K .......... .......... .......... .......... .......... 73% 183M 3s Step #1: 1650550K .......... .......... .......... .......... .......... 73% 185M 3s Step #1: 1650600K .......... .......... .......... .......... .......... 73% 86.6M 3s Step #1: 1650650K .......... .......... .......... .......... .......... 73% 218M 3s Step #1: 1650700K .......... .......... .......... .......... .......... 73% 170M 3s Step #1: 1650750K .......... .......... .......... .......... .......... 73% 155M 3s Step #1: 1650800K .......... .......... .......... .......... .......... 73% 205M 3s Step #1: 1650850K .......... .......... .......... .......... .......... 73% 61.5M 3s Step #1: 1650900K .......... .......... .......... .......... .......... 73% 219M 3s Step #1: 1650950K .......... .......... .......... .......... .......... 73% 179M 3s Step #1: 1651000K .......... .......... .......... .......... .......... 73% 164M 3s Step #1: 1651050K .......... .......... .......... .......... .......... 73% 188M 3s Step #1: 1651100K .......... .......... .......... .......... .......... 73% 176M 3s Step #1: 1651150K .......... .......... .......... .......... .......... 73% 192M 3s Step #1: 1651200K .......... .......... .......... .......... .......... 73% 164M 3s Step #1: 1651250K .......... .......... .......... .......... .......... 73% 215M 3s Step #1: 1651300K .......... .......... .......... .......... .......... 73% 207M 3s Step #1: 1651350K .......... .......... .......... .......... .......... 73% 167M 3s Step #1: 1651400K .......... .......... .......... .......... .......... 73% 170M 3s Step #1: 1651450K .......... .......... .......... .......... .......... 73% 183M 3s Step #1: 1651500K .......... .......... .......... .......... .......... 73% 223M 3s Step #1: 1651550K .......... .......... .......... .......... .......... 73% 171M 3s Step #1: 1651600K .......... .......... .......... .......... .......... 73% 127M 3s Step #1: 1651650K .......... .......... .......... .......... .......... 73% 138M 3s Step #1: 1651700K .......... .......... .......... .......... .......... 73% 185M 3s Step #1: 1651750K .......... .......... .......... .......... .......... 73% 172M 3s Step #1: 1651800K .......... .......... .......... .......... .......... 73% 217M 3s Step #1: 1651850K .......... .......... .......... .......... .......... 73% 207M 3s Step #1: 1651900K .......... .......... .......... .......... .......... 73% 195M 3s Step #1: 1651950K .......... .......... .......... .......... .......... 73% 59.8M 3s Step #1: 1652000K .......... .......... .......... .......... .......... 73% 201M 3s Step #1: 1652050K .......... .......... .......... .......... .......... 73% 217M 3s Step #1: 1652100K .......... .......... .......... .......... .......... 73% 218M 3s Step #1: 1652150K .......... .......... .......... .......... .......... 73% 170M 3s Step #1: 1652200K .......... .......... .......... .......... .......... 73% 157M 3s Step #1: 1652250K .......... .......... .......... .......... .......... 73% 203M 3s Step #1: 1652300K .......... .......... .......... .......... .......... 73% 210M 3s Step #1: 1652350K .......... .......... .......... .......... .......... 73% 179M 3s Step #1: 1652400K .......... .......... .......... .......... .......... 73% 192M 3s Step #1: 1652450K .......... .......... .......... .......... .......... 73% 194M 3s Step #1: 1652500K .......... .......... .......... .......... .......... 73% 211M 3s Step #1: 1652550K .......... .......... .......... .......... .......... 73% 192M 3s Step #1: 1652600K .......... .......... .......... .......... .......... 73% 202M 3s Step #1: 1652650K .......... .......... .......... .......... .......... 73% 213M 3s Step #1: 1652700K .......... .......... .......... .......... .......... 73% 215M 3s Step #1: 1652750K .......... .......... .......... .......... .......... 73% 171M 3s Step #1: 1652800K .......... .......... .......... .......... .......... 73% 201M 3s Step #1: 1652850K .......... .......... .......... .......... .......... 73% 187M 3s Step #1: 1652900K .......... .......... .......... .......... .......... 73% 181M 3s Step #1: 1652950K .......... .......... .......... .......... .......... 73% 178M 3s Step #1: 1653000K .......... .......... .......... .......... .......... 73% 199M 3s Step #1: 1653050K .......... .......... .......... .......... .......... 73% 205M 3s Step #1: 1653100K .......... .......... .......... .......... .......... 73% 208M 3s Step #1: 1653150K .......... .......... .......... .......... .......... 73% 160M 3s Step #1: 1653200K .......... .......... .......... .......... .......... 73% 190M 3s Step #1: 1653250K .......... .......... .......... .......... .......... 73% 170M 3s Step #1: 1653300K .......... .......... .......... .......... .......... 73% 204M 3s Step #1: 1653350K .......... .......... .......... .......... .......... 73% 154M 3s Step #1: 1653400K .......... .......... .......... .......... .......... 73% 170M 3s Step #1: 1653450K .......... .......... .......... .......... .......... 73% 200M 3s Step #1: 1653500K .......... .......... .......... .......... .......... 73% 186M 3s Step #1: 1653550K .......... .......... .......... .......... .......... 73% 119M 3s Step #1: 1653600K .......... .......... .......... .......... .......... 73% 201M 3s Step #1: 1653650K .......... .......... .......... .......... .......... 73% 180M 3s Step #1: 1653700K .......... .......... .......... .......... .......... 73% 162M 3s Step #1: 1653750K .......... .......... .......... .......... .......... 73% 168M 3s Step #1: 1653800K .......... .......... .......... .......... .......... 73% 184M 3s Step #1: 1653850K .......... .......... .......... .......... .......... 73% 195M 3s Step #1: 1653900K .......... .......... .......... .......... .......... 73% 200M 3s Step #1: 1653950K .......... .......... .......... .......... .......... 73% 136M 3s Step #1: 1654000K .......... .......... .......... .......... .......... 73% 63.2M 3s Step #1: 1654050K .......... .......... .......... .......... .......... 73% 205M 3s Step #1: 1654100K .......... .......... .......... .......... .......... 73% 220M 3s Step #1: 1654150K .......... .......... .......... .......... .......... 73% 188M 3s Step #1: 1654200K .......... .......... .......... .......... .......... 73% 197M 3s Step #1: 1654250K .......... .......... .......... .......... .......... 73% 203M 3s Step #1: 1654300K .......... .......... .......... .......... .......... 73% 210M 3s Step #1: 1654350K .......... .......... .......... .......... .......... 73% 176M 3s Step #1: 1654400K .......... .......... .......... .......... .......... 73% 194M 3s Step #1: 1654450K .......... .......... .......... .......... .......... 73% 196M 3s Step #1: 1654500K .......... .......... .......... .......... .......... 73% 214M 3s Step #1: 1654550K .......... .......... .......... .......... .......... 73% 179M 3s Step #1: 1654600K .......... .......... .......... .......... .......... 73% 188M 3s Step #1: 1654650K .......... .......... .......... .......... .......... 73% 219M 3s Step #1: 1654700K .......... .......... .......... .......... .......... 73% 215M 3s Step #1: 1654750K .......... .......... .......... .......... .......... 73% 165M 3s Step #1: 1654800K .......... .......... .......... .......... .......... 73% 198M 3s Step #1: 1654850K .......... .......... .......... .......... .......... 73% 211M 3s Step #1: 1654900K .......... .......... .......... .......... .......... 73% 208M 3s Step #1: 1654950K .......... .......... .......... .......... .......... 73% 170M 3s Step #1: 1655000K .......... .......... .......... .......... .......... 73% 178M 3s Step #1: 1655050K .......... .......... .......... .......... .......... 73% 190M 3s Step #1: 1655100K .......... .......... .......... .......... .......... 73% 172M 3s Step #1: 1655150K .......... .......... .......... .......... .......... 73% 158M 3s Step #1: 1655200K .......... .......... .......... .......... .......... 73% 185M 3s Step #1: 1655250K .......... .......... .......... .......... .......... 73% 201M 3s Step #1: 1655300K .......... .......... .......... .......... .......... 73% 196M 3s Step #1: 1655350K .......... .......... .......... .......... .......... 73% 173M 3s Step #1: 1655400K .......... .......... .......... .......... .......... 73% 187M 3s Step #1: 1655450K .......... .......... .......... .......... .......... 73% 202M 3s Step #1: 1655500K .......... .......... .......... .......... .......... 73% 209M 3s Step #1: 1655550K .......... .......... .......... .......... .......... 73% 153M 3s Step #1: 1655600K .......... .......... .......... .......... .......... 73% 204M 3s Step #1: 1655650K .......... .......... .......... .......... .......... 73% 189M 3s Step #1: 1655700K .......... .......... .......... .......... .......... 73% 172M 3s Step #1: 1655750K .......... .......... .......... .......... .......... 73% 190M 3s Step #1: 1655800K .......... .......... .......... .......... .......... 73% 199M 3s Step #1: 1655850K .......... .......... .......... .......... .......... 73% 202M 3s Step #1: 1655900K .......... .......... .......... .......... .......... 73% 198M 3s Step #1: 1655950K .......... .......... .......... .......... .......... 73% 151M 3s Step #1: 1656000K .......... .......... .......... .......... .......... 73% 174M 3s Step #1: 1656050K .......... .......... .......... .......... .......... 73% 63.6M 3s Step #1: 1656100K .......... .......... .......... .......... .......... 73% 188M 3s Step #1: 1656150K .......... .......... .......... .......... .......... 73% 169M 3s Step #1: 1656200K .......... .......... .......... .......... .......... 73% 204M 3s Step #1: 1656250K .......... .......... .......... .......... .......... 73% 197M 3s Step #1: 1656300K .......... .......... .......... .......... .......... 73% 206M 3s Step #1: 1656350K .......... .......... .......... .......... .......... 73% 180M 3s Step #1: 1656400K .......... .......... .......... .......... .......... 73% 207M 3s Step #1: 1656450K .......... .......... .......... .......... .......... 73% 217M 3s Step #1: 1656500K .......... .......... .......... .......... .......... 73% 195M 3s Step #1: 1656550K .......... .......... .......... .......... .......... 73% 176M 3s Step #1: 1656600K .......... .......... .......... .......... .......... 73% 184M 3s Step #1: 1656650K .......... .......... .......... .......... .......... 73% 174M 3s Step #1: 1656700K .......... .......... .......... .......... .......... 73% 214M 3s Step #1: 1656750K .......... .......... .......... .......... .......... 73% 165M 3s Step #1: 1656800K .......... .......... .......... .......... .......... 73% 191M 3s Step #1: 1656850K .......... .......... .......... .......... .......... 73% 182M 3s Step #1: 1656900K .......... .......... .......... .......... .......... 73% 203M 3s Step #1: 1656950K .......... .......... .......... .......... .......... 73% 181M 3s Step #1: 1657000K .......... .......... .......... .......... .......... 73% 177M 3s Step #1: 1657050K .......... .......... .......... .......... .......... 73% 202M 3s Step #1: 1657100K .......... .......... .......... .......... .......... 73% 202M 3s Step #1: 1657150K .......... .......... .......... .......... .......... 73% 174M 3s Step #1: 1657200K .......... .......... .......... .......... .......... 73% 202M 3s Step #1: 1657250K .......... .......... .......... .......... .......... 73% 200M 3s Step #1: 1657300K .......... .......... .......... .......... .......... 73% 207M 3s Step #1: 1657350K .......... .......... .......... .......... .......... 73% 188M 3s Step #1: 1657400K .......... .......... .......... .......... .......... 73% 200M 3s Step #1: 1657450K .......... .......... .......... .......... .......... 73% 195M 3s Step #1: 1657500K .......... .......... .......... .......... .......... 73% 189M 3s Step #1: 1657550K .......... .......... .......... .......... .......... 73% 151M 3s Step #1: 1657600K .......... .......... .......... .......... .......... 73% 195M 3s Step #1: 1657650K .......... .......... .......... .......... .......... 73% 206M 3s Step #1: 1657700K .......... .......... .......... .......... .......... 73% 214M 3s Step #1: 1657750K .......... .......... .......... .......... .......... 73% 195M 3s Step #1: 1657800K .......... .......... .......... .......... .......... 73% 174M 3s Step #1: 1657850K .......... .......... .......... .......... .......... 73% 198M 3s Step #1: 1657900K .......... .......... .......... .......... .......... 73% 211M 3s Step #1: 1657950K .......... .......... .......... .......... .......... 73% 183M 3s Step #1: 1658000K .......... .......... .......... .......... .......... 73% 180M 3s Step #1: 1658050K .......... .......... .......... .......... .......... 73% 206M 3s Step #1: 1658100K .......... .......... .......... .......... .......... 73% 65.8M 3s Step #1: 1658150K .......... .......... .......... .......... .......... 73% 180M 3s Step #1: 1658200K .......... .......... .......... .......... .......... 73% 217M 3s Step #1: 1658250K .......... .......... .......... .......... .......... 73% 206M 3s Step #1: 1658300K .......... .......... .......... .......... .......... 73% 204M 3s Step #1: 1658350K .......... .......... .......... .......... .......... 73% 182M 3s Step #1: 1658400K .......... .......... .......... .......... .......... 73% 215M 3s Step #1: 1658450K .......... .......... .......... .......... .......... 73% 218M 3s Step #1: 1658500K .......... .......... .......... .......... .......... 73% 199M 3s Step #1: 1658550K .......... .......... .......... .......... .......... 73% 158M 3s Step #1: 1658600K .......... .......... .......... .......... .......... 73% 205M 3s Step #1: 1658650K .......... .......... .......... .......... .......... 73% 219M 3s Step #1: 1658700K .......... .......... .......... .......... .......... 73% 210M 3s Step #1: 1658750K .......... .......... .......... .......... .......... 73% 164M 3s Step #1: 1658800K .......... .......... .......... .......... .......... 73% 202M 3s Step #1: 1658850K .......... .......... .......... .......... .......... 73% 212M 3s Step #1: 1658900K .......... .......... .......... .......... .......... 73% 197M 3s Step #1: 1658950K .......... .......... .......... .......... .......... 73% 183M 3s Step #1: 1659000K .......... .......... .......... .......... .......... 73% 219M 3s Step #1: 1659050K .......... .......... .......... .......... .......... 73% 205M 3s Step #1: 1659100K .......... .......... .......... .......... .......... 73% 197M 3s Step #1: 1659150K .......... .......... .......... .......... .......... 73% 175M 3s Step #1: 1659200K .......... .......... .......... .......... .......... 73% 212M 3s Step #1: 1659250K .......... .......... .......... .......... .......... 73% 210M 3s Step #1: 1659300K .......... .......... .......... .......... .......... 73% 198M 3s Step #1: 1659350K .......... .......... .......... .......... .......... 73% 173M 3s Step #1: 1659400K .......... .......... .......... .......... .......... 73% 189M 3s Step #1: 1659450K .......... .......... .......... .......... .......... 73% 203M 3s Step #1: 1659500K .......... .......... .......... .......... .......... 73% 200M 3s Step #1: 1659550K .......... .......... .......... .......... .......... 73% 172M 3s Step #1: 1659600K .......... .......... .......... .......... .......... 73% 204M 3s Step #1: 1659650K .......... .......... .......... .......... .......... 73% 195M 3s Step #1: 1659700K .......... .......... .......... .......... .......... 73% 216M 3s Step #1: 1659750K .......... .......... .......... .......... .......... 73% 167M 3s Step #1: 1659800K .......... .......... .......... .......... .......... 73% 175M 3s Step #1: 1659850K .......... .......... .......... .......... .......... 73% 207M 3s Step #1: 1659900K .......... .......... .......... .......... .......... 73% 191M 3s Step #1: 1659950K .......... .......... .......... .......... .......... 73% 182M 3s Step #1: 1660000K .......... .......... .......... .......... .......... 73% 207M 3s Step #1: 1660050K .......... .......... .......... .......... .......... 73% 177M 3s Step #1: 1660100K .......... .......... .......... .......... .......... 73% 208M 3s Step #1: 1660150K .......... .......... .......... .......... .......... 73% 65.8M 3s Step #1: 1660200K .......... .......... .......... .......... .......... 73% 197M 3s Step #1: 1660250K .......... .......... .......... .......... .......... 73% 218M 3s Step #1: 1660300K .......... .......... .......... .......... .......... 73% 209M 3s Step #1: 1660350K .......... .......... .......... .......... .......... 73% 179M 3s Step #1: 1660400K .......... .......... .......... .......... .......... 73% 210M 3s Step #1: 1660450K .......... .......... .......... .......... .......... 73% 195M 3s Step #1: 1660500K .......... .......... .......... .......... .......... 73% 189M 3s Step #1: 1660550K .......... .......... .......... .......... .......... 73% 185M 3s Step #1: 1660600K .......... .......... .......... .......... .......... 73% 181M 3s Step #1: 1660650K .......... .......... .......... .......... .......... 73% 176M 3s Step #1: 1660700K .......... .......... .......... .......... .......... 73% 189M 3s Step #1: 1660750K .......... .......... .......... .......... .......... 73% 142M 3s Step #1: 1660800K .......... .......... .......... .......... .......... 73% 181M 3s Step #1: 1660850K .......... .......... .......... .......... .......... 73% 184M 3s Step #1: 1660900K .......... .......... .......... .......... .......... 73% 212M 3s Step #1: 1660950K .......... .......... .......... .......... .......... 73% 191M 3s Step #1: 1661000K .......... .......... .......... .......... .......... 73% 221M 3s Step #1: 1661050K .......... .......... .......... .......... .......... 73% 205M 3s Step #1: 1661100K .......... .......... .......... .......... .......... 73% 204M 3s Step #1: 1661150K .......... .......... .......... .......... .......... 73% 178M 3s Step #1: 1661200K .......... .......... .......... .......... .......... 73% 208M 3s Step #1: 1661250K .......... .......... .......... .......... .......... 73% 214M 3s Step #1: 1661300K .......... .......... .......... .......... .......... 73% 174M 3s Step #1: 1661350K .......... .......... .......... .......... .......... 73% 108M 3s Step #1: 1661400K .......... .......... .......... .......... .......... 73% 207M 3s Step #1: 1661450K .......... .......... .......... .......... .......... 73% 242M 3s Step #1: 1661500K .......... .......... .......... .......... .......... 73% 247M 3s Step #1: 1661550K .......... .......... .......... .......... .......... 73% 199M 3s Step #1: 1661600K .......... .......... .......... .......... .......... 73% 233M 3s Step #1: 1661650K .......... .......... .......... .......... .......... 73% 222M 3s Step #1: 1661700K .......... .......... .......... .......... .......... 73% 230M 3s Step #1: 1661750K .......... .......... .......... .......... .......... 73% 197M 3s Step #1: 1661800K .......... .......... .......... .......... .......... 73% 233M 3s Step #1: 1661850K .......... .......... .......... .......... .......... 73% 233M 3s Step #1: 1661900K .......... .......... .......... .......... .......... 73% 245M 3s Step #1: 1661950K .......... .......... .......... .......... .......... 73% 190M 3s Step #1: 1662000K .......... .......... .......... .......... .......... 73% 219M 3s Step #1: 1662050K .......... .......... .......... .......... .......... 73% 242M 3s Step #1: 1662100K .......... .......... .......... .......... .......... 73% 214M 3s Step #1: 1662150K .......... .......... .......... .......... .......... 73% 221M 3s Step #1: 1662200K .......... .......... .......... .......... .......... 73% 54.8M 3s Step #1: 1662250K .......... .......... .......... .......... .......... 73% 144M 3s Step #1: 1662300K .......... .......... .......... .......... .......... 73% 148M 3s Step #1: 1662350K .......... .......... .......... .......... .......... 73% 101M 3s Step #1: 1662400K .......... .......... .......... .......... .......... 73% 121M 3s Step #1: 1662450K .......... .......... .......... .......... .......... 73% 137M 3s Step #1: 1662500K .......... .......... .......... .......... .......... 73% 129M 3s Step #1: 1662550K .......... .......... .......... .......... .......... 73% 118M 3s Step #1: 1662600K .......... .......... .......... .......... .......... 73% 133M 3s Step #1: 1662650K .......... .......... .......... .......... .......... 73% 131M 3s Step #1: 1662700K .......... .......... .......... .......... .......... 73% 140M 3s Step #1: 1662750K .......... .......... .......... .......... .......... 73% 103M 3s Step #1: 1662800K .......... .......... .......... .......... .......... 73% 154M 3s Step #1: 1662850K .......... .......... .......... .......... .......... 73% 139M 3s Step #1: 1662900K .......... .......... .......... .......... .......... 73% 121M 3s Step #1: 1662950K .......... .......... .......... .......... .......... 73% 107M 3s Step #1: 1663000K .......... .......... .......... .......... .......... 73% 141M 3s Step #1: 1663050K .......... .......... .......... .......... .......... 73% 138M 3s Step #1: 1663100K .......... .......... .......... .......... .......... 73% 148M 3s Step #1: 1663150K .......... .......... .......... .......... .......... 73% 114M 3s Step #1: 1663200K .......... .......... .......... .......... .......... 73% 152M 3s Step #1: 1663250K .......... .......... .......... .......... .......... 73% 178M 3s Step #1: 1663300K .......... .......... .......... .......... .......... 73% 188M 3s Step #1: 1663350K .......... .......... .......... .......... .......... 73% 118M 3s Step #1: 1663400K .......... .......... .......... .......... .......... 73% 117M 3s Step #1: 1663450K .......... .......... .......... .......... .......... 73% 133M 3s Step #1: 1663500K .......... .......... .......... .......... .......... 73% 142M 3s Step #1: 1663550K .......... .......... .......... .......... .......... 73% 123M 3s Step #1: 1663600K .......... .......... .......... .......... .......... 73% 141M 3s Step #1: 1663650K .......... .......... .......... .......... .......... 73% 135M 3s Step #1: 1663700K .......... .......... .......... .......... .......... 73% 147M 3s Step #1: 1663750K .......... .......... .......... .......... .......... 73% 112M 3s Step #1: 1663800K .......... .......... .......... .......... .......... 73% 148M 3s Step #1: 1663850K .......... .......... .......... .......... .......... 73% 202M 3s Step #1: 1663900K .......... .......... .......... .......... .......... 73% 194M 3s Step #1: 1663950K .......... .......... .......... .......... .......... 73% 165M 3s Step #1: 1664000K .......... .......... .......... .......... .......... 73% 193M 3s Step #1: 1664050K .......... .......... .......... .......... .......... 73% 204M 3s Step #1: 1664100K .......... .......... .......... .......... .......... 73% 200M 3s Step #1: 1664150K .......... .......... .......... .......... .......... 73% 181M 3s Step #1: 1664200K .......... .......... .......... .......... .......... 73% 65.8M 3s Step #1: 1664250K .......... .......... .......... .......... .......... 73% 182M 3s Step #1: 1664300K .......... .......... .......... .......... .......... 73% 212M 3s Step #1: 1664350K .......... .......... .......... .......... .......... 73% 173M 3s Step #1: 1664400K .......... .......... .......... .......... .......... 73% 174M 3s Step #1: 1664450K .......... .......... .......... .......... .......... 73% 181M 3s Step #1: 1664500K .......... .......... .......... .......... .......... 73% 194M 3s Step #1: 1664550K .......... .......... .......... .......... .......... 73% 185M 3s Step #1: 1664600K .......... .......... .......... .......... .......... 73% 207M 3s Step #1: 1664650K .......... .......... .......... .......... .......... 73% 210M 3s Step #1: 1664700K .......... .......... .......... .......... .......... 73% 177M 3s Step #1: 1664750K .......... .......... .......... .......... .......... 73% 169M 3s Step #1: 1664800K .......... .......... .......... .......... .......... 73% 187M 3s Step #1: 1664850K .......... .......... .......... .......... .......... 73% 187M 3s Step #1: 1664900K .......... .......... .......... .......... .......... 73% 185M 3s Step #1: 1664950K .......... .......... .......... .......... .......... 73% 172M 3s Step #1: 1665000K .......... .......... .......... .......... .......... 73% 207M 3s Step #1: 1665050K .......... .......... .......... .......... .......... 73% 190M 3s Step #1: 1665100K .......... .......... .......... .......... .......... 73% 164M 3s Step #1: 1665150K .......... .......... .......... .......... .......... 73% 157M 3s Step #1: 1665200K .......... .......... .......... .......... .......... 73% 187M 3s Step #1: 1665250K .......... .......... .......... .......... .......... 73% 200M 3s Step #1: 1665300K .......... .......... .......... .......... .......... 73% 202M 3s Step #1: 1665350K .......... .......... .......... .......... .......... 73% 105M 3s Step #1: 1665400K .......... .......... .......... .......... .......... 73% 184M 3s Step #1: 1665450K .......... .......... .......... .......... .......... 73% 191M 3s Step #1: 1665500K .......... .......... .......... .......... .......... 73% 190M 3s Step #1: 1665550K .......... .......... .......... .......... .......... 73% 159M 3s Step #1: 1665600K .......... .......... .......... .......... .......... 73% 192M 3s Step #1: 1665650K .......... .......... .......... .......... .......... 73% 209M 3s Step #1: 1665700K .......... .......... .......... .......... .......... 73% 187M 3s Step #1: 1665750K .......... .......... .......... .......... .......... 73% 174M 3s Step #1: 1665800K .......... .......... .......... .......... .......... 73% 205M 3s Step #1: 1665850K .......... .......... .......... .......... .......... 73% 193M 3s Step #1: 1665900K .......... .......... .......... .......... .......... 73% 147M 3s Step #1: 1665950K .......... .......... .......... .......... .......... 73% 140M 3s Step #1: 1666000K .......... .......... .......... .......... .......... 73% 194M 3s Step #1: 1666050K .......... .......... .......... .......... .......... 73% 197M 3s Step #1: 1666100K .......... .......... .......... .......... .......... 73% 191M 3s Step #1: 1666150K .......... .......... .......... .......... .......... 73% 169M 3s Step #1: 1666200K .......... .......... .......... .......... .......... 73% 200M 3s Step #1: 1666250K .......... .......... .......... .......... .......... 73% 67.0M 3s Step #1: 1666300K .......... .......... .......... .......... .......... 73% 175M 3s Step #1: 1666350K .......... .......... .......... .......... .......... 73% 185M 3s Step #1: 1666400K .......... .......... .......... .......... .......... 73% 209M 3s Step #1: 1666450K .......... .......... .......... .......... .......... 73% 194M 3s Step #1: 1666500K .......... .......... .......... .......... .......... 73% 215M 3s Step #1: 1666550K .......... .......... .......... .......... .......... 73% 152M 3s Step #1: 1666600K .......... .......... .......... .......... .......... 73% 199M 3s Step #1: 1666650K .......... .......... .......... .......... .......... 73% 194M 3s Step #1: 1666700K .......... .......... .......... .......... .......... 73% 200M 3s Step #1: 1666750K .......... .......... .......... .......... .......... 73% 161M 3s Step #1: 1666800K .......... .......... .......... .......... .......... 73% 220M 3s Step #1: 1666850K .......... .......... .......... .......... .......... 73% 212M 3s Step #1: 1666900K .......... .......... .......... .......... .......... 73% 199M 3s Step #1: 1666950K .......... .......... .......... .......... .......... 73% 179M 3s Step #1: 1667000K .......... .......... .......... .......... .......... 73% 197M 3s Step #1: 1667050K .......... .......... .......... .......... .......... 73% 210M 3s Step #1: 1667100K .......... .......... .......... .......... .......... 73% 212M 3s Step #1: 1667150K .......... .......... .......... .......... .......... 74% 156M 3s Step #1: 1667200K .......... .......... .......... .......... .......... 74% 186M 3s Step #1: 1667250K .......... .......... .......... .......... .......... 74% 194M 3s Step #1: 1667300K .......... .......... .......... .......... .......... 74% 206M 3s Step #1: 1667350K .......... .......... .......... .......... .......... 74% 157M 3s Step #1: 1667400K .......... .......... .......... .......... .......... 74% 197M 3s Step #1: 1667450K .......... .......... .......... .......... .......... 74% 189M 3s Step #1: 1667500K .......... .......... .......... .......... .......... 74% 189M 3s Step #1: 1667550K .......... .......... .......... .......... .......... 74% 165M 3s Step #1: 1667600K .......... .......... .......... .......... .......... 74% 205M 3s Step #1: 1667650K .......... .......... .......... .......... .......... 74% 200M 3s Step #1: 1667700K .......... .......... .......... .......... .......... 74% 197M 3s Step #1: 1667750K .......... .......... .......... .......... .......... 74% 172M 3s Step #1: 1667800K .......... .......... .......... .......... .......... 74% 202M 3s Step #1: 1667850K .......... .......... .......... .......... .......... 74% 199M 3s Step #1: 1667900K .......... .......... .......... .......... .......... 74% 193M 3s Step #1: 1667950K .......... .......... .......... .......... .......... 74% 167M 3s Step #1: 1668000K .......... .......... .......... .......... .......... 74% 203M 3s Step #1: 1668050K .......... .......... .......... .......... .......... 74% 207M 3s Step #1: 1668100K .......... .......... .......... .......... .......... 74% 184M 3s Step #1: 1668150K .......... .......... .......... .......... .......... 74% 170M 3s Step #1: 1668200K .......... .......... .......... .......... .......... 74% 189M 3s Step #1: 1668250K .......... .......... .......... .......... .......... 74% 191M 3s Step #1: 1668300K .......... .......... .......... .......... .......... 74% 68.4M 3s Step #1: 1668350K .......... .......... .......... .......... .......... 74% 182M 3s Step #1: 1668400K .......... .......... .......... .......... .......... 74% 202M 3s Step #1: 1668450K .......... .......... .......... .......... .......... 74% 215M 3s Step #1: 1668500K .......... .......... .......... .......... .......... 74% 183M 3s Step #1: 1668550K .......... .......... .......... .......... .......... 74% 188M 3s Step #1: 1668600K .......... .......... .......... .......... .......... 74% 195M 3s Step #1: 1668650K .......... .......... .......... .......... .......... 74% 184M 3s Step #1: 1668700K .......... .......... .......... .......... .......... 74% 208M 3s Step #1: 1668750K .......... .......... .......... .......... .......... 74% 186M 3s Step #1: 1668800K .......... .......... .......... .......... .......... 74% 152M 3s Step #1: 1668850K .......... .......... .......... .......... .......... 74% 202M 3s Step #1: 1668900K .......... .......... .......... .......... .......... 74% 227M 3s Step #1: 1668950K .......... .......... .......... .......... .......... 74% 176M 3s Step #1: 1669000K .......... .......... .......... .......... .......... 74% 212M 3s Step #1: 1669050K .......... .......... .......... .......... .......... 74% 195M 3s Step #1: 1669100K .......... .......... .......... .......... .......... 74% 188M 3s Step #1: 1669150K .......... .......... .......... .......... .......... 74% 150M 3s Step #1: 1669200K .......... .......... .......... .......... .......... 74% 189M 3s Step #1: 1669250K .......... .......... .......... .......... .......... 74% 191M 3s Step #1: 1669300K .......... .......... .......... .......... .......... 74% 181M 3s Step #1: 1669350K .......... .......... .......... .......... .......... 74% 168M 3s Step #1: 1669400K .......... .......... .......... .......... .......... 74% 202M 3s Step #1: 1669450K .......... .......... .......... .......... .......... 74% 202M 3s Step #1: 1669500K .......... .......... .......... .......... .......... 74% 203M 3s Step #1: 1669550K .......... .......... .......... .......... .......... 74% 146M 3s Step #1: 1669600K .......... .......... .......... .......... .......... 74% 195M 3s Step #1: 1669650K .......... .......... .......... .......... .......... 74% 199M 3s Step #1: 1669700K .......... .......... .......... .......... .......... 74% 194M 3s Step #1: 1669750K .......... .......... .......... .......... .......... 74% 176M 3s Step #1: 1669800K .......... .......... .......... .......... .......... 74% 205M 3s Step #1: 1669850K .......... .......... .......... .......... .......... 74% 201M 3s Step #1: 1669900K .......... .......... .......... .......... .......... 74% 200M 3s Step #1: 1669950K .......... .......... .......... .......... .......... 74% 180M 3s Step #1: 1670000K .......... .......... .......... .......... .......... 74% 199M 3s Step #1: 1670050K .......... .......... .......... .......... .......... 74% 183M 3s Step #1: 1670100K .......... .......... .......... .......... .......... 74% 185M 3s Step #1: 1670150K .......... .......... .......... .......... .......... 74% 177M 3s Step #1: 1670200K .......... .......... .......... .......... .......... 74% 193M 3s Step #1: 1670250K .......... .......... .......... .......... .......... 74% 202M 3s Step #1: 1670300K .......... .......... .......... .......... .......... 74% 187M 3s Step #1: 1670350K .......... .......... .......... .......... .......... 74% 63.1M 3s Step #1: 1670400K .......... .......... .......... .......... .......... 74% 195M 3s Step #1: 1670450K .......... .......... .......... .......... .......... 74% 211M 3s Step #1: 1670500K .......... .......... .......... .......... .......... 74% 229M 3s Step #1: 1670550K .......... .......... .......... .......... .......... 74% 202M 3s Step #1: 1670600K .......... .......... .......... .......... .......... 74% 194M 3s Step #1: 1670650K .......... .......... .......... .......... .......... 74% 230M 3s Step #1: 1670700K .......... .......... .......... .......... .......... 74% 209M 3s Step #1: 1670750K .......... .......... .......... .......... .......... 74% 161M 3s Step #1: 1670800K .......... .......... .......... .......... .......... 74% 188M 3s Step #1: 1670850K .......... .......... .......... .......... .......... 74% 204M 3s Step #1: 1670900K .......... .......... .......... .......... .......... 74% 199M 3s Step #1: 1670950K .......... .......... .......... .......... .......... 74% 169M 3s Step #1: 1671000K .......... .......... .......... .......... .......... 74% 201M 3s Step #1: 1671050K .......... .......... .......... .......... .......... 74% 180M 3s Step #1: 1671100K .......... .......... .......... .......... .......... 74% 201M 3s Step #1: 1671150K .......... .......... .......... .......... .......... 74% 165M 3s Step #1: 1671200K .......... .......... .......... .......... .......... 74% 200M 3s Step #1: 1671250K .......... .......... .......... .......... .......... 74% 194M 3s Step #1: 1671300K .......... .......... .......... .......... .......... 74% 199M 3s Step #1: 1671350K .......... .......... .......... .......... .......... 74% 176M 3s Step #1: 1671400K .......... .......... .......... .......... .......... 74% 206M 3s Step #1: 1671450K .......... .......... .......... .......... .......... 74% 201M 3s Step #1: 1671500K .......... .......... .......... .......... .......... 74% 203M 3s Step #1: 1671550K .......... .......... .......... .......... .......... 74% 174M 3s Step #1: 1671600K .......... .......... .......... .......... .......... 74% 207M 3s Step #1: 1671650K .......... .......... .......... .......... .......... 74% 191M 3s Step #1: 1671700K .......... .......... .......... .......... .......... 74% 186M 3s Step #1: 1671750K .......... .......... .......... .......... .......... 74% 184M 3s Step #1: 1671800K .......... .......... .......... .......... .......... 74% 176M 3s Step #1: 1671850K .......... .......... .......... .......... .......... 74% 172M 3s Step #1: 1671900K .......... .......... .......... .......... .......... 74% 200M 3s Step #1: 1671950K .......... .......... .......... .......... .......... 74% 160M 3s Step #1: 1672000K .......... .......... .......... .......... .......... 74% 198M 3s Step #1: 1672050K .......... .......... .......... .......... .......... 74% 201M 3s Step #1: 1672100K .......... .......... .......... .......... .......... 74% 180M 3s Step #1: 1672150K .......... .......... .......... .......... .......... 74% 176M 3s Step #1: 1672200K .......... .......... .......... .......... .......... 74% 206M 3s Step #1: 1672250K .......... .......... .......... .......... .......... 74% 206M 3s Step #1: 1672300K .......... .......... .......... .......... .......... 74% 200M 3s Step #1: 1672350K .......... .......... .......... .......... .......... 74% 152M 3s Step #1: 1672400K .......... .......... .......... .......... .......... 74% 68.4M 3s Step #1: 1672450K .......... .......... .......... .......... .......... 74% 206M 3s Step #1: 1672500K .......... .......... .......... .......... .......... 74% 156M 3s Step #1: 1672550K .......... .......... .......... .......... .......... 74% 114M 3s Step #1: 1672600K .......... .......... .......... .......... .......... 74% 125M 3s Step #1: 1672650K .......... .......... .......... .......... .......... 74% 157M 3s Step #1: 1672700K .......... .......... .......... .......... .......... 74% 150M 3s Step #1: 1672750K .......... .......... .......... .......... .......... 74% 152M 3s Step #1: 1672800K .......... .......... .......... .......... .......... 74% 200M 3s Step #1: 1672850K .......... .......... .......... .......... .......... 74% 194M 3s Step #1: 1672900K .......... .......... .......... .......... .......... 74% 216M 3s Step #1: 1672950K .......... .......... .......... .......... .......... 74% 175M 3s Step #1: 1673000K .......... .......... .......... .......... .......... 74% 200M 3s Step #1: 1673050K .......... .......... .......... .......... .......... 74% 189M 3s Step #1: 1673100K .......... .......... .......... .......... .......... 74% 205M 3s Step #1: 1673150K .......... .......... .......... .......... .......... 74% 147M 3s Step #1: 1673200K .......... .......... .......... .......... .......... 74% 138M 3s Step #1: 1673250K .......... .......... .......... .......... .......... 74% 139M 3s Step #1: 1673300K .......... .......... .......... .......... .......... 74% 141M 3s Step #1: 1673350K .......... .......... .......... .......... .......... 74% 107M 3s Step #1: 1673400K .......... .......... .......... .......... .......... 74% 119M 3s Step #1: 1673450K .......... .......... .......... .......... .......... 74% 148M 3s Step #1: 1673500K .......... .......... .......... .......... .......... 74% 144M 3s Step #1: 1673550K .......... .......... .......... .......... .......... 74% 113M 3s Step #1: 1673600K .......... .......... .......... .......... .......... 74% 125M 3s Step #1: 1673650K .......... .......... .......... .......... .......... 74% 124M 3s Step #1: 1673700K .......... .......... .......... .......... .......... 74% 130M 3s Step #1: 1673750K .......... .......... .......... .......... .......... 74% 133M 3s Step #1: 1673800K .......... .......... .......... .......... .......... 74% 134M 3s Step #1: 1673850K .......... .......... .......... .......... .......... 74% 133M 3s Step #1: 1673900K .......... .......... .......... .......... .......... 74% 133M 3s Step #1: 1673950K .......... .......... .......... .......... .......... 74% 118M 3s Step #1: 1674000K .......... .......... .......... .......... .......... 74% 140M 3s Step #1: 1674050K .......... .......... .......... .......... .......... 74% 128M 3s Step #1: 1674100K .......... .......... .......... .......... .......... 74% 130M 3s Step #1: 1674150K .......... .......... .......... .......... .......... 74% 118M 3s Step #1: 1674200K .......... .......... .......... .......... .......... 74% 122M 3s Step #1: 1674250K .......... .......... .......... .......... .......... 74% 142M 3s Step #1: 1674300K .......... .......... .......... .......... .......... 74% 142M 3s Step #1: 1674350K .......... .......... .......... .......... .......... 74% 103M 3s Step #1: 1674400K .......... .......... .......... .......... .......... 74% 133M 3s Step #1: 1674450K .......... .......... .......... .......... .......... 74% 56.5M 3s Step #1: 1674500K .......... .......... .......... .......... .......... 74% 144M 3s Step #1: 1674550K .......... .......... .......... .......... .......... 74% 126M 3s Step #1: 1674600K .......... .......... .......... .......... .......... 74% 150M 3s Step #1: 1674650K .......... .......... .......... .......... .......... 74% 108M 3s Step #1: 1674700K .......... .......... .......... .......... .......... 74% 138M 3s Step #1: 1674750K .......... .......... .......... .......... .......... 74% 167M 3s Step #1: 1674800K .......... .......... .......... .......... .......... 74% 209M 3s Step #1: 1674850K .......... .......... .......... .......... .......... 74% 199M 3s Step #1: 1674900K .......... .......... .......... .......... .......... 74% 190M 3s Step #1: 1674950K .......... .......... .......... .......... .......... 74% 180M 3s Step #1: 1675000K .......... .......... .......... .......... .......... 74% 188M 3s Step #1: 1675050K .......... .......... .......... .......... .......... 74% 203M 3s Step #1: 1675100K .......... .......... .......... .......... .......... 74% 212M 3s Step #1: 1675150K .......... .......... .......... .......... .......... 74% 165M 3s Step #1: 1675200K .......... .......... .......... .......... .......... 74% 182M 3s Step #1: 1675250K .......... .......... .......... .......... .......... 74% 197M 3s Step #1: 1675300K .......... .......... .......... .......... .......... 74% 212M 3s Step #1: 1675350K .......... .......... .......... .......... .......... 74% 181M 3s Step #1: 1675400K .......... .......... .......... .......... .......... 74% 206M 3s Step #1: 1675450K .......... .......... .......... .......... .......... 74% 146M 3s Step #1: 1675500K .......... .......... .......... .......... .......... 74% 141M 3s Step #1: 1675550K .......... .......... .......... .......... .......... 74% 138M 3s Step #1: 1675600K .......... .......... .......... .......... .......... 74% 196M 3s Step #1: 1675650K .......... .......... .......... .......... .......... 74% 162M 3s Step #1: 1675700K .......... .......... .......... .......... .......... 74% 148M 3s Step #1: 1675750K .......... .......... .......... .......... .......... 74% 152M 3s Step #1: 1675800K .......... .......... .......... .......... .......... 74% 188M 3s Step #1: 1675850K .......... .......... .......... .......... .......... 74% 200M 3s Step #1: 1675900K .......... .......... .......... .......... .......... 74% 149M 3s Step #1: 1675950K .......... .......... .......... .......... .......... 74% 128M 3s Step #1: 1676000K .......... .......... .......... .......... .......... 74% 142M 3s Step #1: 1676050K .......... .......... .......... .......... .......... 74% 137M 3s Step #1: 1676100K .......... .......... .......... .......... .......... 74% 149M 3s Step #1: 1676150K .......... .......... .......... .......... .......... 74% 127M 3s Step #1: 1676200K .......... .......... .......... .......... .......... 74% 139M 3s Step #1: 1676250K .......... .......... .......... .......... .......... 74% 141M 3s Step #1: 1676300K .......... .......... .......... .......... .......... 74% 146M 3s Step #1: 1676350K .......... .......... .......... .......... .......... 74% 107M 3s Step #1: 1676400K .......... .......... .......... .......... .......... 74% 139M 3s Step #1: 1676450K .......... .......... .......... .......... .......... 74% 131M 3s Step #1: 1676500K .......... .......... .......... .......... .......... 74% 58.4M 3s Step #1: 1676550K .......... .......... .......... .......... .......... 74% 116M 3s Step #1: 1676600K .......... .......... .......... .......... .......... 74% 145M 3s Step #1: 1676650K .......... .......... .......... .......... .......... 74% 153M 3s Step #1: 1676700K .......... .......... .......... .......... .......... 74% 140M 3s Step #1: 1676750K .......... .......... .......... .......... .......... 74% 107M 3s Step #1: 1676800K .......... .......... .......... .......... .......... 74% 136M 3s Step #1: 1676850K .......... .......... .......... .......... .......... 74% 146M 3s Step #1: 1676900K .......... .......... .......... .......... .......... 74% 147M 3s Step #1: 1676950K .......... .......... .......... .......... .......... 74% 121M 3s Step #1: 1677000K .......... .......... .......... .......... .......... 74% 114M 3s Step #1: 1677050K .......... .......... .......... .......... .......... 74% 146M 3s Step #1: 1677100K .......... .......... .......... .......... .......... 74% 124M 3s Step #1: 1677150K .......... .......... .......... .......... .......... 74% 120M 3s Step #1: 1677200K .......... .......... .......... .......... .......... 74% 122M 3s Step #1: 1677250K .......... .......... .......... .......... .......... 74% 131M 3s Step #1: 1677300K .......... .......... .......... .......... .......... 74% 141M 3s Step #1: 1677350K .......... .......... .......... .......... .......... 74% 128M 3s Step #1: 1677400K .......... .......... .......... .......... .......... 74% 130M 3s Step #1: 1677450K .......... .......... .......... .......... .......... 74% 145M 3s Step #1: 1677500K .......... .......... .......... .......... .......... 74% 141M 3s Step #1: 1677550K .......... .......... .......... .......... .......... 74% 131M 3s Step #1: 1677600K .......... .......... .......... .......... .......... 74% 139M 3s Step #1: 1677650K .......... .......... .......... .......... .......... 74% 138M 3s Step #1: 1677700K .......... .......... .......... .......... .......... 74% 116M 3s Step #1: 1677750K .......... .......... .......... .......... .......... 74% 125M 3s Step #1: 1677800K .......... .......... .......... .......... .......... 74% 152M 3s Step #1: 1677850K .......... .......... .......... .......... .......... 74% 148M 3s Step #1: 1677900K .......... .......... .......... .......... .......... 74% 137M 3s Step #1: 1677950K .......... .......... .......... .......... .......... 74% 113M 3s Step #1: 1678000K .......... .......... .......... .......... .......... 74% 124M 3s Step #1: 1678050K .......... .......... .......... .......... .......... 74% 144M 3s Step #1: 1678100K .......... .......... .......... .......... .......... 74% 146M 3s Step #1: 1678150K .......... .......... .......... .......... .......... 74% 117M 3s Step #1: 1678200K .......... .......... .......... .......... .......... 74% 143M 3s Step #1: 1678250K .......... .......... .......... .......... .......... 74% 136M 3s Step #1: 1678300K .......... .......... .......... .......... .......... 74% 142M 3s Step #1: 1678350K .......... .......... .......... .......... .......... 74% 113M 3s Step #1: 1678400K .......... .......... .......... .......... .......... 74% 125M 3s Step #1: 1678450K .......... .......... .......... .......... .......... 74% 142M 3s Step #1: 1678500K .......... .......... .......... .......... .......... 74% 121M 3s Step #1: 1678550K .......... .......... .......... .......... .......... 74% 52.2M 3s Step #1: 1678600K .......... .......... .......... .......... .......... 74% 124M 3s Step #1: 1678650K .......... .......... .......... .......... .......... 74% 133M 3s Step #1: 1678700K .......... .......... .......... .......... .......... 74% 216M 3s Step #1: 1678750K .......... .......... .......... .......... .......... 74% 124M 3s Step #1: 1678800K .......... .......... .......... .......... .......... 74% 188M 3s Step #1: 1678850K .......... .......... .......... .......... .......... 74% 216M 3s Step #1: 1678900K .......... .......... .......... .......... .......... 74% 203M 3s Step #1: 1678950K .......... .......... .......... .......... .......... 74% 175M 3s Step #1: 1679000K .......... .......... .......... .......... .......... 74% 190M 3s Step #1: 1679050K .......... .......... .......... .......... .......... 74% 214M 3s Step #1: 1679100K .......... .......... .......... .......... .......... 74% 222M 3s Step #1: 1679150K .......... .......... .......... .......... .......... 74% 157M 3s Step #1: 1679200K .......... .......... .......... .......... .......... 74% 209M 3s Step #1: 1679250K .......... .......... .......... .......... .......... 74% 191M 3s Step #1: 1679300K .......... .......... .......... .......... .......... 74% 217M 3s Step #1: 1679350K .......... .......... .......... .......... .......... 74% 157M 3s Step #1: 1679400K .......... .......... .......... .......... .......... 74% 172M 3s Step #1: 1679450K .......... .......... .......... .......... .......... 74% 210M 3s Step #1: 1679500K .......... .......... .......... .......... .......... 74% 225M 3s Step #1: 1679550K .......... .......... .......... .......... .......... 74% 143M 3s Step #1: 1679600K .......... .......... .......... .......... .......... 74% 201M 3s Step #1: 1679650K .......... .......... .......... .......... .......... 74% 218M 3s Step #1: 1679700K .......... .......... .......... .......... .......... 74% 202M 3s Step #1: 1679750K .......... .......... .......... .......... .......... 74% 175M 3s Step #1: 1679800K .......... .......... .......... .......... .......... 74% 185M 3s Step #1: 1679850K .......... .......... .......... .......... .......... 74% 204M 3s Step #1: 1679900K .......... .......... .......... .......... .......... 74% 205M 3s Step #1: 1679950K .......... .......... .......... .......... .......... 74% 175M 3s Step #1: 1680000K .......... .......... .......... .......... .......... 74% 225M 3s Step #1: 1680050K .......... .......... .......... .......... .......... 74% 135M 3s Step #1: 1680100K .......... .......... .......... .......... .......... 74% 138M 3s Step #1: 1680150K .......... .......... .......... .......... .......... 74% 180M 3s Step #1: 1680200K .......... .......... .......... .......... .......... 74% 202M 3s Step #1: 1680250K .......... .......... .......... .......... .......... 74% 182M 3s Step #1: 1680300K .......... .......... .......... .......... .......... 74% 176M 3s Step #1: 1680350K .......... .......... .......... .......... .......... 74% 181M 3s Step #1: 1680400K .......... .......... .......... .......... .......... 74% 209M 3s Step #1: 1680450K .......... .......... .......... .......... .......... 74% 197M 3s Step #1: 1680500K .......... .......... .......... .......... .......... 74% 185M 3s Step #1: 1680550K .......... .......... .......... .......... .......... 74% 165M 3s Step #1: 1680600K .......... .......... .......... .......... .......... 74% 65.1M 3s Step #1: 1680650K .......... .......... .......... .......... .......... 74% 200M 3s Step #1: 1680700K .......... .......... .......... .......... .......... 74% 209M 3s Step #1: 1680750K .......... .......... .......... .......... .......... 74% 169M 3s Step #1: 1680800K .......... .......... .......... .......... .......... 74% 165M 3s Step #1: 1680850K .......... .......... .......... .......... .......... 74% 213M 3s Step #1: 1680900K .......... .......... .......... .......... .......... 74% 218M 3s Step #1: 1680950K .......... .......... .......... .......... .......... 74% 177M 3s Step #1: 1681000K .......... .......... .......... .......... .......... 74% 192M 3s Step #1: 1681050K .......... .......... .......... .......... .......... 74% 178M 3s Step #1: 1681100K .......... .......... .......... .......... .......... 74% 222M 3s Step #1: 1681150K .......... .......... .......... .......... .......... 74% 150M 3s Step #1: 1681200K .......... .......... .......... .......... .......... 74% 205M 3s Step #1: 1681250K .......... .......... .......... .......... .......... 74% 198M 3s Step #1: 1681300K .......... .......... .......... .......... .......... 74% 185M 3s Step #1: 1681350K .......... .......... .......... .......... .......... 74% 180M 3s Step #1: 1681400K .......... .......... .......... .......... .......... 74% 189M 3s Step #1: 1681450K .......... .......... .......... .......... .......... 74% 199M 3s Step #1: 1681500K .......... .......... .......... .......... .......... 74% 204M 3s Step #1: 1681550K .......... .......... .......... .......... .......... 74% 167M 3s Step #1: 1681600K .......... .......... .......... .......... .......... 74% 180M 3s Step #1: 1681650K .......... .......... .......... .......... .......... 74% 191M 3s Step #1: 1681700K .......... .......... .......... .......... .......... 74% 206M 3s Step #1: 1681750K .......... .......... .......... .......... .......... 74% 194M 3s Step #1: 1681800K .......... .......... .......... .......... .......... 74% 218M 3s Step #1: 1681850K .......... .......... .......... .......... .......... 74% 200M 3s Step #1: 1681900K .......... .......... .......... .......... .......... 74% 189M 3s Step #1: 1681950K .......... .......... .......... .......... .......... 74% 155M 3s Step #1: 1682000K .......... .......... .......... .......... .......... 74% 193M 3s Step #1: 1682050K .......... .......... .......... .......... .......... 74% 204M 3s Step #1: 1682100K .......... .......... .......... .......... .......... 74% 186M 3s Step #1: 1682150K .......... .......... .......... .......... .......... 74% 178M 3s Step #1: 1682200K .......... .......... .......... .......... .......... 74% 197M 3s Step #1: 1682250K .......... .......... .......... .......... .......... 74% 198M 3s Step #1: 1682300K .......... .......... .......... .......... .......... 74% 205M 3s Step #1: 1682350K .......... .......... .......... .......... .......... 74% 147M 3s Step #1: 1682400K .......... .......... .......... .......... .......... 74% 198M 3s Step #1: 1682450K .......... .......... .......... .......... .......... 74% 204M 3s Step #1: 1682500K .......... .......... .......... .......... .......... 74% 211M 3s Step #1: 1682550K .......... .......... .......... .......... .......... 74% 185M 3s Step #1: 1682600K .......... .......... .......... .......... .......... 74% 201M 3s Step #1: 1682650K .......... .......... .......... .......... .......... 74% 66.3M 3s Step #1: 1682700K .......... .......... .......... .......... .......... 74% 202M 3s Step #1: 1682750K .......... .......... .......... .......... .......... 74% 184M 3s Step #1: 1682800K .......... .......... .......... .......... .......... 74% 175M 3s Step #1: 1682850K .......... .......... .......... .......... .......... 74% 197M 3s Step #1: 1682900K .......... .......... .......... .......... .......... 74% 199M 3s Step #1: 1682950K .......... .......... .......... .......... .......... 74% 173M 3s Step #1: 1683000K .......... .......... .......... .......... .......... 74% 180M 3s Step #1: 1683050K .......... .......... .......... .......... .......... 74% 204M 3s Step #1: 1683100K .......... .......... .......... .......... .......... 74% 193M 3s Step #1: 1683150K .......... .......... .......... .......... .......... 74% 177M 3s Step #1: 1683200K .......... .......... .......... .......... .......... 74% 196M 3s Step #1: 1683250K .......... .......... .......... .......... .......... 74% 230M 3s Step #1: 1683300K .......... .......... .......... .......... .......... 74% 230M 3s Step #1: 1683350K .......... .......... .......... .......... .......... 74% 190M 3s Step #1: 1683400K .......... .......... .......... .......... .......... 74% 193M 3s Step #1: 1683450K .......... .......... .......... .......... .......... 74% 70.3M 3s Step #1: 1683500K .......... .......... .......... .......... .......... 74% 185M 3s Step #1: 1683550K .......... .......... .......... .......... .......... 74% 185M 3s Step #1: 1683600K .......... .......... .......... .......... .......... 74% 201M 3s Step #1: 1683650K .......... .......... .......... .......... .......... 74% 220M 3s Step #1: 1683700K .......... .......... .......... .......... .......... 74% 220M 3s Step #1: 1683750K .......... .......... .......... .......... .......... 74% 157M 3s Step #1: 1683800K .......... .......... .......... .......... .......... 74% 214M 3s Step #1: 1683850K .......... .......... .......... .......... .......... 74% 248M 3s Step #1: 1683900K .......... .......... .......... .......... .......... 74% 239M 3s Step #1: 1683950K .......... .......... .......... .......... .......... 74% 196M 3s Step #1: 1684000K .......... .......... .......... .......... .......... 74% 239M 3s Step #1: 1684050K .......... .......... .......... .......... .......... 74% 248M 3s Step #1: 1684100K .......... .......... .......... .......... .......... 74% 249M 3s Step #1: 1684150K .......... .......... .......... .......... .......... 74% 213M 3s Step #1: 1684200K .......... .......... .......... .......... .......... 74% 220M 3s Step #1: 1684250K .......... .......... .......... .......... .......... 74% 227M 3s Step #1: 1684300K .......... .......... .......... .......... .......... 74% 232M 3s Step #1: 1684350K .......... .......... .......... .......... .......... 74% 204M 3s Step #1: 1684400K .......... .......... .......... .......... .......... 74% 229M 3s Step #1: 1684450K .......... .......... .......... .......... .......... 74% 246M 3s Step #1: 1684500K .......... .......... .......... .......... .......... 74% 245M 3s Step #1: 1684550K .......... .......... .......... .......... .......... 74% 219M 3s Step #1: 1684600K .......... .......... .......... .......... .......... 74% 227M 3s Step #1: 1684650K .......... .......... .......... .......... .......... 74% 114M 3s Step #1: 1684700K .......... .......... .......... .......... .......... 74% 109M 3s Step #1: 1684750K .......... .......... .......... .......... .......... 74% 128M 3s Step #1: 1684800K .......... .......... .......... .......... .......... 74% 54.0M 3s Step #1: 1684850K .......... .......... .......... .......... .......... 74% 136M 3s Step #1: 1684900K .......... .......... .......... .......... .......... 74% 145M 3s Step #1: 1684950K .......... .......... .......... .......... .......... 74% 135M 3s Step #1: 1685000K .......... .......... .......... .......... .......... 74% 121M 3s Step #1: 1685050K .......... .......... .......... .......... .......... 74% 141M 3s Step #1: 1685100K .......... .......... .......... .......... .......... 74% 130M 3s Step #1: 1685150K .......... .......... .......... .......... .......... 74% 117M 3s Step #1: 1685200K .......... .......... .......... .......... .......... 74% 146M 3s Step #1: 1685250K .......... .......... .......... .......... .......... 74% 126M 3s Step #1: 1685300K .......... .......... .......... .......... .......... 74% 138M 3s Step #1: 1685350K .......... .......... .......... .......... .......... 74% 120M 3s Step #1: 1685400K .......... .......... .......... .......... .......... 74% 113M 3s Step #1: 1685450K .......... .......... .......... .......... .......... 74% 199M 3s Step #1: 1685500K .......... .......... .......... .......... .......... 74% 209M 3s Step #1: 1685550K .......... .......... .......... .......... .......... 74% 131M 3s Step #1: 1685600K .......... .......... .......... .......... .......... 74% 141M 3s Step #1: 1685650K .......... .......... .......... .......... .......... 74% 125M 3s Step #1: 1685700K .......... .......... .......... .......... .......... 74% 127M 3s Step #1: 1685750K .......... .......... .......... .......... .......... 74% 108M 3s Step #1: 1685800K .......... .......... .......... .......... .......... 74% 137M 3s Step #1: 1685850K .......... .......... .......... .......... .......... 74% 144M 3s Step #1: 1685900K .......... .......... .......... .......... .......... 74% 158M 3s Step #1: 1685950K .......... .......... .......... .......... .......... 74% 105M 3s Step #1: 1686000K .......... .......... .......... .......... .......... 74% 121M 3s Step #1: 1686050K .......... .......... .......... .......... .......... 74% 131M 3s Step #1: 1686100K .......... .......... .......... .......... .......... 74% 146M 3s Step #1: 1686150K .......... .......... .......... .......... .......... 74% 122M 3s Step #1: 1686200K .......... .......... .......... .......... .......... 74% 113M 3s Step #1: 1686250K .......... .......... .......... .......... .......... 74% 143M 3s Step #1: 1686300K .......... .......... .......... .......... .......... 74% 146M 3s Step #1: 1686350K .......... .......... .......... .......... .......... 74% 129M 3s Step #1: 1686400K .......... .......... .......... .......... .......... 74% 127M 3s Step #1: 1686450K .......... .......... .......... .......... .......... 74% 122M 3s Step #1: 1686500K .......... .......... .......... .......... .......... 74% 148M 3s Step #1: 1686550K .......... .......... .......... .......... .......... 74% 135M 3s Step #1: 1686600K .......... .......... .......... .......... .......... 74% 156M 3s Step #1: 1686650K .......... .......... .......... .......... .......... 74% 143M 3s Step #1: 1686700K .......... .......... .......... .......... .......... 74% 152M 3s Step #1: 1686750K .......... .......... .......... .......... .......... 74% 49.5M 3s Step #1: 1686800K .......... .......... .......... .......... .......... 74% 154M 3s Step #1: 1686850K .......... .......... .......... .......... .......... 74% 116M 3s Step #1: 1686900K .......... .......... .......... .......... .......... 74% 170M 3s Step #1: 1686950K .......... .......... .......... .......... .......... 74% 126M 3s Step #1: 1687000K .......... .......... .......... .......... .......... 74% 128M 3s Step #1: 1687050K .......... .......... .......... .......... .......... 74% 171M 3s Step #1: 1687100K .......... .......... .......... .......... .......... 74% 183M 3s Step #1: 1687150K .......... .......... .......... .......... .......... 74% 166M 3s Step #1: 1687200K .......... .......... .......... .......... .......... 74% 192M 3s Step #1: 1687250K .......... .......... .......... .......... .......... 74% 188M 3s Step #1: 1687300K .......... .......... .......... .......... .......... 74% 171M 3s Step #1: 1687350K .......... .......... .......... .......... .......... 74% 178M 3s Step #1: 1687400K .......... .......... .......... .......... .......... 74% 202M 3s Step #1: 1687450K .......... .......... .......... .......... .......... 74% 194M 3s Step #1: 1687500K .......... .......... .......... .......... .......... 74% 216M 3s Step #1: 1687550K .......... .......... .......... .......... .......... 74% 173M 3s Step #1: 1687600K .......... .......... .......... .......... .......... 74% 209M 3s Step #1: 1687650K .......... .......... .......... .......... .......... 74% 184M 3s Step #1: 1687700K .......... .......... .......... .......... .......... 74% 175M 3s Step #1: 1687750K .......... .......... .......... .......... .......... 74% 179M 3s Step #1: 1687800K .......... .......... .......... .......... .......... 74% 215M 3s Step #1: 1687850K .......... .......... .......... .......... .......... 74% 199M 3s Step #1: 1687900K .......... .......... .......... .......... .......... 74% 218M 3s Step #1: 1687950K .......... .......... .......... .......... .......... 74% 175M 3s Step #1: 1688000K .......... .......... .......... .......... .......... 74% 181M 3s Step #1: 1688050K .......... .......... .......... .......... .......... 74% 184M 3s Step #1: 1688100K .......... .......... .......... .......... .......... 74% 199M 3s Step #1: 1688150K .......... .......... .......... .......... .......... 74% 179M 3s Step #1: 1688200K .......... .......... .......... .......... .......... 74% 212M 3s Step #1: 1688250K .......... .......... .......... .......... .......... 74% 202M 3s Step #1: 1688300K .......... .......... .......... .......... .......... 74% 201M 3s Step #1: 1688350K .......... .......... .......... .......... .......... 74% 172M 3s Step #1: 1688400K .......... .......... .......... .......... .......... 74% 164M 3s Step #1: 1688450K .......... .......... .......... .......... .......... 74% 207M 3s Step #1: 1688500K .......... .......... .......... .......... .......... 74% 186M 3s Step #1: 1688550K .......... .......... .......... .......... .......... 74% 173M 3s Step #1: 1688600K .......... .......... .......... .......... .......... 74% 201M 3s Step #1: 1688650K .......... .......... .......... .......... .......... 74% 206M 3s Step #1: 1688700K .......... .......... .......... .......... .......... 74% 197M 3s Step #1: 1688750K .......... .......... .......... .......... .......... 74% 160M 3s Step #1: 1688800K .......... .......... .......... .......... .......... 74% 62.9M 3s Step #1: 1688850K .......... .......... .......... .......... .......... 74% 194M 3s Step #1: 1688900K .......... .......... .......... .......... .......... 74% 199M 3s Step #1: 1688950K .......... .......... .......... .......... .......... 74% 199M 3s Step #1: 1689000K .......... .......... .......... .......... .......... 74% 184M 3s Step #1: 1689050K .......... .......... .......... .......... .......... 74% 204M 3s Step #1: 1689100K .......... .......... .......... .......... .......... 74% 206M 3s Step #1: 1689150K .......... .......... .......... .......... .......... 74% 187M 3s Step #1: 1689200K .......... .......... .......... .......... .......... 74% 189M 3s Step #1: 1689250K .......... .......... .......... .......... .......... 74% 191M 3s Step #1: 1689300K .......... .......... .......... .......... .......... 74% 221M 3s Step #1: 1689350K .......... .......... .......... .......... .......... 74% 169M 3s Step #1: 1689400K .......... .......... .......... .......... .......... 74% 223M 3s Step #1: 1689450K .......... .......... .......... .......... .......... 74% 219M 3s Step #1: 1689500K .......... .......... .......... .......... .......... 74% 193M 3s Step #1: 1689550K .......... .......... .......... .......... .......... 74% 174M 3s Step #1: 1689600K .......... .......... .......... .......... .......... 74% 197M 3s Step #1: 1689650K .......... .......... .......... .......... .......... 75% 209M 3s Step #1: 1689700K .......... .......... .......... .......... .......... 75% 223M 3s Step #1: 1689750K .......... .......... .......... .......... .......... 75% 196M 3s Step #1: 1689800K .......... .......... .......... .......... .......... 75% 186M 3s Step #1: 1689850K .......... .......... .......... .......... .......... 75% 207M 3s Step #1: 1689900K .......... .......... .......... .......... .......... 75% 176M 3s Step #1: 1689950K .......... .......... .......... .......... .......... 75% 159M 3s Step #1: 1690000K .......... .......... .......... .......... .......... 75% 176M 3s Step #1: 1690050K .......... .......... .......... .......... .......... 75% 213M 3s Step #1: 1690100K .......... .......... .......... .......... .......... 75% 209M 3s Step #1: 1690150K .......... .......... .......... .......... .......... 75% 184M 3s Step #1: 1690200K .......... .......... .......... .......... .......... 75% 208M 3s Step #1: 1690250K .......... .......... .......... .......... .......... 75% 206M 3s Step #1: 1690300K .......... .......... .......... .......... .......... 75% 177M 3s Step #1: 1690350K .......... .......... .......... .......... .......... 75% 170M 3s Step #1: 1690400K .......... .......... .......... .......... .......... 75% 204M 3s Step #1: 1690450K .......... .......... .......... .......... .......... 75% 168M 3s Step #1: 1690500K .......... .......... .......... .......... .......... 75% 211M 3s Step #1: 1690550K .......... .......... .......... .......... .......... 75% 165M 3s Step #1: 1690600K .......... .......... .......... .......... .......... 75% 211M 3s Step #1: 1690650K .......... .......... .......... .......... .......... 75% 214M 3s Step #1: 1690700K .......... .......... .......... .......... .......... 75% 214M 3s Step #1: 1690750K .......... .......... .......... .......... .......... 75% 180M 3s Step #1: 1690800K .......... .......... .......... .......... .......... 75% 203M 3s Step #1: 1690850K .......... .......... .......... .......... .......... 75% 68.4M 3s Step #1: 1690900K .......... .......... .......... .......... .......... 75% 204M 3s Step #1: 1690950K .......... .......... .......... .......... .......... 75% 186M 3s Step #1: 1691000K .......... .......... .......... .......... .......... 75% 209M 3s Step #1: 1691050K .......... .......... .......... .......... .......... 75% 204M 3s Step #1: 1691100K .......... .......... .......... .......... .......... 75% 199M 3s Step #1: 1691150K .......... .......... .......... .......... .......... 75% 163M 3s Step #1: 1691200K .......... .......... .......... .......... .......... 75% 215M 3s Step #1: 1691250K .......... .......... .......... .......... .......... 75% 215M 3s Step #1: 1691300K .......... .......... .......... .......... .......... 75% 180M 3s Step #1: 1691350K .......... .......... .......... .......... .......... 75% 187M 3s Step #1: 1691400K .......... .......... .......... .......... .......... 75% 218M 3s Step #1: 1691450K .......... .......... .......... .......... .......... 75% 210M 3s Step #1: 1691500K .......... .......... .......... .......... .......... 75% 192M 3s Step #1: 1691550K .......... .......... .......... .......... .......... 75% 166M 3s Step #1: 1691600K .......... .......... .......... .......... .......... 75% 205M 3s Step #1: 1691650K .......... .......... .......... .......... .......... 75% 218M 3s Step #1: 1691700K .......... .......... .......... .......... .......... 75% 212M 3s Step #1: 1691750K .......... .......... .......... .......... .......... 75% 182M 3s Step #1: 1691800K .......... .......... .......... .......... .......... 75% 187M 3s Step #1: 1691850K .......... .......... .......... .......... .......... 75% 186M 3s Step #1: 1691900K .......... .......... .......... .......... .......... 75% 215M 3s Step #1: 1691950K .......... .......... .......... .......... .......... 75% 170M 3s Step #1: 1692000K .......... .......... .......... .......... .......... 75% 219M 3s Step #1: 1692050K .......... .......... .......... .......... .......... 75% 210M 3s Step #1: 1692100K .......... .......... .......... .......... .......... 75% 210M 3s Step #1: 1692150K .......... .......... .......... .......... .......... 75% 184M 3s Step #1: 1692200K .......... .......... .......... .......... .......... 75% 216M 3s Step #1: 1692250K .......... .......... .......... .......... .......... 75% 225M 3s Step #1: 1692300K .......... .......... .......... .......... .......... 75% 194M 3s Step #1: 1692350K .......... .......... .......... .......... .......... 75% 157M 3s Step #1: 1692400K .......... .......... .......... .......... .......... 75% 190M 3s Step #1: 1692450K .......... .......... .......... .......... .......... 75% 200M 3s Step #1: 1692500K .......... .......... .......... .......... .......... 75% 192M 3s Step #1: 1692550K .......... .......... .......... .......... .......... 75% 186M 3s Step #1: 1692600K .......... .......... .......... .......... .......... 75% 199M 3s Step #1: 1692650K .......... .......... .......... .......... .......... 75% 223M 3s Step #1: 1692700K .......... .......... .......... .......... .......... 75% 194M 3s Step #1: 1692750K .......... .......... .......... .......... .......... 75% 174M 3s Step #1: 1692800K .......... .......... .......... .......... .......... 75% 218M 3s Step #1: 1692850K .......... .......... .......... .......... .......... 75% 199M 3s Step #1: 1692900K .......... .......... .......... .......... .......... 75% 199M 3s Step #1: 1692950K .......... .......... .......... .......... .......... 75% 64.4M 3s Step #1: 1693000K .......... .......... .......... .......... .......... 75% 198M 3s Step #1: 1693050K .......... .......... .......... .......... .......... 75% 183M 3s Step #1: 1693100K .......... .......... .......... .......... .......... 75% 183M 3s Step #1: 1693150K .......... .......... .......... .......... .......... 75% 163M 3s Step #1: 1693200K .......... .......... .......... .......... .......... 75% 201M 3s Step #1: 1693250K .......... .......... .......... .......... .......... 75% 204M 3s Step #1: 1693300K .......... .......... .......... .......... .......... 75% 199M 3s Step #1: 1693350K .......... .......... .......... .......... .......... 75% 168M 3s Step #1: 1693400K .......... .......... .......... .......... .......... 75% 180M 3s Step #1: 1693450K .......... .......... .......... .......... .......... 75% 203M 3s Step #1: 1693500K .......... .......... .......... .......... .......... 75% 205M 3s Step #1: 1693550K .......... .......... .......... .......... .......... 75% 165M 3s Step #1: 1693600K .......... .......... .......... .......... .......... 75% 185M 3s Step #1: 1693650K .......... .......... .......... .......... .......... 75% 208M 3s Step #1: 1693700K .......... .......... .......... .......... .......... 75% 195M 3s Step #1: 1693750K .......... .......... .......... .......... .......... 75% 169M 3s Step #1: 1693800K .......... .......... .......... .......... .......... 75% 197M 3s Step #1: 1693850K .......... .......... .......... .......... .......... 75% 191M 3s Step #1: 1693900K .......... .......... .......... .......... .......... 75% 210M 3s Step #1: 1693950K .......... .......... .......... .......... .......... 75% 173M 3s Step #1: 1694000K .......... .......... .......... .......... .......... 75% 206M 3s Step #1: 1694050K .......... .......... .......... .......... .......... 75% 211M 3s Step #1: 1694100K .......... .......... .......... .......... .......... 75% 165M 3s Step #1: 1694150K .......... .......... .......... .......... .......... 75% 178M 3s Step #1: 1694200K .......... .......... .......... .......... .......... 75% 181M 3s Step #1: 1694250K .......... .......... .......... .......... .......... 75% 180M 3s Step #1: 1694300K .......... .......... .......... .......... .......... 75% 180M 3s Step #1: 1694350K .......... .......... .......... .......... .......... 75% 173M 3s Step #1: 1694400K .......... .......... .......... .......... .......... 75% 190M 3s Step #1: 1694450K .......... .......... .......... .......... .......... 75% 207M 3s Step #1: 1694500K .......... .......... .......... .......... .......... 75% 206M 3s Step #1: 1694550K .......... .......... .......... .......... .......... 75% 155M 3s Step #1: 1694600K .......... .......... .......... .......... .......... 75% 187M 3s Step #1: 1694650K .......... .......... .......... .......... .......... 75% 204M 3s Step #1: 1694700K .......... .......... .......... .......... .......... 75% 208M 3s Step #1: 1694750K .......... .......... .......... .......... .......... 75% 155M 3s Step #1: 1694800K .......... .......... .......... .......... .......... 75% 203M 3s Step #1: 1694850K .......... .......... .......... .......... .......... 75% 189M 3s Step #1: 1694900K .......... .......... .......... .......... .......... 75% 186M 3s Step #1: 1694950K .......... .......... .......... .......... .......... 75% 188M 3s Step #1: 1695000K .......... .......... .......... .......... .......... 75% 65.9M 3s Step #1: 1695050K .......... .......... .......... .......... .......... 75% 211M 3s Step #1: 1695100K .......... .......... .......... .......... .......... 75% 217M 3s Step #1: 1695150K .......... .......... .......... .......... .......... 75% 176M 3s Step #1: 1695200K .......... .......... .......... .......... .......... 75% 197M 3s Step #1: 1695250K .......... .......... .......... .......... .......... 75% 200M 3s Step #1: 1695300K .......... .......... .......... .......... .......... 75% 197M 3s Step #1: 1695350K .......... .......... .......... .......... .......... 75% 208M 3s Step #1: 1695400K .......... .......... .......... .......... .......... 75% 210M 3s Step #1: 1695450K .......... .......... .......... .......... .......... 75% 216M 3s Step #1: 1695500K .......... .......... .......... .......... .......... 75% 201M 3s Step #1: 1695550K .......... .......... .......... .......... .......... 75% 171M 3s Step #1: 1695600K .......... .......... .......... .......... .......... 75% 202M 3s Step #1: 1695650K .......... .......... .......... .......... .......... 75% 173M 3s Step #1: 1695700K .......... .......... .......... .......... .......... 75% 216M 3s Step #1: 1695750K .......... .......... .......... .......... .......... 75% 191M 3s Step #1: 1695800K .......... .......... .......... .......... .......... 75% 223M 3s Step #1: 1695850K .......... .......... .......... .......... .......... 75% 211M 3s Step #1: 1695900K .......... .......... .......... .......... .......... 75% 204M 3s Step #1: 1695950K .......... .......... .......... .......... .......... 75% 188M 3s Step #1: 1696000K .......... .......... .......... .......... .......... 75% 221M 3s Step #1: 1696050K .......... .......... .......... .......... .......... 75% 206M 3s Step #1: 1696100K .......... .......... .......... .......... .......... 75% 220M 3s Step #1: 1696150K .......... .......... .......... .......... .......... 75% 177M 3s Step #1: 1696200K .......... .......... .......... .......... .......... 75% 112M 3s Step #1: 1696250K .......... .......... .......... .......... .......... 75% 201M 3s Step #1: 1696300K .......... .......... .......... .......... .......... 75% 166M 3s Step #1: 1696350K .......... .......... .......... .......... .......... 75% 170M 3s Step #1: 1696400K .......... .......... .......... .......... .......... 75% 180M 3s Step #1: 1696450K .......... .......... .......... .......... .......... 75% 182M 3s Step #1: 1696500K .......... .......... .......... .......... .......... 75% 193M 3s Step #1: 1696550K .......... .......... .......... .......... .......... 75% 181M 3s Step #1: 1696600K .......... .......... .......... .......... .......... 75% 214M 3s Step #1: 1696650K .......... .......... .......... .......... .......... 75% 185M 3s Step #1: 1696700K .......... .......... .......... .......... .......... 75% 181M 3s Step #1: 1696750K .......... .......... .......... .......... .......... 75% 179M 3s Step #1: 1696800K .......... .......... .......... .......... .......... 75% 202M 3s Step #1: 1696850K .......... .......... .......... .......... .......... 75% 189M 3s Step #1: 1696900K .......... .......... .......... .......... .......... 75% 196M 3s Step #1: 1696950K .......... .......... .......... .......... .......... 75% 156M 3s Step #1: 1697000K .......... .......... .......... .......... .......... 75% 194M 3s Step #1: 1697050K .......... .......... .......... .......... .......... 75% 67.0M 3s Step #1: 1697100K .......... .......... .......... .......... .......... 75% 188M 3s Step #1: 1697150K .......... .......... .......... .......... .......... 75% 163M 3s Step #1: 1697200K .......... .......... .......... .......... .......... 75% 204M 3s Step #1: 1697250K .......... .......... .......... .......... .......... 75% 221M 3s Step #1: 1697300K .......... .......... .......... .......... .......... 75% 220M 3s Step #1: 1697350K .......... .......... .......... .......... .......... 75% 188M 3s Step #1: 1697400K .......... .......... .......... .......... .......... 75% 191M 3s Step #1: 1697450K .......... .......... .......... .......... .......... 75% 198M 3s Step #1: 1697500K .......... .......... .......... .......... .......... 75% 208M 3s Step #1: 1697550K .......... .......... .......... .......... .......... 75% 164M 3s Step #1: 1697600K .......... .......... .......... .......... .......... 75% 211M 3s Step #1: 1697650K .......... .......... .......... .......... .......... 75% 212M 3s Step #1: 1697700K .......... .......... .......... .......... .......... 75% 193M 3s Step #1: 1697750K .......... .......... .......... .......... .......... 75% 175M 3s Step #1: 1697800K .......... .......... .......... .......... .......... 75% 215M 3s Step #1: 1697850K .......... .......... .......... .......... .......... 75% 216M 3s Step #1: 1697900K .......... .......... .......... .......... .......... 75% 204M 3s Step #1: 1697950K .......... .......... .......... .......... .......... 75% 166M 3s Step #1: 1698000K .......... .......... .......... .......... .......... 75% 202M 3s Step #1: 1698050K .......... .......... .......... .......... .......... 75% 191M 3s Step #1: 1698100K .......... .......... .......... .......... .......... 75% 208M 3s Step #1: 1698150K .......... .......... .......... .......... .......... 75% 183M 3s Step #1: 1698200K .......... .......... .......... .......... .......... 75% 193M 3s Step #1: 1698250K .......... .......... .......... .......... .......... 75% 209M 3s Step #1: 1698300K .......... .......... .......... .......... .......... 75% 217M 3s Step #1: 1698350K .......... .......... .......... .......... .......... 75% 170M 3s Step #1: 1698400K .......... .......... .......... .......... .......... 75% 198M 3s Step #1: 1698450K .......... .......... .......... .......... .......... 75% 192M 3s Step #1: 1698500K .......... .......... .......... .......... .......... 75% 208M 3s Step #1: 1698550K .......... .......... .......... .......... .......... 75% 174M 3s Step #1: 1698600K .......... .......... .......... .......... .......... 75% 198M 3s Step #1: 1698650K .......... .......... .......... .......... .......... 75% 215M 3s Step #1: 1698700K .......... .......... .......... .......... .......... 75% 212M 3s Step #1: 1698750K .......... .......... .......... .......... .......... 75% 162M 3s Step #1: 1698800K .......... .......... .......... .......... .......... 75% 213M 3s Step #1: 1698850K .......... .......... .......... .......... .......... 75% 193M 3s Step #1: 1698900K .......... .......... .......... .......... .......... 75% 187M 3s Step #1: 1698950K .......... .......... .......... .......... .......... 75% 166M 3s Step #1: 1699000K .......... .......... .......... .......... .......... 75% 193M 3s Step #1: 1699050K .......... .......... .......... .......... .......... 75% 209M 3s Step #1: 1699100K .......... .......... .......... .......... .......... 75% 67.2M 3s Step #1: 1699150K .......... .......... .......... .......... .......... 75% 169M 3s Step #1: 1699200K .......... .......... .......... .......... .......... 75% 213M 3s Step #1: 1699250K .......... .......... .......... .......... .......... 75% 185M 3s Step #1: 1699300K .......... .......... .......... .......... .......... 75% 214M 3s Step #1: 1699350K .......... .......... .......... .......... .......... 75% 176M 3s Step #1: 1699400K .......... .......... .......... .......... .......... 75% 206M 3s Step #1: 1699450K .......... .......... .......... .......... .......... 75% 177M 3s Step #1: 1699500K .......... .......... .......... .......... .......... 75% 201M 3s Step #1: 1699550K .......... .......... .......... .......... .......... 75% 176M 3s Step #1: 1699600K .......... .......... .......... .......... .......... 75% 217M 3s Step #1: 1699650K .......... .......... .......... .......... .......... 75% 201M 3s Step #1: 1699700K .......... .......... .......... .......... .......... 75% 207M 3s Step #1: 1699750K .......... .......... .......... .......... .......... 75% 192M 3s Step #1: 1699800K .......... .......... .......... .......... .......... 75% 234M 3s Step #1: 1699850K .......... .......... .......... .......... .......... 75% 218M 3s Step #1: 1699900K .......... .......... .......... .......... .......... 75% 224M 3s Step #1: 1699950K .......... .......... .......... .......... .......... 75% 161M 3s Step #1: 1700000K .......... .......... .......... .......... .......... 75% 197M 3s Step #1: 1700050K .......... .......... .......... .......... .......... 75% 203M 3s Step #1: 1700100K .......... .......... .......... .......... .......... 75% 189M 3s Step #1: 1700150K .......... .......... .......... .......... .......... 75% 190M 3s Step #1: 1700200K .......... .......... .......... .......... .......... 75% 223M 3s Step #1: 1700250K .......... .......... .......... .......... .......... 75% 177M 3s Step #1: 1700300K .......... .......... .......... .......... .......... 75% 202M 3s Step #1: 1700350K .......... .......... .......... .......... .......... 75% 159M 3s Step #1: 1700400K .......... .......... .......... .......... .......... 75% 230M 3s Step #1: 1700450K .......... .......... .......... .......... .......... 75% 214M 3s Step #1: 1700500K .......... .......... .......... .......... .......... 75% 191M 3s Step #1: 1700550K .......... .......... .......... .......... .......... 75% 179M 3s Step #1: 1700600K .......... .......... .......... .......... .......... 75% 222M 3s Step #1: 1700650K .......... .......... .......... .......... .......... 75% 193M 3s Step #1: 1700700K .......... .......... .......... .......... .......... 75% 211M 3s Step #1: 1700750K .......... .......... .......... .......... .......... 75% 180M 3s Step #1: 1700800K .......... .......... .......... .......... .......... 75% 205M 3s Step #1: 1700850K .......... .......... .......... .......... .......... 75% 199M 3s Step #1: 1700900K .......... .......... .......... .......... .......... 75% 114M 3s Step #1: 1700950K .......... .......... .......... .......... .......... 75% 173M 3s Step #1: 1701000K .......... .......... .......... .......... .......... 75% 209M 3s Step #1: 1701050K .......... .......... .......... .......... .......... 75% 168M 3s Step #1: 1701100K .......... .......... .......... .......... .......... 75% 190M 3s Step #1: 1701150K .......... .......... .......... .......... .......... 75% 61.7M 3s Step #1: 1701200K .......... .......... .......... .......... .......... 75% 201M 3s Step #1: 1701250K .......... .......... .......... .......... .......... 75% 204M 3s Step #1: 1701300K .......... .......... .......... .......... .......... 75% 200M 3s Step #1: 1701350K .......... .......... .......... .......... .......... 75% 184M 3s Step #1: 1701400K .......... .......... .......... .......... .......... 75% 202M 3s Step #1: 1701450K .......... .......... .......... .......... .......... 75% 222M 3s Step #1: 1701500K .......... .......... .......... .......... .......... 75% 217M 3s Step #1: 1701550K .......... .......... .......... .......... .......... 75% 165M 3s Step #1: 1701600K .......... .......... .......... .......... .......... 75% 187M 3s Step #1: 1701650K .......... .......... .......... .......... .......... 75% 214M 3s Step #1: 1701700K .......... .......... .......... .......... .......... 75% 210M 3s Step #1: 1701750K .......... .......... .......... .......... .......... 75% 191M 3s Step #1: 1701800K .......... .......... .......... .......... .......... 75% 172M 3s Step #1: 1701850K .......... .......... .......... .......... .......... 75% 193M 3s Step #1: 1701900K .......... .......... .......... .......... .......... 75% 211M 3s Step #1: 1701950K .......... .......... .......... .......... .......... 75% 186M 3s Step #1: 1702000K .......... .......... .......... .......... .......... 75% 212M 3s Step #1: 1702050K .......... .......... .......... .......... .......... 75% 200M 3s Step #1: 1702100K .......... .......... .......... .......... .......... 75% 197M 3s Step #1: 1702150K .......... .......... .......... .......... .......... 75% 150M 3s Step #1: 1702200K .......... .......... .......... .......... .......... 75% 202M 3s Step #1: 1702250K .......... .......... .......... .......... .......... 75% 209M 3s Step #1: 1702300K .......... .......... .......... .......... .......... 75% 204M 3s Step #1: 1702350K .......... .......... .......... .......... .......... 75% 194M 3s Step #1: 1702400K .......... .......... .......... .......... .......... 75% 196M 3s Step #1: 1702450K .......... .......... .......... .......... .......... 75% 201M 3s Step #1: 1702500K .......... .......... .......... .......... .......... 75% 212M 3s Step #1: 1702550K .......... .......... .......... .......... .......... 75% 199M 3s Step #1: 1702600K .......... .......... .......... .......... .......... 75% 190M 3s Step #1: 1702650K .......... .......... .......... .......... .......... 75% 220M 3s Step #1: 1702700K .......... .......... .......... .......... .......... 75% 202M 3s Step #1: 1702750K .......... .......... .......... .......... .......... 75% 180M 3s Step #1: 1702800K .......... .......... .......... .......... .......... 75% 173M 3s Step #1: 1702850K .......... .......... .......... .......... .......... 75% 218M 3s Step #1: 1702900K .......... .......... .......... .......... .......... 75% 213M 3s Step #1: 1702950K .......... .......... .......... .......... .......... 75% 189M 3s Step #1: 1703000K .......... .......... .......... .......... .......... 75% 221M 3s Step #1: 1703050K .......... .......... .......... .......... .......... 75% 202M 3s Step #1: 1703100K .......... .......... .......... .......... .......... 75% 186M 3s Step #1: 1703150K .......... .......... .......... .......... .......... 75% 175M 3s Step #1: 1703200K .......... .......... .......... .......... .......... 75% 68.3M 3s Step #1: 1703250K .......... .......... .......... .......... .......... 75% 215M 3s Step #1: 1703300K .......... .......... .......... .......... .......... 75% 216M 3s Step #1: 1703350K .......... .......... .......... .......... .......... 75% 167M 3s Step #1: 1703400K .......... .......... .......... .......... .......... 75% 222M 3s Step #1: 1703450K .......... .......... .......... .......... .......... 75% 216M 3s Step #1: 1703500K .......... .......... .......... .......... .......... 75% 220M 3s Step #1: 1703550K .......... .......... .......... .......... .......... 75% 155M 3s Step #1: 1703600K .......... .......... .......... .......... .......... 75% 135M 3s Step #1: 1703650K .......... .......... .......... .......... .......... 75% 203M 3s Step #1: 1703700K .......... .......... .......... .......... .......... 75% 209M 3s Step #1: 1703750K .......... .......... .......... .......... .......... 75% 162M 3s Step #1: 1703800K .......... .......... .......... .......... .......... 75% 196M 3s Step #1: 1703850K .......... .......... .......... .......... .......... 75% 199M 3s Step #1: 1703900K .......... .......... .......... .......... .......... 75% 211M 3s Step #1: 1703950K .......... .......... .......... .......... .......... 75% 182M 3s Step #1: 1704000K .......... .......... .......... .......... .......... 75% 213M 3s Step #1: 1704050K .......... .......... .......... .......... .......... 75% 200M 3s Step #1: 1704100K .......... .......... .......... .......... .......... 75% 171M 3s Step #1: 1704150K .......... .......... .......... .......... .......... 75% 175M 3s Step #1: 1704200K .......... .......... .......... .......... .......... 75% 208M 3s Step #1: 1704250K .......... .......... .......... .......... .......... 75% 222M 3s Step #1: 1704300K .......... .......... .......... .......... .......... 75% 209M 3s Step #1: 1704350K .......... .......... .......... .......... .......... 75% 154M 3s Step #1: 1704400K .......... .......... .......... .......... .......... 75% 202M 3s Step #1: 1704450K .......... .......... .......... .......... .......... 75% 211M 3s Step #1: 1704500K .......... .......... .......... .......... .......... 75% 230M 3s Step #1: 1704550K .......... .......... .......... .......... .......... 75% 194M 3s Step #1: 1704600K .......... .......... .......... .......... .......... 75% 194M 3s Step #1: 1704650K .......... .......... .......... .......... .......... 75% 220M 3s Step #1: 1704700K .......... .......... .......... .......... .......... 75% 216M 3s Step #1: 1704750K .......... .......... .......... .......... .......... 75% 172M 3s Step #1: 1704800K .......... .......... .......... .......... .......... 75% 198M 3s Step #1: 1704850K .......... .......... .......... .......... .......... 75% 183M 3s Step #1: 1704900K .......... .......... .......... .......... .......... 75% 213M 3s Step #1: 1704950K .......... .......... .......... .......... .......... 75% 184M 3s Step #1: 1705000K .......... .......... .......... .......... .......... 75% 194M 3s Step #1: 1705050K .......... .......... .......... .......... .......... 75% 215M 3s Step #1: 1705100K .......... .......... .......... .......... .......... 75% 225M 3s Step #1: 1705150K .......... .......... .......... .......... .......... 75% 165M 3s Step #1: 1705200K .......... .......... .......... .......... .......... 75% 191M 3s Step #1: 1705250K .......... .......... .......... .......... .......... 75% 65.3M 3s Step #1: 1705300K .......... .......... .......... .......... .......... 75% 196M 3s Step #1: 1705350K .......... .......... .......... .......... .......... 75% 193M 3s Step #1: 1705400K .......... .......... .......... .......... .......... 75% 206M 3s Step #1: 1705450K .......... .......... .......... .......... .......... 75% 196M 3s Step #1: 1705500K .......... .......... .......... .......... .......... 75% 172M 3s Step #1: 1705550K .......... .......... .......... .......... .......... 75% 172M 3s Step #1: 1705600K .......... .......... .......... .......... .......... 75% 206M 3s Step #1: 1705650K .......... .......... .......... .......... .......... 75% 176M 3s Step #1: 1705700K .......... .......... .......... .......... .......... 75% 184M 3s Step #1: 1705750K .......... .......... .......... .......... .......... 75% 184M 3s Step #1: 1705800K .......... .......... .......... .......... .......... 75% 207M 3s Step #1: 1705850K .......... .......... .......... .......... .......... 75% 211M 3s Step #1: 1705900K .......... .......... .......... .......... .......... 75% 192M 3s Step #1: 1705950K .......... .......... .......... .......... .......... 75% 186M 3s Step #1: 1706000K .......... .......... .......... .......... .......... 75% 188M 3s Step #1: 1706050K .......... .......... .......... .......... .......... 75% 202M 3s Step #1: 1706100K .......... .......... .......... .......... .......... 75% 183M 3s Step #1: 1706150K .......... .......... .......... .......... .......... 75% 180M 3s Step #1: 1706200K .......... .......... .......... .......... .......... 75% 217M 3s Step #1: 1706250K .......... .......... .......... .......... .......... 75% 191M 3s Step #1: 1706300K .......... .......... .......... .......... .......... 75% 221M 3s Step #1: 1706350K .......... .......... .......... .......... .......... 75% 178M 3s Step #1: 1706400K .......... .......... .......... .......... .......... 75% 204M 3s Step #1: 1706450K .......... .......... .......... .......... .......... 75% 208M 3s Step #1: 1706500K .......... .......... .......... .......... .......... 75% 213M 3s Step #1: 1706550K .......... .......... .......... .......... .......... 75% 191M 3s Step #1: 1706600K .......... .......... .......... .......... .......... 75% 213M 3s Step #1: 1706650K .......... .......... .......... .......... .......... 75% 206M 3s Step #1: 1706700K .......... .......... .......... .......... .......... 75% 189M 3s Step #1: 1706750K .......... .......... .......... .......... .......... 75% 163M 3s Step #1: 1706800K .......... .......... .......... .......... .......... 75% 211M 3s Step #1: 1706850K .......... .......... .......... .......... .......... 75% 202M 3s Step #1: 1706900K .......... .......... .......... .......... .......... 75% 175M 3s Step #1: 1706950K .......... .......... .......... .......... .......... 75% 185M 3s Step #1: 1707000K .......... .......... .......... .......... .......... 75% 203M 3s Step #1: 1707050K .......... .......... .......... .......... .......... 75% 206M 3s Step #1: 1707100K .......... .......... .......... .......... .......... 75% 189M 3s Step #1: 1707150K .......... .......... .......... .......... .......... 75% 163M 3s Step #1: 1707200K .......... .......... .......... .......... .......... 75% 190M 3s Step #1: 1707250K .......... .......... .......... .......... .......... 75% 207M 3s Step #1: 1707300K .......... .......... .......... .......... .......... 75% 67.3M 3s Step #1: 1707350K .......... .......... .......... .......... .......... 75% 206M 3s Step #1: 1707400K .......... .......... .......... .......... .......... 75% 218M 3s Step #1: 1707450K .......... .......... .......... .......... .......... 75% 195M 3s Step #1: 1707500K .......... .......... .......... .......... .......... 75% 200M 3s Step #1: 1707550K .......... .......... .......... .......... .......... 75% 173M 3s Step #1: 1707600K .......... .......... .......... .......... .......... 75% 185M 3s Step #1: 1707650K .......... .......... .......... .......... .......... 75% 209M 3s Step #1: 1707700K .......... .......... .......... .......... .......... 75% 208M 3s Step #1: 1707750K .......... .......... .......... .......... .......... 75% 185M 3s Step #1: 1707800K .......... .......... .......... .......... .......... 75% 201M 3s Step #1: 1707850K .......... .......... .......... .......... .......... 75% 225M 3s Step #1: 1707900K .......... .......... .......... .......... .......... 75% 206M 3s Step #1: 1707950K .......... .......... .......... .......... .......... 75% 168M 3s Step #1: 1708000K .......... .......... .......... .......... .......... 75% 186M 3s Step #1: 1708050K .......... .......... .......... .......... .......... 75% 207M 3s Step #1: 1708100K .......... .......... .......... .......... .......... 75% 214M 3s Step #1: 1708150K .......... .......... .......... .......... .......... 75% 179M 3s Step #1: 1708200K .......... .......... .......... .......... .......... 75% 182M 3s Step #1: 1708250K .......... .......... .......... .......... .......... 75% 190M 3s Step #1: 1708300K .......... .......... .......... .......... .......... 75% 204M 3s Step #1: 1708350K .......... .......... .......... .......... .......... 75% 179M 3s Step #1: 1708400K .......... .......... .......... .......... .......... 75% 195M 3s Step #1: 1708450K .......... .......... .......... .......... .......... 75% 206M 3s Step #1: 1708500K .......... .......... .......... .......... .......... 75% 227M 3s Step #1: 1708550K .......... .......... .......... .......... .......... 75% 201M 3s Step #1: 1708600K .......... .......... .......... .......... .......... 75% 207M 3s Step #1: 1708650K .......... .......... .......... .......... .......... 75% 198M 3s Step #1: 1708700K .......... .......... .......... .......... .......... 75% 194M 3s Step #1: 1708750K .......... .......... .......... .......... .......... 75% 183M 3s Step #1: 1708800K .......... .......... .......... .......... .......... 75% 206M 3s Step #1: 1708850K .......... .......... .......... .......... .......... 75% 204M 3s Step #1: 1708900K .......... .......... .......... .......... .......... 75% 221M 3s Step #1: 1708950K .......... .......... .......... .......... .......... 75% 200M 3s Step #1: 1709000K .......... .......... .......... .......... .......... 75% 186M 3s Step #1: 1709050K .......... .......... .......... .......... .......... 75% 219M 3s Step #1: 1709100K .......... .......... .......... .......... .......... 75% 192M 3s Step #1: 1709150K .......... .......... .......... .......... .......... 75% 167M 3s Step #1: 1709200K .......... .......... .......... .......... .......... 75% 178M 3s Step #1: 1709250K .......... .......... .......... .......... .......... 75% 210M 3s Step #1: 1709300K .......... .......... .......... .......... .......... 75% 204M 3s Step #1: 1709350K .......... .......... .......... .......... .......... 75% 64.8M 3s Step #1: 1709400K .......... .......... .......... .......... .......... 75% 214M 3s Step #1: 1709450K .......... .......... .......... .......... .......... 75% 206M 3s Step #1: 1709500K .......... .......... .......... .......... .......... 75% 197M 3s Step #1: 1709550K .......... .......... .......... .......... .......... 75% 175M 3s Step #1: 1709600K .......... .......... .......... .......... .......... 75% 192M 3s Step #1: 1709650K .......... .......... .......... .......... .......... 75% 207M 3s Step #1: 1709700K .......... .......... .......... .......... .......... 75% 203M 3s Step #1: 1709750K .......... .......... .......... .......... .......... 75% 179M 3s Step #1: 1709800K .......... .......... .......... .......... .......... 75% 210M 3s Step #1: 1709850K .......... .......... .......... .......... .......... 75% 221M 3s Step #1: 1709900K .......... .......... .......... .......... .......... 75% 225M 3s Step #1: 1709950K .......... .......... .......... .......... .......... 75% 156M 3s Step #1: 1710000K .......... .......... .......... .......... .......... 75% 206M 3s Step #1: 1710050K .......... .......... .......... .......... .......... 75% 210M 3s Step #1: 1710100K .......... .......... .......... .......... .......... 75% 204M 3s Step #1: 1710150K .......... .......... .......... .......... .......... 75% 178M 3s Step #1: 1710200K .......... .......... .......... .......... .......... 75% 209M 3s Step #1: 1710250K .......... .......... .......... .......... .......... 75% 205M 3s Step #1: 1710300K .......... .......... .......... .......... .......... 75% 216M 3s Step #1: 1710350K .......... .......... .......... .......... .......... 75% 184M 3s Step #1: 1710400K .......... .......... .......... .......... .......... 75% 220M 3s Step #1: 1710450K .......... .......... .......... .......... .......... 75% 218M 3s Step #1: 1710500K .......... .......... .......... .......... .......... 75% 209M 3s Step #1: 1710550K .......... .......... .......... .......... .......... 75% 177M 3s Step #1: 1710600K .......... .......... .......... .......... .......... 75% 212M 3s Step #1: 1710650K .......... .......... .......... .......... .......... 75% 194M 3s Step #1: 1710700K .......... .......... .......... .......... .......... 75% 188M 3s Step #1: 1710750K .......... .......... .......... .......... .......... 75% 167M 3s Step #1: 1710800K .......... .......... .......... .......... .......... 75% 197M 3s Step #1: 1710850K .......... .......... .......... .......... .......... 75% 187M 3s Step #1: 1710900K .......... .......... .......... .......... .......... 75% 210M 3s Step #1: 1710950K .......... .......... .......... .......... .......... 75% 195M 3s Step #1: 1711000K .......... .......... .......... .......... .......... 75% 200M 3s Step #1: 1711050K .......... .......... .......... .......... .......... 75% 185M 3s Step #1: 1711100K .......... .......... .......... .......... .......... 75% 206M 3s Step #1: 1711150K .......... .......... .......... .......... .......... 75% 187M 3s Step #1: 1711200K .......... .......... .......... .......... .......... 75% 215M 3s Step #1: 1711250K .......... .......... .......... .......... .......... 75% 203M 3s Step #1: 1711300K .......... .......... .......... .......... .......... 75% 195M 3s Step #1: 1711350K .......... .......... .......... .......... .......... 75% 194M 3s Step #1: 1711400K .......... .......... .......... .......... .......... 75% 72.5M 3s Step #1: 1711450K .......... .......... .......... .......... .......... 75% 182M 3s Step #1: 1711500K .......... .......... .......... .......... .......... 75% 217M 3s Step #1: 1711550K .......... .......... .......... .......... .......... 75% 164M 3s Step #1: 1711600K .......... .......... .......... .......... .......... 75% 205M 3s Step #1: 1711650K .......... .......... .......... .......... .......... 75% 217M 3s Step #1: 1711700K .......... .......... .......... .......... .......... 75% 232M 3s Step #1: 1711750K .......... .......... .......... .......... .......... 75% 208M 3s Step #1: 1711800K .......... .......... .......... .......... .......... 75% 184M 3s Step #1: 1711850K .......... .......... .......... .......... .......... 75% 211M 3s Step #1: 1711900K .......... .......... .......... .......... .......... 75% 204M 3s Step #1: 1711950K .......... .......... .......... .......... .......... 75% 170M 3s Step #1: 1712000K .......... .......... .......... .......... .......... 75% 202M 3s Step #1: 1712050K .......... .......... .......... .......... .......... 75% 212M 3s Step #1: 1712100K .......... .......... .......... .......... .......... 75% 223M 3s Step #1: 1712150K .......... .......... .......... .......... .......... 75% 176M 3s Step #1: 1712200K .......... .......... .......... .......... .......... 76% 209M 3s Step #1: 1712250K .......... .......... .......... .......... .......... 76% 134M 3s Step #1: 1712300K .......... .......... .......... .......... .......... 76% 212M 3s Step #1: 1712350K .......... .......... .......... .......... .......... 76% 172M 3s Step #1: 1712400K .......... .......... .......... .......... .......... 76% 196M 3s Step #1: 1712450K .......... .......... .......... .......... .......... 76% 205M 3s Step #1: 1712500K .......... .......... .......... .......... .......... 76% 217M 3s Step #1: 1712550K .......... .......... .......... .......... .......... 76% 161M 3s Step #1: 1712600K .......... .......... .......... .......... .......... 76% 194M 3s Step #1: 1712650K .......... .......... .......... .......... .......... 76% 190M 3s Step #1: 1712700K .......... .......... .......... .......... .......... 76% 202M 3s Step #1: 1712750K .......... .......... .......... .......... .......... 76% 172M 3s Step #1: 1712800K .......... .......... .......... .......... .......... 76% 201M 3s Step #1: 1712850K .......... .......... .......... .......... .......... 76% 216M 3s Step #1: 1712900K .......... .......... .......... .......... .......... 76% 205M 3s Step #1: 1712950K .......... .......... .......... .......... .......... 76% 176M 3s Step #1: 1713000K .......... .......... .......... .......... .......... 76% 192M 3s Step #1: 1713050K .......... .......... .......... .......... .......... 76% 167M 3s Step #1: 1713100K .......... .......... .......... .......... .......... 76% 223M 3s Step #1: 1713150K .......... .......... .......... .......... .......... 76% 182M 3s Step #1: 1713200K .......... .......... .......... .......... .......... 76% 182M 3s Step #1: 1713250K .......... .......... .......... .......... .......... 76% 211M 3s Step #1: 1713300K .......... .......... .......... .......... .......... 76% 189M 3s Step #1: 1713350K .......... .......... .......... .......... .......... 76% 173M 3s Step #1: 1713400K .......... .......... .......... .......... .......... 76% 209M 3s Step #1: 1713450K .......... .......... .......... .......... .......... 76% 66.8M 3s Step #1: 1713500K .......... .......... .......... .......... .......... 76% 209M 3s Step #1: 1713550K .......... .......... .......... .......... .......... 76% 174M 3s Step #1: 1713600K .......... .......... .......... .......... .......... 76% 197M 3s Step #1: 1713650K .......... .......... .......... .......... .......... 76% 217M 3s Step #1: 1713700K .......... .......... .......... .......... .......... 76% 218M 3s Step #1: 1713750K .......... .......... .......... .......... .......... 76% 176M 3s Step #1: 1713800K .......... .......... .......... .......... .......... 76% 189M 3s Step #1: 1713850K .......... .......... .......... .......... .......... 76% 179M 3s Step #1: 1713900K .......... .......... .......... .......... .......... 76% 209M 3s Step #1: 1713950K .......... .......... .......... .......... .......... 76% 190M 3s Step #1: 1714000K .......... .......... .......... .......... .......... 76% 222M 3s Step #1: 1714050K .......... .......... .......... .......... .......... 76% 201M 3s Step #1: 1714100K .......... .......... .......... .......... .......... 76% 160M 3s Step #1: 1714150K .......... .......... .......... .......... .......... 76% 194M 3s Step #1: 1714200K .......... .......... .......... .......... .......... 76% 208M 3s Step #1: 1714250K .......... .......... .......... .......... .......... 76% 212M 3s Step #1: 1714300K .......... .......... .......... .......... .......... 76% 207M 3s Step #1: 1714350K .......... .......... .......... .......... .......... 76% 174M 3s Step #1: 1714400K .......... .......... .......... .......... .......... 76% 203M 3s Step #1: 1714450K .......... .......... .......... .......... .......... 76% 190M 3s Step #1: 1714500K .......... .......... .......... .......... .......... 76% 189M 3s Step #1: 1714550K .......... .......... .......... .......... .......... 76% 165M 3s Step #1: 1714600K .......... .......... .......... .......... .......... 76% 202M 3s Step #1: 1714650K .......... .......... .......... .......... .......... 76% 199M 3s Step #1: 1714700K .......... .......... .......... .......... .......... 76% 187M 3s Step #1: 1714750K .......... .......... .......... .......... .......... 76% 165M 3s Step #1: 1714800K .......... .......... .......... .......... .......... 76% 208M 3s Step #1: 1714850K .......... .......... .......... .......... .......... 76% 196M 3s Step #1: 1714900K .......... .......... .......... .......... .......... 76% 198M 3s Step #1: 1714950K .......... .......... .......... .......... .......... 76% 172M 3s Step #1: 1715000K .......... .......... .......... .......... .......... 76% 197M 3s Step #1: 1715050K .......... .......... .......... .......... .......... 76% 204M 3s Step #1: 1715100K .......... .......... .......... .......... .......... 76% 200M 3s Step #1: 1715150K .......... .......... .......... .......... .......... 76% 170M 3s Step #1: 1715200K .......... .......... .......... .......... .......... 76% 205M 3s Step #1: 1715250K .......... .......... .......... .......... .......... 76% 189M 3s Step #1: 1715300K .......... .......... .......... .......... .......... 76% 190M 3s Step #1: 1715350K .......... .......... .......... .......... .......... 76% 191M 3s Step #1: 1715400K .......... .......... .......... .......... .......... 76% 188M 3s Step #1: 1715450K .......... .......... .......... .......... .......... 76% 191M 3s Step #1: 1715500K .......... .......... .......... .......... .......... 76% 68.5M 3s Step #1: 1715550K .......... .......... .......... .......... .......... 76% 173M 3s Step #1: 1715600K .......... .......... .......... .......... .......... 76% 194M 3s Step #1: 1715650K .......... .......... .......... .......... .......... 76% 221M 3s Step #1: 1715700K .......... .......... .......... .......... .......... 76% 187M 3s Step #1: 1715750K .......... .......... .......... .......... .......... 76% 155M 3s Step #1: 1715800K .......... .......... .......... .......... .......... 76% 236M 3s Step #1: 1715850K .......... .......... .......... .......... .......... 76% 201M 3s Step #1: 1715900K .......... .......... .......... .......... .......... 76% 194M 3s Step #1: 1715950K .......... .......... .......... .......... .......... 76% 163M 3s Step #1: 1716000K .......... .......... .......... .......... .......... 76% 192M 3s Step #1: 1716050K .......... .......... .......... .......... .......... 76% 201M 3s Step #1: 1716100K .......... .......... .......... .......... .......... 76% 207M 3s Step #1: 1716150K .......... .......... .......... .......... .......... 76% 185M 3s Step #1: 1716200K .......... .......... .......... .......... .......... 76% 213M 3s Step #1: 1716250K .......... .......... .......... .......... .......... 76% 194M 3s Step #1: 1716300K .......... .......... .......... .......... .......... 76% 203M 3s Step #1: 1716350K .......... .......... .......... .......... .......... 76% 158M 3s Step #1: 1716400K .......... .......... .......... .......... .......... 76% 183M 3s Step #1: 1716450K .......... .......... .......... .......... .......... 76% 192M 3s Step #1: 1716500K .......... .......... .......... .......... .......... 76% 205M 3s Step #1: 1716550K .......... .......... .......... .......... .......... 76% 177M 3s Step #1: 1716600K .......... .......... .......... .......... .......... 76% 210M 3s Step #1: 1716650K .......... .......... .......... .......... .......... 76% 189M 3s Step #1: 1716700K .......... .......... .......... .......... .......... 76% 209M 3s Step #1: 1716750K .......... .......... .......... .......... .......... 76% 165M 3s Step #1: 1716800K .......... .......... .......... .......... .......... 76% 171M 3s Step #1: 1716850K .......... .......... .......... .......... .......... 76% 191M 3s Step #1: 1716900K .......... .......... .......... .......... .......... 76% 191M 3s Step #1: 1716950K .......... .......... .......... .......... .......... 76% 167M 3s Step #1: 1717000K .......... .......... .......... .......... .......... 76% 191M 3s Step #1: 1717050K .......... .......... .......... .......... .......... 76% 205M 3s Step #1: 1717100K .......... .......... .......... .......... .......... 76% 217M 3s Step #1: 1717150K .......... .......... .......... .......... .......... 76% 148M 3s Step #1: 1717200K .......... .......... .......... .......... .......... 76% 130M 3s Step #1: 1717250K .......... .......... .......... .......... .......... 76% 185M 3s Step #1: 1717300K .......... .......... .......... .......... .......... 76% 198M 3s Step #1: 1717350K .......... .......... .......... .......... .......... 76% 166M 3s Step #1: 1717400K .......... .......... .......... .......... .......... 76% 178M 3s Step #1: 1717450K .......... .......... .......... .......... .......... 76% 180M 3s Step #1: 1717500K .......... .......... .......... .......... .......... 76% 171M 3s Step #1: 1717550K .......... .......... .......... .......... .......... 76% 60.0M 3s Step #1: 1717600K .......... .......... .......... .......... .......... 76% 208M 3s Step #1: 1717650K .......... .......... .......... .......... .......... 76% 190M 3s Step #1: 1717700K .......... .......... .......... .......... .......... 76% 208M 3s Step #1: 1717750K .......... .......... .......... .......... .......... 76% 181M 3s Step #1: 1717800K .......... .......... .......... .......... .......... 76% 203M 3s Step #1: 1717850K .......... .......... .......... .......... .......... 76% 195M 3s Step #1: 1717900K .......... .......... .......... .......... .......... 76% 203M 3s Step #1: 1717950K .......... .......... .......... .......... .......... 76% 169M 3s Step #1: 1718000K .......... .......... .......... .......... .......... 76% 206M 3s Step #1: 1718050K .......... .......... .......... .......... .......... 76% 179M 3s Step #1: 1718100K .......... .......... .......... .......... .......... 76% 201M 3s Step #1: 1718150K .......... .......... .......... .......... .......... 76% 166M 3s Step #1: 1718200K .......... .......... .......... .......... .......... 76% 201M 3s Step #1: 1718250K .......... .......... .......... .......... .......... 76% 179M 3s Step #1: 1718300K .......... .......... .......... .......... .......... 76% 199M 3s Step #1: 1718350K .......... .......... .......... .......... .......... 76% 177M 3s Step #1: 1718400K .......... .......... .......... .......... .......... 76% 202M 3s Step #1: 1718450K .......... .......... .......... .......... .......... 76% 175M 3s Step #1: 1718500K .......... .......... .......... .......... .......... 76% 203M 3s Step #1: 1718550K .......... .......... .......... .......... .......... 76% 175M 3s Step #1: 1718600K .......... .......... .......... .......... .......... 76% 205M 3s Step #1: 1718650K .......... .......... .......... .......... .......... 76% 177M 3s Step #1: 1718700K .......... .......... .......... .......... .......... 76% 184M 3s Step #1: 1718750K .......... .......... .......... .......... .......... 76% 163M 3s Step #1: 1718800K .......... .......... .......... .......... .......... 76% 199M 3s Step #1: 1718850K .......... .......... .......... .......... .......... 76% 201M 3s Step #1: 1718900K .......... .......... .......... .......... .......... 76% 209M 3s Step #1: 1718950K .......... .......... .......... .......... .......... 76% 161M 3s Step #1: 1719000K .......... .......... .......... .......... .......... 76% 191M 3s Step #1: 1719050K .......... .......... .......... .......... .......... 76% 204M 3s Step #1: 1719100K .......... .......... .......... .......... .......... 76% 202M 3s Step #1: 1719150K .......... .......... .......... .......... .......... 76% 171M 3s Step #1: 1719200K .......... .......... .......... .......... .......... 76% 189M 3s Step #1: 1719250K .......... .......... .......... .......... .......... 76% 218M 3s Step #1: 1719300K .......... .......... .......... .......... .......... 76% 203M 3s Step #1: 1719350K .......... .......... .......... .......... .......... 76% 167M 3s Step #1: 1719400K .......... .......... .......... .......... .......... 76% 202M 3s Step #1: 1719450K .......... .......... .......... .......... .......... 76% 176M 3s Step #1: 1719500K .......... .......... .......... .......... .......... 76% 198M 3s Step #1: 1719550K .......... .......... .......... .......... .......... 76% 166M 3s Step #1: 1719600K .......... .......... .......... .......... .......... 76% 66.8M 3s Step #1: 1719650K .......... .......... .......... .......... .......... 76% 189M 3s Step #1: 1719700K .......... .......... .......... .......... .......... 76% 174M 3s Step #1: 1719750K .......... .......... .......... .......... .......... 76% 181M 3s Step #1: 1719800K .......... .......... .......... .......... .......... 76% 212M 3s Step #1: 1719850K .......... .......... .......... .......... .......... 76% 206M 3s Step #1: 1719900K .......... .......... .......... .......... .......... 76% 203M 3s Step #1: 1719950K .......... .......... .......... .......... .......... 76% 177M 3s Step #1: 1720000K .......... .......... .......... .......... .......... 76% 191M 3s Step #1: 1720050K .......... .......... .......... .......... .......... 76% 208M 3s Step #1: 1720100K .......... .......... .......... .......... .......... 76% 200M 3s Step #1: 1720150K .......... .......... .......... .......... .......... 76% 176M 3s Step #1: 1720200K .......... .......... .......... .......... .......... 76% 211M 3s Step #1: 1720250K .......... .......... .......... .......... .......... 76% 195M 3s Step #1: 1720300K .......... .......... .......... .......... .......... 76% 209M 3s Step #1: 1720350K .......... .......... .......... .......... .......... 76% 158M 3s Step #1: 1720400K .......... .......... .......... .......... .......... 76% 194M 3s Step #1: 1720450K .......... .......... .......... .......... .......... 76% 203M 3s Step #1: 1720500K .......... .......... .......... .......... .......... 76% 195M 3s Step #1: 1720550K .......... .......... .......... .......... .......... 76% 165M 3s Step #1: 1720600K .......... .......... .......... .......... .......... 76% 200M 3s Step #1: 1720650K .......... .......... .......... .......... .......... 76% 204M 3s Step #1: 1720700K .......... .......... .......... .......... .......... 76% 203M 3s Step #1: 1720750K .......... .......... .......... .......... .......... 76% 163M 3s Step #1: 1720800K .......... .......... .......... .......... .......... 76% 217M 3s Step #1: 1720850K .......... .......... .......... .......... .......... 76% 203M 3s Step #1: 1720900K .......... .......... .......... .......... .......... 76% 188M 3s Step #1: 1720950K .......... .......... .......... .......... .......... 76% 171M 3s Step #1: 1721000K .......... .......... .......... .......... .......... 76% 192M 3s Step #1: 1721050K .......... .......... .......... .......... .......... 76% 207M 3s Step #1: 1721100K .......... .......... .......... .......... .......... 76% 205M 3s Step #1: 1721150K .......... .......... .......... .......... .......... 76% 151M 3s Step #1: 1721200K .......... .......... .......... .......... .......... 76% 205M 3s Step #1: 1721250K .......... .......... .......... .......... .......... 76% 184M 3s Step #1: 1721300K .......... .......... .......... .......... .......... 76% 204M 3s Step #1: 1721350K .......... .......... .......... .......... .......... 76% 180M 3s Step #1: 1721400K .......... .......... .......... .......... .......... 76% 205M 3s Step #1: 1721450K .......... .......... .......... .......... .......... 76% 201M 3s Step #1: 1721500K .......... .......... .......... .......... .......... 76% 179M 3s Step #1: 1721550K .......... .......... .......... .......... .......... 76% 165M 3s Step #1: 1721600K .......... .......... .......... .......... .......... 76% 190M 3s Step #1: 1721650K .......... .......... .......... .......... .......... 76% 68.1M 3s Step #1: 1721700K .......... .......... .......... .......... .......... 76% 222M 3s Step #1: 1721750K .......... .......... .......... .......... .......... 76% 198M 3s Step #1: 1721800K .......... .......... .......... .......... .......... 76% 193M 3s Step #1: 1721850K .......... .......... .......... .......... .......... 76% 173M 3s Step #1: 1721900K .......... .......... .......... .......... .......... 76% 216M 3s Step #1: 1721950K .......... .......... .......... .......... .......... 76% 188M 3s Step #1: 1722000K .......... .......... .......... .......... .......... 76% 224M 3s Step #1: 1722050K .......... .......... .......... .......... .......... 76% 178M 3s Step #1: 1722100K .......... .......... .......... .......... .......... 76% 202M 3s Step #1: 1722150K .......... .......... .......... .......... .......... 76% 187M 3s Step #1: 1722200K .......... .......... .......... .......... .......... 76% 221M 3s Step #1: 1722250K .......... .......... .......... .......... .......... 76% 196M 3s Step #1: 1722300K .......... .......... .......... .......... .......... 76% 194M 3s Step #1: 1722350K .......... .......... .......... .......... .......... 76% 173M 3s Step #1: 1722400K .......... .......... .......... .......... .......... 76% 206M 3s Step #1: 1722450K .......... .......... .......... .......... .......... 76% 194M 3s Step #1: 1722500K .......... .......... .......... .......... .......... 76% 220M 3s Step #1: 1722550K .......... .......... .......... .......... .......... 76% 172M 3s Step #1: 1722600K .......... .......... .......... .......... .......... 76% 207M 3s Step #1: 1722650K .......... .......... .......... .......... .......... 76% 191M 3s Step #1: 1722700K .......... .......... .......... .......... .......... 76% 203M 3s Step #1: 1722750K .......... .......... .......... .......... .......... 76% 173M 3s Step #1: 1722800K .......... .......... .......... .......... .......... 76% 191M 3s Step #1: 1722850K .......... .......... .......... .......... .......... 76% 185M 3s Step #1: 1722900K .......... .......... .......... .......... .......... 76% 206M 3s Step #1: 1722950K .......... .......... .......... .......... .......... 76% 183M 3s Step #1: 1723000K .......... .......... .......... .......... .......... 76% 194M 3s Step #1: 1723050K .......... .......... .......... .......... .......... 76% 172M 3s Step #1: 1723100K .......... .......... .......... .......... .......... 76% 194M 3s Step #1: 1723150K .......... .......... .......... .......... .......... 76% 173M 3s Step #1: 1723200K .......... .......... .......... .......... .......... 76% 194M 3s Step #1: 1723250K .......... .......... .......... .......... .......... 76% 202M 3s Step #1: 1723300K .......... .......... .......... .......... .......... 76% 193M 3s Step #1: 1723350K .......... .......... .......... .......... .......... 76% 181M 3s Step #1: 1723400K .......... .......... .......... .......... .......... 76% 184M 3s Step #1: 1723450K .......... .......... .......... .......... .......... 76% 172M 3s Step #1: 1723500K .......... .......... .......... .......... .......... 76% 210M 3s Step #1: 1723550K .......... .......... .......... .......... .......... 76% 154M 3s Step #1: 1723600K .......... .......... .......... .......... .......... 76% 203M 3s Step #1: 1723650K .......... .......... .......... .......... .......... 76% 200M 3s Step #1: 1723700K .......... .......... .......... .......... .......... 76% 68.7M 3s Step #1: 1723750K .......... .......... .......... .......... .......... 76% 175M 3s Step #1: 1723800K .......... .......... .......... .......... .......... 76% 182M 3s Step #1: 1723850K .......... .......... .......... .......... .......... 76% 220M 3s Step #1: 1723900K .......... .......... .......... .......... .......... 76% 203M 3s Step #1: 1723950K .......... .......... .......... .......... .......... 76% 155M 3s Step #1: 1724000K .......... .......... .......... .......... .......... 76% 194M 3s Step #1: 1724050K .......... .......... .......... .......... .......... 76% 187M 3s Step #1: 1724100K .......... .......... .......... .......... .......... 76% 195M 3s Step #1: 1724150K .......... .......... .......... .......... .......... 76% 167M 3s Step #1: 1724200K .......... .......... .......... .......... .......... 76% 193M 3s Step #1: 1724250K .......... .......... .......... .......... .......... 76% 201M 3s Step #1: 1724300K .......... .......... .......... .......... .......... 76% 202M 3s Step #1: 1724350K .......... .......... .......... .......... .......... 76% 162M 3s Step #1: 1724400K .......... .......... .......... .......... .......... 76% 179M 3s Step #1: 1724450K .......... .......... .......... .......... .......... 76% 203M 3s Step #1: 1724500K .......... .......... .......... .......... .......... 76% 204M 3s Step #1: 1724550K .......... .......... .......... .......... .......... 76% 170M 3s Step #1: 1724600K .......... .......... .......... .......... .......... 76% 190M 3s Step #1: 1724650K .......... .......... .......... .......... .......... 76% 199M 3s Step #1: 1724700K .......... .......... .......... .......... .......... 76% 183M 3s Step #1: 1724750K .......... .......... .......... .......... .......... 76% 163M 3s Step #1: 1724800K .......... .......... .......... .......... .......... 76% 203M 3s Step #1: 1724850K .......... .......... .......... .......... .......... 76% 193M 3s Step #1: 1724900K .......... .......... .......... .......... .......... 76% 174M 3s Step #1: 1724950K .......... .......... .......... .......... .......... 76% 169M 3s Step #1: 1725000K .......... .......... .......... .......... .......... 76% 206M 3s Step #1: 1725050K .......... .......... .......... .......... .......... 76% 195M 3s Step #1: 1725100K .......... .......... .......... .......... .......... 76% 195M 3s Step #1: 1725150K .......... .......... .......... .......... .......... 76% 169M 3s Step #1: 1725200K .......... .......... .......... .......... .......... 76% 202M 3s Step #1: 1725250K .......... .......... .......... .......... .......... 76% 202M 3s Step #1: 1725300K .......... .......... .......... .......... .......... 76% 199M 3s Step #1: 1725350K .......... .......... .......... .......... .......... 76% 170M 3s Step #1: 1725400K .......... .......... .......... .......... .......... 76% 180M 3s Step #1: 1725450K .......... .......... .......... .......... .......... 76% 179M 3s Step #1: 1725500K .......... .......... .......... .......... .......... 76% 205M 3s Step #1: 1725550K .......... .......... .......... .......... .......... 76% 172M 3s Step #1: 1725600K .......... .......... .......... .......... .......... 76% 195M 3s Step #1: 1725650K .......... .......... .......... .......... .......... 76% 180M 3s Step #1: 1725700K .......... .......... .......... .......... .......... 76% 203M 3s Step #1: 1725750K .......... .......... .......... .......... .......... 76% 64.8M 3s Step #1: 1725800K .......... .......... .......... .......... .......... 76% 212M 3s Step #1: 1725850K .......... .......... .......... .......... .......... 76% 187M 3s Step #1: 1725900K .......... .......... .......... .......... .......... 76% 206M 3s Step #1: 1725950K .......... .......... .......... .......... .......... 76% 165M 3s Step #1: 1726000K .......... .......... .......... .......... .......... 76% 184M 3s Step #1: 1726050K .......... .......... .......... .......... .......... 76% 192M 3s Step #1: 1726100K .......... .......... .......... .......... .......... 76% 186M 3s Step #1: 1726150K .......... .......... .......... .......... .......... 76% 188M 3s Step #1: 1726200K .......... .......... .......... .......... .......... 76% 205M 3s Step #1: 1726250K .......... .......... .......... .......... .......... 76% 208M 3s Step #1: 1726300K .......... .......... .......... .......... .......... 76% 184M 3s Step #1: 1726350K .......... .......... .......... .......... .......... 76% 172M 3s Step #1: 1726400K .......... .......... .......... .......... .......... 76% 184M 3s Step #1: 1726450K .......... .......... .......... .......... .......... 76% 200M 3s Step #1: 1726500K .......... .......... .......... .......... .......... 76% 192M 3s Step #1: 1726550K .......... .......... .......... .......... .......... 76% 172M 3s Step #1: 1726600K .......... .......... .......... .......... .......... 76% 208M 3s Step #1: 1726650K .......... .......... .......... .......... .......... 76% 189M 3s Step #1: 1726700K .......... .......... .......... .......... .......... 76% 205M 3s Step #1: 1726750K .......... .......... .......... .......... .......... 76% 167M 3s Step #1: 1726800K .......... .......... .......... .......... .......... 76% 189M 3s Step #1: 1726850K .......... .......... .......... .......... .......... 76% 178M 3s Step #1: 1726900K .......... .......... .......... .......... .......... 76% 196M 3s Step #1: 1726950K .......... .......... .......... .......... .......... 76% 178M 3s Step #1: 1727000K .......... .......... .......... .......... .......... 76% 207M 3s Step #1: 1727050K .......... .......... .......... .......... .......... 76% 206M 3s Step #1: 1727100K .......... .......... .......... .......... .......... 76% 189M 3s Step #1: 1727150K .......... .......... .......... .......... .......... 76% 167M 3s Step #1: 1727200K .......... .......... .......... .......... .......... 76% 205M 3s Step #1: 1727250K .......... .......... .......... .......... .......... 76% 198M 3s Step #1: 1727300K .......... .......... .......... .......... .......... 76% 190M 3s Step #1: 1727350K .......... .......... .......... .......... .......... 76% 171M 3s Step #1: 1727400K .......... .......... .......... .......... .......... 76% 186M 3s Step #1: 1727450K .......... .......... .......... .......... .......... 76% 202M 3s Step #1: 1727500K .......... .......... .......... .......... .......... 76% 203M 3s Step #1: 1727550K .......... .......... .......... .......... .......... 76% 169M 3s Step #1: 1727600K .......... .......... .......... .......... .......... 76% 206M 3s Step #1: 1727650K .......... .......... .......... .......... .......... 76% 185M 3s Step #1: 1727700K .......... .......... .......... .......... .......... 76% 190M 3s Step #1: 1727750K .......... .......... .......... .......... .......... 76% 174M 3s Step #1: 1727800K .......... .......... .......... .......... .......... 76% 65.6M 3s Step #1: 1727850K .......... .......... .......... .......... .......... 76% 213M 3s Step #1: 1727900K .......... .......... .......... .......... .......... 76% 191M 3s Step #1: 1727950K .......... .......... .......... .......... .......... 76% 178M 3s Step #1: 1728000K .......... .......... .......... .......... .......... 76% 212M 3s Step #1: 1728050K .......... .......... .......... .......... .......... 76% 208M 3s Step #1: 1728100K .......... .......... .......... .......... .......... 76% 209M 3s Step #1: 1728150K .......... .......... .......... .......... .......... 76% 189M 3s Step #1: 1728200K .......... .......... .......... .......... .......... 76% 157M 3s Step #1: 1728250K .......... .......... .......... .......... .......... 76% 191M 3s Step #1: 1728300K .......... .......... .......... .......... .......... 76% 195M 3s Step #1: 1728350K .......... .......... .......... .......... .......... 76% 160M 3s Step #1: 1728400K .......... .......... .......... .......... .......... 76% 183M 3s Step #1: 1728450K .......... .......... .......... .......... .......... 76% 209M 3s Step #1: 1728500K .......... .......... .......... .......... .......... 76% 207M 3s Step #1: 1728550K .......... .......... .......... .......... .......... 76% 162M 3s Step #1: 1728600K .......... .......... .......... .......... .......... 76% 207M 3s Step #1: 1728650K .......... .......... .......... .......... .......... 76% 169M 3s Step #1: 1728700K .......... .......... .......... .......... .......... 76% 192M 3s Step #1: 1728750K .......... .......... .......... .......... .......... 76% 172M 3s Step #1: 1728800K .......... .......... .......... .......... .......... 76% 203M 3s Step #1: 1728850K .......... .......... .......... .......... .......... 76% 209M 3s Step #1: 1728900K .......... .......... .......... .......... .......... 76% 210M 3s Step #1: 1728950K .......... .......... .......... .......... .......... 76% 146M 3s Step #1: 1729000K .......... .......... .......... .......... .......... 76% 213M 3s Step #1: 1729050K .......... .......... .......... .......... .......... 76% 202M 3s Step #1: 1729100K .......... .......... .......... .......... .......... 76% 203M 3s Step #1: 1729150K .......... .......... .......... .......... .......... 76% 163M 3s Step #1: 1729200K .......... .......... .......... .......... .......... 76% 170M 3s Step #1: 1729250K .......... .......... .......... .......... .......... 76% 176M 3s Step #1: 1729300K .......... .......... .......... .......... .......... 76% 193M 3s Step #1: 1729350K .......... .......... .......... .......... .......... 76% 181M 3s Step #1: 1729400K .......... .......... .......... .......... .......... 76% 188M 3s Step #1: 1729450K .......... .......... .......... .......... .......... 76% 187M 3s Step #1: 1729500K .......... .......... .......... .......... .......... 76% 204M 3s Step #1: 1729550K .......... .......... .......... .......... .......... 76% 172M 3s Step #1: 1729600K .......... .......... .......... .......... .......... 76% 189M 3s Step #1: 1729650K .......... .......... .......... .......... .......... 76% 198M 3s Step #1: 1729700K .......... .......... .......... .......... .......... 76% 195M 3s Step #1: 1729750K .......... .......... .......... .......... .......... 76% 174M 3s Step #1: 1729800K .......... .......... .......... .......... .......... 76% 204M 3s Step #1: 1729850K .......... .......... .......... .......... .......... 76% 68.1M 3s Step #1: 1729900K .......... .......... .......... .......... .......... 76% 213M 3s Step #1: 1729950K .......... .......... .......... .......... .......... 76% 183M 3s Step #1: 1730000K .......... .......... .......... .......... .......... 76% 191M 3s Step #1: 1730050K .......... .......... .......... .......... .......... 76% 195M 3s Step #1: 1730100K .......... .......... .......... .......... .......... 76% 211M 3s Step #1: 1730150K .......... .......... .......... .......... .......... 76% 167M 3s Step #1: 1730200K .......... .......... .......... .......... .......... 76% 183M 3s Step #1: 1730250K .......... .......... .......... .......... .......... 76% 192M 3s Step #1: 1730300K .......... .......... .......... .......... .......... 76% 208M 3s Step #1: 1730350K .......... .......... .......... .......... .......... 76% 176M 3s Step #1: 1730400K .......... .......... .......... .......... .......... 76% 201M 3s Step #1: 1730450K .......... .......... .......... .......... .......... 76% 192M 3s Step #1: 1730500K .......... .......... .......... .......... .......... 76% 161M 3s Step #1: 1730550K .......... .......... .......... .......... .......... 76% 155M 3s Step #1: 1730600K .......... .......... .......... .......... .......... 76% 205M 3s Step #1: 1730650K .......... .......... .......... .......... .......... 76% 198M 3s Step #1: 1730700K .......... .......... .......... .......... .......... 76% 205M 3s Step #1: 1730750K .......... .......... .......... .......... .......... 76% 156M 3s Step #1: 1730800K .......... .......... .......... .......... .......... 76% 203M 3s Step #1: 1730850K .......... .......... .......... .......... .......... 76% 207M 3s Step #1: 1730900K .......... .......... .......... .......... .......... 76% 202M 3s Step #1: 1730950K .......... .......... .......... .......... .......... 76% 179M 3s Step #1: 1731000K .......... .......... .......... .......... .......... 76% 202M 3s Step #1: 1731050K .......... .......... .......... .......... .......... 76% 187M 3s Step #1: 1731100K .......... .......... .......... .......... .......... 76% 183M 3s Step #1: 1731150K .......... .......... .......... .......... .......... 76% 149M 3s Step #1: 1731200K .......... .......... .......... .......... .......... 76% 195M 3s Step #1: 1731250K .......... .......... .......... .......... .......... 76% 188M 3s Step #1: 1731300K .......... .......... .......... .......... .......... 76% 193M 3s Step #1: 1731350K .......... .......... .......... .......... .......... 76% 181M 3s Step #1: 1731400K .......... .......... .......... .......... .......... 76% 207M 3s Step #1: 1731450K .......... .......... .......... .......... .......... 76% 213M 3s Step #1: 1731500K .......... .......... .......... .......... .......... 76% 197M 3s Step #1: 1731550K .......... .......... .......... .......... .......... 76% 168M 3s Step #1: 1731600K .......... .......... .......... .......... .......... 76% 182M 3s Step #1: 1731650K .......... .......... .......... .......... .......... 76% 180M 3s Step #1: 1731700K .......... .......... .......... .......... .......... 76% 188M 3s Step #1: 1731750K .......... .......... .......... .......... .......... 76% 168M 3s Step #1: 1731800K .......... .......... .......... .......... .......... 76% 201M 3s Step #1: 1731850K .......... .......... .......... .......... .......... 76% 203M 3s Step #1: 1731900K .......... .......... .......... .......... .......... 76% 66.5M 3s Step #1: 1731950K .......... .......... .......... .......... .......... 76% 181M 3s Step #1: 1732000K .......... .......... .......... .......... .......... 76% 190M 3s Step #1: 1732050K .......... .......... .......... .......... .......... 76% 207M 3s Step #1: 1732100K .......... .......... .......... .......... .......... 76% 207M 3s Step #1: 1732150K .......... .......... .......... .......... .......... 76% 183M 3s Step #1: 1732200K .......... .......... .......... .......... .......... 76% 212M 3s Step #1: 1732250K .......... .......... .......... .......... .......... 76% 195M 3s Step #1: 1732300K .......... .......... .......... .......... .......... 76% 206M 3s Step #1: 1732350K .......... .......... .......... .......... .......... 76% 173M 3s Step #1: 1732400K .......... .......... .......... .......... .......... 76% 180M 3s Step #1: 1732450K .......... .......... .......... .......... .......... 76% 188M 3s Step #1: 1732500K .......... .......... .......... .......... .......... 76% 205M 3s Step #1: 1732550K .......... .......... .......... .......... .......... 76% 190M 3s Step #1: 1732600K .......... .......... .......... .......... .......... 76% 236M 3s Step #1: 1732650K .......... .......... .......... .......... .......... 76% 215M 3s Step #1: 1732700K .......... .......... .......... .......... .......... 76% 201M 3s Step #1: 1732750K .......... .......... .......... .......... .......... 76% 184M 3s Step #1: 1732800K .......... .......... .......... .......... .......... 76% 192M 3s Step #1: 1732850K .......... .......... .......... .......... .......... 76% 186M 3s Step #1: 1732900K .......... .......... .......... .......... .......... 76% 186M 3s Step #1: 1732950K .......... .......... .......... .......... .......... 76% 186M 3s Step #1: 1733000K .......... .......... .......... .......... .......... 76% 201M 3s Step #1: 1733050K .......... .......... .......... .......... .......... 76% 199M 3s Step #1: 1733100K .......... .......... .......... .......... .......... 76% 219M 3s Step #1: 1733150K .......... .......... .......... .......... .......... 76% 170M 3s Step #1: 1733200K .......... .......... .......... .......... .......... 76% 200M 3s Step #1: 1733250K .......... .......... .......... .......... .......... 76% 204M 3s Step #1: 1733300K .......... .......... .......... .......... .......... 76% 189M 3s Step #1: 1733350K .......... .......... .......... .......... .......... 76% 178M 3s Step #1: 1733400K .......... .......... .......... .......... .......... 76% 190M 3s Step #1: 1733450K .......... .......... .......... .......... .......... 76% 195M 3s Step #1: 1733500K .......... .......... .......... .......... .......... 76% 201M 3s Step #1: 1733550K .......... .......... .......... .......... .......... 76% 171M 3s Step #1: 1733600K .......... .......... .......... .......... .......... 76% 208M 3s Step #1: 1733650K .......... .......... .......... .......... .......... 76% 209M 3s Step #1: 1733700K .......... .......... .......... .......... .......... 76% 198M 3s Step #1: 1733750K .......... .......... .......... .......... .......... 76% 184M 3s Step #1: 1733800K .......... .......... .......... .......... .......... 76% 179M 3s Step #1: 1733850K .......... .......... .......... .......... .......... 76% 207M 3s Step #1: 1733900K .......... .......... .......... .......... .......... 76% 210M 3s Step #1: 1733950K .......... .......... .......... .......... .......... 76% 60.9M 3s Step #1: 1734000K .......... .......... .......... .......... .......... 76% 229M 3s Step #1: 1734050K .......... .......... .......... .......... .......... 76% 206M 3s Step #1: 1734100K .......... .......... .......... .......... .......... 76% 204M 3s Step #1: 1734150K .......... .......... .......... .......... .......... 76% 184M 3s Step #1: 1734200K .......... .......... .......... .......... .......... 76% 206M 3s Step #1: 1734250K .......... .......... .......... .......... .......... 76% 203M 3s Step #1: 1734300K .......... .......... .......... .......... .......... 76% 189M 3s Step #1: 1734350K .......... .......... .......... .......... .......... 76% 173M 3s Step #1: 1734400K .......... .......... .......... .......... .......... 76% 207M 3s Step #1: 1734450K .......... .......... .......... .......... .......... 76% 210M 3s Step #1: 1734500K .......... .......... .......... .......... .......... 76% 194M 3s Step #1: 1734550K .......... .......... .......... .......... .......... 76% 195M 3s Step #1: 1734600K .......... .......... .......... .......... .......... 76% 183M 3s Step #1: 1734650K .......... .......... .......... .......... .......... 76% 206M 3s Step #1: 1734700K .......... .......... .......... .......... .......... 77% 200M 3s Step #1: 1734750K .......... .......... .......... .......... .......... 77% 156M 3s Step #1: 1734800K .......... .......... .......... .......... .......... 77% 173M 3s Step #1: 1734850K .......... .......... .......... .......... .......... 77% 206M 3s Step #1: 1734900K .......... .......... .......... .......... .......... 77% 199M 3s Step #1: 1734950K .......... .......... .......... .......... .......... 77% 181M 3s Step #1: 1735000K .......... .......... .......... .......... .......... 77% 206M 3s Step #1: 1735050K .......... .......... .......... .......... .......... 77% 204M 3s Step #1: 1735100K .......... .......... .......... .......... .......... 77% 192M 3s Step #1: 1735150K .......... .......... .......... .......... .......... 77% 158M 3s Step #1: 1735200K .......... .......... .......... .......... .......... 77% 203M 3s Step #1: 1735250K .......... .......... .......... .......... .......... 77% 175M 3s Step #1: 1735300K .......... .......... .......... .......... .......... 77% 175M 3s Step #1: 1735350K .......... .......... .......... .......... .......... 77% 178M 3s Step #1: 1735400K .......... .......... .......... .......... .......... 77% 212M 3s Step #1: 1735450K .......... .......... .......... .......... .......... 77% 201M 3s Step #1: 1735500K .......... .......... .......... .......... .......... 77% 216M 3s Step #1: 1735550K .......... .......... .......... .......... .......... 77% 173M 3s Step #1: 1735600K .......... .......... .......... .......... .......... 77% 82.2M 3s Step #1: 1735650K .......... .......... .......... .......... .......... 77% 180M 3s Step #1: 1735700K .......... .......... .......... .......... .......... 77% 201M 3s Step #1: 1735750K .......... .......... .......... .......... .......... 77% 188M 3s Step #1: 1735800K .......... .......... .......... .......... .......... 77% 196M 3s Step #1: 1735850K .......... .......... .......... .......... .......... 77% 35.8M 3s Step #1: 1735900K .......... .......... .......... .......... .......... 77% 208M 3s Step #1: 1735950K .......... .......... .......... .......... .......... 77% 184M 3s Step #1: 1736000K .......... .......... .......... .......... .......... 77% 247M 3s Step #1: 1736050K .......... .......... .......... .......... .......... 77% 245M 3s Step #1: 1736100K .......... .......... .......... .......... .......... 77% 40.4M 3s Step #1: 1736150K .......... .......... .......... .......... .......... 77% 146M 3s Step #1: 1736200K .......... .......... .......... .......... .......... 77% 230M 3s Step #1: 1736250K .......... .......... .......... .......... .......... 77% 240M 3s Step #1: 1736300K .......... .......... .......... .......... .......... 77% 246M 3s Step #1: 1736350K .......... .......... .......... .......... .......... 77% 25.6M 3s Step #1: 1736400K .......... .......... .......... .......... .......... 77% 157M 3s Step #1: 1736450K .......... .......... .......... .......... .......... 77% 202M 3s Step #1: 1736500K .......... .......... .......... .......... .......... 77% 244M 3s Step #1: 1736550K .......... .......... .......... .......... .......... 77% 214M 3s Step #1: 1736600K .......... .......... .......... .......... .......... 77% 34.6M 3s Step #1: 1736650K .......... .......... .......... .......... .......... 77% 114M 3s Step #1: 1736700K .......... .......... .......... .......... .......... 77% 199M 3s Step #1: 1736750K .......... .......... .......... .......... .......... 77% 63.3M 3s Step #1: 1736800K .......... .......... .......... .......... .......... 77% 212M 3s Step #1: 1736850K .......... .......... .......... .......... .......... 77% 74.0M 3s Step #1: 1736900K .......... .......... .......... .......... .......... 77% 123M 3s Step #1: 1736950K .......... .......... .......... .......... .......... 77% 153M 3s Step #1: 1737000K .......... .......... .......... .......... .......... 77% 206M 3s Step #1: 1737050K .......... .......... .......... .......... .......... 77% 205M 3s Step #1: 1737100K .......... .......... .......... .......... .......... 77% 201M 3s Step #1: 1737150K .......... .......... .......... .......... .......... 77% 38.7M 3s Step #1: 1737200K .......... .......... .......... .......... .......... 77% 171M 3s Step #1: 1737250K .......... .......... .......... .......... .......... 77% 203M 3s Step #1: 1737300K .......... .......... .......... .......... .......... 77% 208M 3s Step #1: 1737350K .......... .......... .......... .......... .......... 77% 188M 3s Step #1: 1737400K .......... .......... .......... .......... .......... 77% 64.1M 3s Step #1: 1737450K .......... .......... .......... .......... .......... 77% 147M 3s Step #1: 1737500K .......... .......... .......... .......... .......... 77% 208M 3s Step #1: 1737550K .......... .......... .......... .......... .......... 77% 178M 3s Step #1: 1737600K .......... .......... .......... .......... .......... 77% 216M 3s Step #1: 1737650K .......... .......... .......... .......... .......... 77% 55.8M 3s Step #1: 1737700K .......... .......... .......... .......... .......... 77% 152M 3s Step #1: 1737750K .......... .......... .......... .......... .......... 77% 178M 3s Step #1: 1737800K .......... .......... .......... .......... .......... 77% 198M 3s Step #1: 1737850K .......... .......... .......... .......... .......... 77% 197M 3s Step #1: 1737900K .......... .......... .......... .......... .......... 77% 77.8M 3s Step #1: 1737950K .......... .......... .......... .......... .......... 77% 124M 3s Step #1: 1738000K .......... .......... .......... .......... .......... 77% 193M 3s Step #1: 1738050K .......... .......... .......... .......... .......... 77% 197M 3s Step #1: 1738100K .......... .......... .......... .......... .......... 77% 201M 3s Step #1: 1738150K .......... .......... .......... .......... .......... 77% 42.6M 3s Step #1: 1738200K .......... .......... .......... .......... .......... 77% 137M 3s Step #1: 1738250K .......... .......... .......... .......... .......... 77% 191M 3s Step #1: 1738300K .......... .......... .......... .......... .......... 77% 206M 3s Step #1: 1738350K .......... .......... .......... .......... .......... 77% 172M 3s Step #1: 1738400K .......... .......... .......... .......... .......... 77% 130M 3s Step #1: 1738450K .......... .......... .......... .......... .......... 77% 112M 3s Step #1: 1738500K .......... .......... .......... .......... .......... 77% 208M 3s Step #1: 1738550K .......... .......... .......... .......... .......... 77% 184M 3s Step #1: 1738600K .......... .......... .......... .......... .......... 77% 206M 3s Step #1: 1738650K .......... .......... .......... .......... .......... 77% 60.0M 3s Step #1: 1738700K .......... .......... .......... .......... .......... 77% 135M 3s Step #1: 1738750K .......... .......... .......... .......... .......... 77% 172M 3s Step #1: 1738800K .......... .......... .......... .......... .......... 77% 66.0M 3s Step #1: 1738850K .......... .......... .......... .......... .......... 77% 204M 3s Step #1: 1738900K .......... .......... .......... .......... .......... 77% 105M 3s Step #1: 1738950K .......... .......... .......... .......... .......... 77% 123M 3s Step #1: 1739000K .......... .......... .......... .......... .......... 77% 171M 3s Step #1: 1739050K .......... .......... .......... .......... .......... 77% 206M 3s Step #1: 1739100K .......... .......... .......... .......... .......... 77% 207M 3s Step #1: 1739150K .......... .......... .......... .......... .......... 77% 194M 3s Step #1: 1739200K .......... .......... .......... .......... .......... 77% 44.0M 3s Step #1: 1739250K .......... .......... .......... .......... .......... 77% 176M 3s Step #1: 1739300K .......... .......... .......... .......... .......... 77% 200M 3s Step #1: 1739350K .......... .......... .......... .......... .......... 77% 175M 3s Step #1: 1739400K .......... .......... .......... .......... .......... 77% 199M 3s Step #1: 1739450K .......... .......... .......... .......... .......... 77% 94.3M 3s Step #1: 1739500K .......... .......... .......... .......... .......... 77% 204M 3s Step #1: 1739550K .......... .......... .......... .......... .......... 77% 160M 3s Step #1: 1739600K .......... .......... .......... .......... .......... 77% 189M 3s Step #1: 1739650K .......... .......... .......... .......... .......... 77% 200M 3s Step #1: 1739700K .......... .......... .......... .......... .......... 77% 95.3M 3s Step #1: 1739750K .......... .......... .......... .......... .......... 77% 149M 3s Step #1: 1739800K .......... .......... .......... .......... .......... 77% 153M 3s Step #1: 1739850K .......... .......... .......... .......... .......... 77% 113M 3s Step #1: 1739900K .......... .......... .......... .......... .......... 77% 132M 3s Step #1: 1739950K .......... .......... .......... .......... .......... 77% 79.4M 3s Step #1: 1740000K .......... .......... .......... .......... .......... 77% 136M 3s Step #1: 1740050K .......... .......... .......... .......... .......... 77% 159M 3s Step #1: 1740100K .......... .......... .......... .......... .......... 77% 145M 3s Step #1: 1740150K .......... .......... .......... .......... .......... 77% 120M 3s Step #1: 1740200K .......... .......... .......... .......... .......... 77% 140M 3s Step #1: 1740250K .......... .......... .......... .......... .......... 77% 151M 3s Step #1: 1740300K .......... .......... .......... .......... .......... 77% 136M 3s Step #1: 1740350K .......... .......... .......... .......... .......... 77% 123M 3s Step #1: 1740400K .......... .......... .......... .......... .......... 77% 128M 3s Step #1: 1740450K .......... .......... .......... .......... .......... 77% 148M 3s Step #1: 1740500K .......... .......... .......... .......... .......... 77% 152M 3s Step #1: 1740550K .......... .......... .......... .......... .......... 77% 131M 3s Step #1: 1740600K .......... .......... .......... .......... .......... 77% 153M 3s Step #1: 1740650K .......... .......... .......... .......... .......... 77% 153M 3s Step #1: 1740700K .......... .......... .......... .......... .......... 77% 117M 3s Step #1: 1740750K .......... .......... .......... .......... .......... 77% 112M 3s Step #1: 1740800K .......... .......... .......... .......... .......... 77% 140M 3s Step #1: 1740850K .......... .......... .......... .......... .......... 77% 57.0M 3s Step #1: 1740900K .......... .......... .......... .......... .......... 77% 152M 3s Step #1: 1740950K .......... .......... .......... .......... .......... 77% 129M 3s Step #1: 1741000K .......... .......... .......... .......... .......... 77% 129M 3s Step #1: 1741050K .......... .......... .......... .......... .......... 77% 152M 3s Step #1: 1741100K .......... .......... .......... .......... .......... 77% 154M 3s Step #1: 1741150K .......... .......... .......... .......... .......... 77% 113M 3s Step #1: 1741200K .......... .......... .......... .......... .......... 77% 130M 3s Step #1: 1741250K .......... .......... .......... .......... .......... 77% 141M 3s Step #1: 1741300K .......... .......... .......... .......... .......... 77% 140M 3s Step #1: 1741350K .......... .......... .......... .......... .......... 77% 131M 3s Step #1: 1741400K .......... .......... .......... .......... .......... 77% 149M 3s Step #1: 1741450K .......... .......... .......... .......... .......... 77% 145M 3s Step #1: 1741500K .......... .......... .......... .......... .......... 77% 36.2M 3s Step #1: 1741550K .......... .......... .......... .......... .......... 77% 178M 3s Step #1: 1741600K .......... .......... .......... .......... .......... 77% 182M 3s Step #1: 1741650K .......... .......... .......... .......... .......... 77% 213M 3s Step #1: 1741700K .......... .......... .......... .......... .......... 77% 222M 3s Step #1: 1741750K .......... .......... .......... .......... .......... 77% 44.3M 3s Step #1: 1741800K .......... .......... .......... .......... .......... 77% 182M 3s Step #1: 1741850K .......... .......... .......... .......... .......... 77% 194M 3s Step #1: 1741900K .......... .......... .......... .......... .......... 77% 200M 3s Step #1: 1741950K .......... .......... .......... .......... .......... 77% 180M 3s Step #1: 1742000K .......... .......... .......... .......... .......... 77% 35.3M 3s Step #1: 1742050K .......... .......... .......... .......... .......... 77% 166M 3s Step #1: 1742100K .......... .......... .......... .......... .......... 77% 184M 3s Step #1: 1742150K .......... .......... .......... .......... .......... 77% 181M 3s Step #1: 1742200K .......... .......... .......... .......... .......... 77% 203M 3s Step #1: 1742250K .......... .......... .......... .......... .......... 77% 17.1M 3s Step #1: 1742300K .......... .......... .......... .......... .......... 77% 176M 3s Step #1: 1742350K .......... .......... .......... .......... .......... 77% 185M 3s Step #1: 1742400K .......... .......... .......... .......... .......... 77% 210M 3s Step #1: 1742450K .......... .......... .......... .......... .......... 77% 208M 3s Step #1: 1742500K .......... .......... .......... .......... .......... 77% 43.7M 3s Step #1: 1742550K .......... .......... .......... .......... .......... 77% 123M 3s Step #1: 1742600K .......... .......... .......... .......... .......... 77% 212M 3s Step #1: 1742650K .......... .......... .......... .......... .......... 77% 201M 3s Step #1: 1742700K .......... .......... .......... .......... .......... 77% 203M 3s Step #1: 1742750K .......... .......... .......... .......... .......... 77% 87.4M 3s Step #1: 1742800K .......... .......... .......... .......... .......... 77% 181M 3s Step #1: 1742850K .......... .......... .......... .......... .......... 77% 209M 3s Step #1: 1742900K .......... .......... .......... .......... .......... 77% 204M 3s Step #1: 1742950K .......... .......... .......... .......... .......... 77% 45.8M 3s Step #1: 1743000K .......... .......... .......... .......... .......... 77% 192M 3s Step #1: 1743050K .......... .......... .......... .......... .......... 77% 206M 3s Step #1: 1743100K .......... .......... .......... .......... .......... 77% 202M 3s Step #1: 1743150K .......... .......... .......... .......... .......... 77% 175M 3s Step #1: 1743200K .......... .......... .......... .......... .......... 77% 210M 3s Step #1: 1743250K .......... .......... .......... .......... .......... 77% 102M 3s Step #1: 1743300K .......... .......... .......... .......... .......... 77% 176M 3s Step #1: 1743350K .......... .......... .......... .......... .......... 77% 203M 3s Step #1: 1743400K .......... .......... .......... .......... .......... 77% 244M 3s Step #1: 1743450K .......... .......... .......... .......... .......... 77% 238M 3s Step #1: 1743500K .......... .......... .......... .......... .......... 77% 246M 3s Step #1: 1743550K .......... .......... .......... .......... .......... 77% 44.7M 3s Step #1: 1743600K .......... .......... .......... .......... .......... 77% 187M 3s Step #1: 1743650K .......... .......... .......... .......... .......... 77% 218M 3s Step #1: 1743700K .......... .......... .......... .......... .......... 77% 207M 3s Step #1: 1743750K .......... .......... .......... .......... .......... 77% 191M 3s Step #1: 1743800K .......... .......... .......... .......... .......... 77% 70.8M 3s Step #1: 1743850K .......... .......... .......... .......... .......... 77% 167M 3s Step #1: 1743900K .......... .......... .......... .......... .......... 77% 216M 3s Step #1: 1743950K .......... .......... .......... .......... .......... 77% 175M 3s Step #1: 1744000K .......... .......... .......... .......... .......... 77% 217M 3s Step #1: 1744050K .......... .......... .......... .......... .......... 77% 48.4M 3s Step #1: 1744100K .......... .......... .......... .......... .......... 77% 200M 3s Step #1: 1744150K .......... .......... .......... .......... .......... 77% 220M 3s Step #1: 1744200K .......... .......... .......... .......... .......... 77% 246M 3s Step #1: 1744250K .......... .......... .......... .......... .......... 77% 237M 3s Step #1: 1744300K .......... .......... .......... .......... .......... 77% 66.7M 3s Step #1: 1744350K .......... .......... .......... .......... .......... 77% 131M 3s Step #1: 1744400K .......... .......... .......... .......... .......... 77% 245M 3s Step #1: 1744450K .......... .......... .......... .......... .......... 77% 242M 3s Step #1: 1744500K .......... .......... .......... .......... .......... 77% 250M 3s Step #1: 1744550K .......... .......... .......... .......... .......... 77% 23.4M 3s Step #1: 1744600K .......... .......... .......... .......... .......... 77% 212M 3s Step #1: 1744650K .......... .......... .......... .......... .......... 77% 225M 3s Step #1: 1744700K .......... .......... .......... .......... .......... 77% 217M 3s Step #1: 1744750K .......... .......... .......... .......... .......... 77% 183M 3s Step #1: 1744800K .......... .......... .......... .......... .......... 77% 57.8M 3s Step #1: 1744850K .......... .......... .......... .......... .......... 77% 134M 3s Step #1: 1744900K .......... .......... .......... .......... .......... 77% 183M 3s Step #1: 1744950K .......... .......... .......... .......... .......... 77% 176M 3s Step #1: 1745000K .......... .......... .......... .......... .......... 77% 68.2M 3s Step #1: 1745050K .......... .......... .......... .......... .......... 77% 133M 3s Step #1: 1745100K .......... .......... .......... .......... .......... 77% 137M 3s Step #1: 1745150K .......... .......... .......... .......... .......... 77% 169M 3s Step #1: 1745200K .......... .......... .......... .......... .......... 77% 215M 3s Step #1: 1745250K .......... .......... .......... .......... .......... 77% 216M 3s Step #1: 1745300K .......... .......... .......... .......... .......... 77% 50.4M 3s Step #1: 1745350K .......... .......... .......... .......... .......... 77% 117M 3s Step #1: 1745400K .......... .......... .......... .......... .......... 77% 187M 3s Step #1: 1745450K .......... .......... .......... .......... .......... 77% 212M 3s Step #1: 1745500K .......... .......... .......... .......... .......... 77% 218M 3s Step #1: 1745550K .......... .......... .......... .......... .......... 77% 197M 3s Step #1: 1745600K .......... .......... .......... .......... .......... 77% 40.1M 3s Step #1: 1745650K .......... .......... .......... .......... .......... 77% 208M 3s Step #1: 1745700K .......... .......... .......... .......... .......... 77% 209M 3s Step #1: 1745750K .......... .......... .......... .......... .......... 77% 179M 3s Step #1: 1745800K .......... .......... .......... .......... .......... 77% 211M 3s Step #1: 1745850K .......... .......... .......... .......... .......... 77% 35.2M 3s Step #1: 1745900K .......... .......... .......... .......... .......... 77% 152M 3s Step #1: 1745950K .......... .......... .......... .......... .......... 77% 162M 3s Step #1: 1746000K .......... .......... .......... .......... .......... 77% 194M 3s Step #1: 1746050K .......... .......... .......... .......... .......... 77% 200M 3s Step #1: 1746100K .......... .......... .......... .......... .......... 77% 37.4M 3s Step #1: 1746150K .......... .......... .......... .......... .......... 77% 160M 3s Step #1: 1746200K .......... .......... .......... .......... .......... 77% 206M 3s Step #1: 1746250K .......... .......... .......... .......... .......... 77% 200M 3s Step #1: 1746300K .......... .......... .......... .......... .......... 77% 189M 3s Step #1: 1746350K .......... .......... .......... .......... .......... 77% 37.6M 3s Step #1: 1746400K .......... .......... .......... .......... .......... 77% 198M 3s Step #1: 1746450K .......... .......... .......... .......... .......... 77% 212M 3s Step #1: 1746500K .......... .......... .......... .......... .......... 77% 196M 3s Step #1: 1746550K .......... .......... .......... .......... .......... 77% 184M 3s Step #1: 1746600K .......... .......... .......... .......... .......... 77% 66.1M 3s Step #1: 1746650K .......... .......... .......... .......... .......... 77% 153M 3s Step #1: 1746700K .......... .......... .......... .......... .......... 77% 216M 3s Step #1: 1746750K .......... .......... .......... .......... .......... 77% 162M 3s Step #1: 1746800K .......... .......... .......... .......... .......... 77% 202M 3s Step #1: 1746850K .......... .......... .......... .......... .......... 77% 49.1M 3s Step #1: 1746900K .......... .......... .......... .......... .......... 77% 132M 3s Step #1: 1746950K .......... .......... .......... .......... .......... 77% 171M 3s Step #1: 1747000K .......... .......... .......... .......... .......... 77% 196M 3s Step #1: 1747050K .......... .......... .......... .......... .......... 77% 68.9M 3s Step #1: 1747100K .......... .......... .......... .......... .......... 77% 61.8M 3s Step #1: 1747150K .......... .......... .......... .......... .......... 77% 104M 3s Step #1: 1747200K .......... .......... .......... .......... .......... 77% 170M 3s Step #1: 1747250K .......... .......... .......... .......... .......... 77% 215M 3s Step #1: 1747300K .......... .......... .......... .......... .......... 77% 207M 3s Step #1: 1747350K .......... .......... .......... .......... .......... 77% 25.8M 3s Step #1: 1747400K .......... .......... .......... .......... .......... 77% 100M 3s Step #1: 1747450K .......... .......... .......... .......... .......... 77% 207M 3s Step #1: 1747500K .......... .......... .......... .......... .......... 77% 209M 3s Step #1: 1747550K .......... .......... .......... .......... .......... 77% 177M 3s Step #1: 1747600K .......... .......... .......... .......... .......... 77% 40.7M 3s Step #1: 1747650K .......... .......... .......... .......... .......... 77% 110M 3s Step #1: 1747700K .......... .......... .......... .......... .......... 77% 202M 3s Step #1: 1747750K .......... .......... .......... .......... .......... 77% 174M 3s Step #1: 1747800K .......... .......... .......... .......... .......... 77% 213M 3s Step #1: 1747850K .......... .......... .......... .......... .......... 77% 198M 3s Step #1: 1747900K .......... .......... .......... .......... .......... 77% 29.2M 3s Step #1: 1747950K .......... .......... .......... .......... .......... 77% 168M 3s Step #1: 1748000K .......... .......... .......... .......... .......... 77% 200M 3s Step #1: 1748050K .......... .......... .......... .......... .......... 77% 187M 3s Step #1: 1748100K .......... .......... .......... .......... .......... 77% 189M 3s Step #1: 1748150K .......... .......... .......... .......... .......... 77% 36.2M 3s Step #1: 1748200K .......... .......... .......... .......... .......... 77% 196M 3s Step #1: 1748250K .......... .......... .......... .......... .......... 77% 191M 3s Step #1: 1748300K .......... .......... .......... .......... .......... 77% 195M 3s Step #1: 1748350K .......... .......... .......... .......... .......... 77% 176M 3s Step #1: 1748400K .......... .......... .......... .......... .......... 77% 86.4M 3s Step #1: 1748450K .......... .......... .......... .......... .......... 77% 148M 3s Step #1: 1748500K .......... .......... .......... .......... .......... 77% 213M 3s Step #1: 1748550K .......... .......... .......... .......... .......... 77% 168M 3s Step #1: 1748600K .......... .......... .......... .......... .......... 77% 209M 3s Step #1: 1748650K .......... .......... .......... .......... .......... 77% 120M 3s Step #1: 1748700K .......... .......... .......... .......... .......... 77% 180M 3s Step #1: 1748750K .......... .......... .......... .......... .......... 77% 145M 3s Step #1: 1748800K .......... .......... .......... .......... .......... 77% 206M 3s Step #1: 1748850K .......... .......... .......... .......... .......... 77% 199M 3s Step #1: 1748900K .......... .......... .......... .......... .......... 77% 104M 3s Step #1: 1748950K .......... .......... .......... .......... .......... 77% 127M 3s Step #1: 1749000K .......... .......... .......... .......... .......... 77% 197M 3s Step #1: 1749050K .......... .......... .......... .......... .......... 77% 183M 3s Step #1: 1749100K .......... .......... .......... .......... .......... 77% 69.7M 3s Step #1: 1749150K .......... .......... .......... .......... .......... 77% 85.9M 3s Step #1: 1749200K .......... .......... .......... .......... .......... 77% 207M 3s Step #1: 1749250K .......... .......... .......... .......... .......... 77% 201M 3s Step #1: 1749300K .......... .......... .......... .......... .......... 77% 205M 3s Step #1: 1749350K .......... .......... .......... .......... .......... 77% 178M 3s Step #1: 1749400K .......... .......... .......... .......... .......... 77% 60.6M 3s Step #1: 1749450K .......... .......... .......... .......... .......... 77% 133M 3s Step #1: 1749500K .......... .......... .......... .......... .......... 77% 203M 3s Step #1: 1749550K .......... .......... .......... .......... .......... 77% 169M 3s Step #1: 1749600K .......... .......... .......... .......... .......... 77% 205M 3s Step #1: 1749650K .......... .......... .......... .......... .......... 77% 23.2M 3s Step #1: 1749700K .......... .......... .......... .......... .......... 77% 122M 3s Step #1: 1749750K .......... .......... .......... .......... .......... 77% 154M 3s Step #1: 1749800K .......... .......... .......... .......... .......... 77% 203M 3s Step #1: 1749850K .......... .......... .......... .......... .......... 77% 211M 3s Step #1: 1749900K .......... .......... .......... .......... .......... 77% 219M 3s Step #1: 1749950K .......... .......... .......... .......... .......... 77% 38.3M 3s Step #1: 1750000K .......... .......... .......... .......... .......... 77% 158M 3s Step #1: 1750050K .......... .......... .......... .......... .......... 77% 219M 3s Step #1: 1750100K .......... .......... .......... .......... .......... 77% 207M 3s Step #1: 1750150K .......... .......... .......... .......... .......... 77% 180M 3s Step #1: 1750200K .......... .......... .......... .......... .......... 77% 37.1M 3s Step #1: 1750250K .......... .......... .......... .......... .......... 77% 139M 3s Step #1: 1750300K .......... .......... .......... .......... .......... 77% 215M 3s Step #1: 1750350K .......... .......... .......... .......... .......... 77% 178M 3s Step #1: 1750400K .......... .......... .......... .......... .......... 77% 197M 3s Step #1: 1750450K .......... .......... .......... .......... .......... 77% 41.2M 3s Step #1: 1750500K .......... .......... .......... .......... .......... 77% 199M 3s Step #1: 1750550K .......... .......... .......... .......... .......... 77% 189M 3s Step #1: 1750600K .......... .......... .......... .......... .......... 77% 202M 3s Step #1: 1750650K .......... .......... .......... .......... .......... 77% 202M 3s Step #1: 1750700K .......... .......... .......... .......... .......... 77% 54.4M 3s Step #1: 1750750K .......... .......... .......... .......... .......... 77% 117M 3s Step #1: 1750800K .......... .......... .......... .......... .......... 77% 200M 3s Step #1: 1750850K .......... .......... .......... .......... .......... 77% 204M 3s Step #1: 1750900K .......... .......... .......... .......... .......... 77% 204M 3s Step #1: 1750950K .......... .......... .......... .......... .......... 77% 50.5M 3s Step #1: 1751000K .......... .......... .......... .......... .......... 77% 136M 3s Step #1: 1751050K .......... .......... .......... .......... .......... 77% 221M 3s Step #1: 1751100K .......... .......... .......... .......... .......... 77% 220M 3s Step #1: 1751150K .......... .......... .......... .......... .......... 77% 65.7M 3s Step #1: 1751200K .......... .......... .......... .......... .......... 77% 128M 3s Step #1: 1751250K .......... .......... .......... .......... .......... 77% 167M 3s Step #1: 1751300K .......... .......... .......... .......... .......... 77% 207M 3s Step #1: 1751350K .......... .......... .......... .......... .......... 77% 201M 3s Step #1: 1751400K .......... .......... .......... .......... .......... 77% 222M 3s Step #1: 1751450K .......... .......... .......... .......... .......... 77% 60.1M 3s Step #1: 1751500K .......... .......... .......... .......... .......... 77% 138M 3s Step #1: 1751550K .......... .......... .......... .......... .......... 77% 145M 3s Step #1: 1751600K .......... .......... .......... .......... .......... 77% 201M 3s Step #1: 1751650K .......... .......... .......... .......... .......... 77% 208M 3s Step #1: 1751700K .......... .......... .......... .......... .......... 77% 80.4M 3s Step #1: 1751750K .......... .......... .......... .......... .......... 77% 118M 3s Step #1: 1751800K .......... .......... .......... .......... .......... 77% 210M 3s Step #1: 1751850K .......... .......... .......... .......... .......... 77% 185M 3s Step #1: 1751900K .......... .......... .......... .......... .......... 77% 198M 3s Step #1: 1751950K .......... .......... .......... .......... .......... 77% 174M 3s Step #1: 1752000K .......... .......... .......... .......... .......... 77% 44.9M 3s Step #1: 1752050K .......... .......... .......... .......... .......... 77% 189M 3s Step #1: 1752100K .......... .......... .......... .......... .......... 77% 206M 3s Step #1: 1752150K .......... .......... .......... .......... .......... 77% 174M 3s Step #1: 1752200K .......... .......... .......... .......... .......... 77% 214M 3s Step #1: 1752250K .......... .......... .......... .......... .......... 77% 22.7M 3s Step #1: 1752300K .......... .......... .......... .......... .......... 77% 189M 3s Step #1: 1752350K .......... .......... .......... .......... .......... 77% 191M 3s Step #1: 1752400K .......... .......... .......... .......... .......... 77% 207M 3s Step #1: 1752450K .......... .......... .......... .......... .......... 77% 202M 3s Step #1: 1752500K .......... .......... .......... .......... .......... 77% 33.3M 3s Step #1: 1752550K .......... .......... .......... .......... .......... 77% 141M 3s Step #1: 1752600K .......... .......... .......... .......... .......... 77% 211M 3s Step #1: 1752650K .......... .......... .......... .......... .......... 77% 207M 3s Step #1: 1752700K .......... .......... .......... .......... .......... 77% 204M 3s Step #1: 1752750K .......... .......... .......... .......... .......... 77% 27.1M 3s Step #1: 1752800K .......... .......... .......... .......... .......... 77% 179M 3s Step #1: 1752850K .......... .......... .......... .......... .......... 77% 215M 3s Step #1: 1752900K .......... .......... .......... .......... .......... 77% 202M 3s Step #1: 1752950K .......... .......... .......... .......... .......... 77% 179M 3s Step #1: 1753000K .......... .......... .......... .......... .......... 77% 26.2M 3s Step #1: 1753050K .......... .......... .......... .......... .......... 77% 173M 3s Step #1: 1753100K .......... .......... .......... .......... .......... 77% 197M 3s Step #1: 1753150K .......... .......... .......... .......... .......... 77% 61.2M 3s Step #1: 1753200K .......... .......... .......... .......... .......... 77% 229M 3s Step #1: 1753250K .......... .......... .......... .......... .......... 77% 102M 3s Step #1: 1753300K .......... .......... .......... .......... .......... 77% 147M 3s Step #1: 1753350K .......... .......... .......... .......... .......... 77% 199M 3s Step #1: 1753400K .......... .......... .......... .......... .......... 77% 195M 3s Step #1: 1753450K .......... .......... .......... .......... .......... 77% 214M 3s Step #1: 1753500K .......... .......... .......... .......... .......... 77% 87.9M 3s Step #1: 1753550K .......... .......... .......... .......... .......... 77% 116M 3s Step #1: 1753600K .......... .......... .......... .......... .......... 77% 222M 3s Step #1: 1753650K .......... .......... .......... .......... .......... 77% 199M 3s Step #1: 1753700K .......... .......... .......... .......... .......... 77% 161M 3s Step #1: 1753750K .......... .......... .......... .......... .......... 77% 106M 3s Step #1: 1753800K .......... .......... .......... .......... .......... 77% 188M 3s Step #1: 1753850K .......... .......... .......... .......... .......... 77% 194M 3s Step #1: 1753900K .......... .......... .......... .......... .......... 77% 198M 3s Step #1: 1753950K .......... .......... .......... .......... .......... 77% 103M 3s Step #1: 1754000K .......... .......... .......... .......... .......... 77% 151M 3s Step #1: 1754050K .......... .......... .......... .......... .......... 77% 203M 3s Step #1: 1754100K .......... .......... .......... .......... .......... 77% 199M 3s Step #1: 1754150K .......... .......... .......... .......... .......... 77% 187M 3s Step #1: 1754200K .......... .......... .......... .......... .......... 77% 102M 3s Step #1: 1754250K .......... .......... .......... .......... .......... 77% 200M 3s Step #1: 1754300K .......... .......... .......... .......... .......... 77% 194M 3s Step #1: 1754350K .......... .......... .......... .......... .......... 77% 174M 3s Step #1: 1754400K .......... .......... .......... .......... .......... 77% 120M 3s Step #1: 1754450K .......... .......... .......... .......... .......... 77% 159M 3s Step #1: 1754500K .......... .......... .......... .......... .......... 77% 178M 3s Step #1: 1754550K .......... .......... .......... .......... .......... 77% 171M 3s Step #1: 1754600K .......... .......... .......... .......... .......... 77% 199M 3s Step #1: 1754650K .......... .......... .......... .......... .......... 77% 193M 3s Step #1: 1754700K .......... .......... .......... .......... .......... 77% 82.1M 3s Step #1: 1754750K .......... .......... .......... .......... .......... 77% 152M 3s Step #1: 1754800K .......... .......... .......... .......... .......... 77% 186M 3s Step #1: 1754850K .......... .......... .......... .......... .......... 77% 189M 3s Step #1: 1754900K .......... .......... .......... .......... .......... 77% 153M 3s Step #1: 1754950K .......... .......... .......... .......... .......... 77% 112M 3s Step #1: 1755000K .......... .......... .......... .......... .......... 77% 199M 3s Step #1: 1755050K .......... .......... .......... .......... .......... 77% 199M 3s Step #1: 1755100K .......... .......... .......... .......... .......... 77% 197M 3s Step #1: 1755150K .......... .......... .......... .......... .......... 77% 52.2M 3s Step #1: 1755200K .......... .......... .......... .......... .......... 77% 198M 3s Step #1: 1755250K .......... .......... .......... .......... .......... 77% 216M 3s Step #1: 1755300K .......... .......... .......... .......... .......... 77% 205M 3s Step #1: 1755350K .......... .......... .......... .......... .......... 77% 112M 3s Step #1: 1755400K .......... .......... .......... .......... .......... 77% 160M 3s Step #1: 1755450K .......... .......... .......... .......... .......... 77% 165M 3s Step #1: 1755500K .......... .......... .......... .......... .......... 77% 118M 3s Step #1: 1755550K .......... .......... .......... .......... .......... 77% 115M 3s Step #1: 1755600K .......... .......... .......... .......... .......... 77% 128M 3s Step #1: 1755650K .......... .......... .......... .......... .......... 77% 168M 3s Step #1: 1755700K .......... .......... .......... .......... .......... 77% 112M 3s Step #1: 1755750K .......... .......... .......... .......... .......... 77% 174M 3s Step #1: 1755800K .......... .......... .......... .......... .......... 77% 103M 3s Step #1: 1755850K .......... .......... .......... .......... .......... 77% 202M 3s Step #1: 1755900K .......... .......... .......... .......... .......... 77% 120M 3s Step #1: 1755950K .......... .......... .......... .......... .......... 77% 140M 3s Step #1: 1756000K .......... .......... .......... .......... .......... 77% 130M 3s Step #1: 1756050K .......... .......... .......... .......... .......... 77% 139M 3s Step #1: 1756100K .......... .......... .......... .......... .......... 77% 182M 3s Step #1: 1756150K .......... .......... .......... .......... .......... 77% 107M 3s Step #1: 1756200K .......... .......... .......... .......... .......... 77% 206M 3s Step #1: 1756250K .......... .......... .......... .......... .......... 77% 139M 3s Step #1: 1756300K .......... .......... .......... .......... .......... 77% 137M 3s Step #1: 1756350K .......... .......... .......... .......... .......... 77% 98.8M 3s Step #1: 1756400K .......... .......... .......... .......... .......... 77% 144M 3s Step #1: 1756450K .......... .......... .......... .......... .......... 77% 183M 3s Step #1: 1756500K .......... .......... .......... .......... .......... 77% 208M 3s Step #1: 1756550K .......... .......... .......... .......... .......... 77% 179M 3s Step #1: 1756600K .......... .......... .......... .......... .......... 77% 187M 3s Step #1: 1756650K .......... .......... .......... .......... .......... 77% 200M 3s Step #1: 1756700K .......... .......... .......... .......... .......... 77% 205M 3s Step #1: 1756750K .......... .......... .......... .......... .......... 77% 124M 3s Step #1: 1756800K .......... .......... .......... .......... .......... 77% 214M 3s Step #1: 1756850K .......... .......... .......... .......... .......... 77% 134M 3s Step #1: 1756900K .......... .......... .......... .......... .......... 77% 131M 3s Step #1: 1756950K .......... .......... .......... .......... .......... 77% 186M 3s Step #1: 1757000K .......... .......... .......... .......... .......... 77% 58.0M 3s Step #1: 1757050K .......... .......... .......... .......... .......... 77% 148M 3s Step #1: 1757100K .......... .......... .......... .......... .......... 77% 167M 3s Step #1: 1757150K .......... .......... .......... .......... .......... 77% 165M 3s Step #1: 1757200K .......... .......... .......... .......... .......... 77% 126M 3s Step #1: 1757250K .......... .......... .......... .......... .......... 78% 200M 3s Step #1: 1757300K .......... .......... .......... .......... .......... 78% 184M 3s Step #1: 1757350K .......... .......... .......... .......... .......... 78% 178M 3s Step #1: 1757400K .......... .......... .......... .......... .......... 78% 167M 3s Step #1: 1757450K .......... .......... .......... .......... .......... 78% 158M 3s Step #1: 1757500K .......... .......... .......... .......... .......... 78% 184M 3s Step #1: 1757550K .......... .......... .......... .......... .......... 78% 136M 3s Step #1: 1757600K .......... .......... .......... .......... .......... 78% 155M 3s Step #1: 1757650K .......... .......... .......... .......... .......... 78% 204M 3s Step #1: 1757700K .......... .......... .......... .......... .......... 78% 165M 3s Step #1: 1757750K .......... .......... .......... .......... .......... 78% 126M 3s Step #1: 1757800K .......... .......... .......... .......... .......... 78% 190M 3s Step #1: 1757850K .......... .......... .......... .......... .......... 78% 194M 3s Step #1: 1757900K .......... .......... .......... .......... .......... 78% 128M 3s Step #1: 1757950K .......... .......... .......... .......... .......... 78% 149M 3s Step #1: 1758000K .......... .......... .......... .......... .......... 78% 161M 3s Step #1: 1758050K .......... .......... .......... .......... .......... 78% 191M 3s Step #1: 1758100K .......... .......... .......... .......... .......... 78% 190M 3s Step #1: 1758150K .......... .......... .......... .......... .......... 78% 193M 3s Step #1: 1758200K .......... .......... .......... .......... .......... 78% 202M 3s Step #1: 1758250K .......... .......... .......... .......... .......... 78% 198M 3s Step #1: 1758300K .......... .......... .......... .......... .......... 78% 204M 3s Step #1: 1758350K .......... .......... .......... .......... .......... 78% 141M 3s Step #1: 1758400K .......... .......... .......... .......... .......... 78% 124M 3s Step #1: 1758450K .......... .......... .......... .......... .......... 78% 52.1M 3s Step #1: 1758500K .......... .......... .......... .......... .......... 78% 188M 3s Step #1: 1758550K .......... .......... .......... .......... .......... 78% 175M 3s Step #1: 1758600K .......... .......... .......... .......... .......... 78% 189M 3s Step #1: 1758650K .......... .......... .......... .......... .......... 78% 166M 3s Step #1: 1758700K .......... .......... .......... .......... .......... 78% 157M 3s Step #1: 1758750K .......... .......... .......... .......... .......... 78% 142M 3s Step #1: 1758800K .......... .......... .......... .......... .......... 78% 213M 3s Step #1: 1758850K .......... .......... .......... .......... .......... 78% 180M 3s Step #1: 1758900K .......... .......... .......... .......... .......... 78% 196M 3s Step #1: 1758950K .......... .......... .......... .......... .......... 78% 140M 3s Step #1: 1759000K .......... .......... .......... .......... .......... 78% 195M 3s Step #1: 1759050K .......... .......... .......... .......... .......... 78% 56.9M 3s Step #1: 1759100K .......... .......... .......... .......... .......... 78% 151M 3s Step #1: 1759150K .......... .......... .......... .......... .......... 78% 150M 3s Step #1: 1759200K .......... .......... .......... .......... .......... 78% 204M 3s Step #1: 1759250K .......... .......... .......... .......... .......... 78% 170M 3s Step #1: 1759300K .......... .......... .......... .......... .......... 78% 151M 3s Step #1: 1759350K .......... .......... .......... .......... .......... 78% 172M 3s Step #1: 1759400K .......... .......... .......... .......... .......... 78% 189M 3s Step #1: 1759450K .......... .......... .......... .......... .......... 78% 134M 3s Step #1: 1759500K .......... .......... .......... .......... .......... 78% 175M 3s Step #1: 1759550K .......... .......... .......... .......... .......... 78% 185M 3s Step #1: 1759600K .......... .......... .......... .......... .......... 78% 189M 3s Step #1: 1759650K .......... .......... .......... .......... .......... 78% 236M 3s Step #1: 1759700K .......... .......... .......... .......... .......... 78% 153M 3s Step #1: 1759750K .......... .......... .......... .......... .......... 78% 189M 3s Step #1: 1759800K .......... .......... .......... .......... .......... 78% 191M 3s Step #1: 1759850K .......... .......... .......... .......... .......... 78% 209M 3s Step #1: 1759900K .......... .......... .......... .......... .......... 78% 187M 3s Step #1: 1759950K .......... .......... .......... .......... .......... 78% 140M 3s Step #1: 1760000K .......... .......... .......... .......... .......... 78% 117M 3s Step #1: 1760050K .......... .......... .......... .......... .......... 78% 176M 3s Step #1: 1760100K .......... .......... .......... .......... .......... 78% 203M 3s Step #1: 1760150K .......... .......... .......... .......... .......... 78% 147M 3s Step #1: 1760200K .......... .......... .......... .......... .......... 78% 179M 3s Step #1: 1760250K .......... .......... .......... .......... .......... 78% 210M 3s Step #1: 1760300K .......... .......... .......... .......... .......... 78% 160M 3s Step #1: 1760350K .......... .......... .......... .......... .......... 78% 165M 3s Step #1: 1760400K .......... .......... .......... .......... .......... 78% 161M 3s Step #1: 1760450K .......... .......... .......... .......... .......... 78% 192M 3s Step #1: 1760500K .......... .......... .......... .......... .......... 78% 171M 3s Step #1: 1760550K .......... .......... .......... .......... .......... 78% 184M 3s Step #1: 1760600K .......... .......... .......... .......... .......... 78% 178M 3s Step #1: 1760650K .......... .......... .......... .......... .......... 78% 148M 3s Step #1: 1760700K .......... .......... .......... .......... .......... 78% 194M 3s Step #1: 1760750K .......... .......... .......... .......... .......... 78% 176M 3s Step #1: 1760800K .......... .......... .......... .......... .......... 78% 205M 3s Step #1: 1760850K .......... .......... .......... .......... .......... 78% 149M 3s Step #1: 1760900K .......... .......... .......... .......... .......... 78% 163M 3s Step #1: 1760950K .......... .......... .......... .......... .......... 78% 156M 3s Step #1: 1761000K .......... .......... .......... .......... .......... 78% 200M 3s Step #1: 1761050K .......... .......... .......... .......... .......... 78% 213M 3s Step #1: 1761100K .......... .......... .......... .......... .......... 78% 63.6M 3s Step #1: 1761150K .......... .......... .......... .......... .......... 78% 142M 3s Step #1: 1761200K .......... .......... .......... .......... .......... 78% 145M 3s Step #1: 1761250K .......... .......... .......... .......... .......... 78% 202M 3s Step #1: 1761300K .......... .......... .......... .......... .......... 78% 151M 3s Step #1: 1761350K .......... .......... .......... .......... .......... 78% 184M 3s Step #1: 1761400K .......... .......... .......... .......... .......... 78% 206M 3s Step #1: 1761450K .......... .......... .......... .......... .......... 78% 183M 3s Step #1: 1761500K .......... .......... .......... .......... .......... 78% 185M 3s Step #1: 1761550K .......... .......... .......... .......... .......... 78% 176M 3s Step #1: 1761600K .......... .......... .......... .......... .......... 78% 204M 3s Step #1: 1761650K .......... .......... .......... .......... .......... 78% 184M 3s Step #1: 1761700K .......... .......... .......... .......... .......... 78% 151M 3s Step #1: 1761750K .......... .......... .......... .......... .......... 78% 177M 3s Step #1: 1761800K .......... .......... .......... .......... .......... 78% 133M 3s Step #1: 1761850K .......... .......... .......... .......... .......... 78% 216M 3s Step #1: 1761900K .......... .......... .......... .......... .......... 78% 167M 3s Step #1: 1761950K .......... .......... .......... .......... .......... 78% 165M 3s Step #1: 1762000K .......... .......... .......... .......... .......... 78% 207M 3s Step #1: 1762050K .......... .......... .......... .......... .......... 78% 148M 3s Step #1: 1762100K .......... .......... .......... .......... .......... 78% 203M 3s Step #1: 1762150K .......... .......... .......... .......... .......... 78% 178M 3s Step #1: 1762200K .......... .......... .......... .......... .......... 78% 126M 3s Step #1: 1762250K .......... .......... .......... .......... .......... 78% 195M 3s Step #1: 1762300K .......... .......... .......... .......... .......... 78% 203M 3s Step #1: 1762350K .......... .......... .......... .......... .......... 78% 151M 3s Step #1: 1762400K .......... .......... .......... .......... .......... 78% 199M 3s Step #1: 1762450K .......... .......... .......... .......... .......... 78% 183M 3s Step #1: 1762500K .......... .......... .......... .......... .......... 78% 224M 3s Step #1: 1762550K .......... .......... .......... .......... .......... 78% 181M 3s Step #1: 1762600K .......... .......... .......... .......... .......... 78% 135M 3s Step #1: 1762650K .......... .......... .......... .......... .......... 78% 176M 3s Step #1: 1762700K .......... .......... .......... .......... .......... 78% 128M 3s Step #1: 1762750K .......... .......... .......... .......... .......... 78% 164M 3s Step #1: 1762800K .......... .......... .......... .......... .......... 78% 218M 3s Step #1: 1762850K .......... .......... .......... .......... .......... 78% 193M 3s Step #1: 1762900K .......... .......... .......... .......... .......... 78% 165M 3s Step #1: 1762950K .......... .......... .......... .......... .......... 78% 161M 3s Step #1: 1763000K .......... .......... .......... .......... .......... 78% 133M 3s Step #1: 1763050K .......... .......... .......... .......... .......... 78% 199M 3s Step #1: 1763100K .......... .......... .......... .......... .......... 78% 188M 3s Step #1: 1763150K .......... .......... .......... .......... .......... 78% 63.0M 3s Step #1: 1763200K .......... .......... .......... .......... .......... 78% 130M 3s Step #1: 1763250K .......... .......... .......... .......... .......... 78% 144M 3s Step #1: 1763300K .......... .......... .......... .......... .......... 78% 205M 3s Step #1: 1763350K .......... .......... .......... .......... .......... 78% 164M 3s Step #1: 1763400K .......... .......... .......... .......... .......... 78% 182M 3s Step #1: 1763450K .......... .......... .......... .......... .......... 78% 177M 3s Step #1: 1763500K .......... .......... .......... .......... .......... 78% 148M 3s Step #1: 1763550K .......... .......... .......... .......... .......... 78% 164M 3s Step #1: 1763600K .......... .......... .......... .......... .......... 78% 212M 3s Step #1: 1763650K .......... .......... .......... .......... .......... 78% 203M 3s Step #1: 1763700K .......... .......... .......... .......... .......... 78% 210M 3s Step #1: 1763750K .......... .......... .......... .......... .......... 78% 119M 3s Step #1: 1763800K .......... .......... .......... .......... .......... 78% 202M 3s Step #1: 1763850K .......... .......... .......... .......... .......... 78% 215M 3s Step #1: 1763900K .......... .......... .......... .......... .......... 78% 157M 3s Step #1: 1763950K .......... .......... .......... .......... .......... 78% 168M 3s Step #1: 1764000K .......... .......... .......... .......... .......... 78% 173M 3s Step #1: 1764050K .......... .......... .......... .......... .......... 78% 214M 3s Step #1: 1764100K .......... .......... .......... .......... .......... 78% 158M 3s Step #1: 1764150K .......... .......... .......... .......... .......... 78% 174M 3s Step #1: 1764200K .......... .......... .......... .......... .......... 78% 193M 3s Step #1: 1764250K .......... .......... .......... .......... .......... 78% 156M 3s Step #1: 1764300K .......... .......... .......... .......... .......... 78% 165M 3s Step #1: 1764350K .......... .......... .......... .......... .......... 78% 133M 3s Step #1: 1764400K .......... .......... .......... .......... .......... 78% 152M 3s Step #1: 1764450K .......... .......... .......... .......... .......... 78% 210M 3s Step #1: 1764500K .......... .......... .......... .......... .......... 78% 173M 3s Step #1: 1764550K .......... .......... .......... .......... .......... 78% 155M 3s Step #1: 1764600K .......... .......... .......... .......... .......... 78% 154M 3s Step #1: 1764650K .......... .......... .......... .......... .......... 78% 127M 3s Step #1: 1764700K .......... .......... .......... .......... .......... 78% 150M 3s Step #1: 1764750K .......... .......... .......... .......... .......... 78% 140M 3s Step #1: 1764800K .......... .......... .......... .......... .......... 78% 182M 3s Step #1: 1764850K .......... .......... .......... .......... .......... 78% 210M 3s Step #1: 1764900K .......... .......... .......... .......... .......... 78% 206M 3s Step #1: 1764950K .......... .......... .......... .......... .......... 78% 60.2M 3s Step #1: 1765000K .......... .......... .......... .......... .......... 78% 197M 3s Step #1: 1765050K .......... .......... .......... .......... .......... 78% 133M 3s Step #1: 1765100K .......... .......... .......... .......... .......... 78% 195M 3s Step #1: 1765150K .......... .......... .......... .......... .......... 78% 156M 3s Step #1: 1765200K .......... .......... .......... .......... .......... 78% 209M 3s Step #1: 1765250K .......... .......... .......... .......... .......... 78% 146M 3s Step #1: 1765300K .......... .......... .......... .......... .......... 78% 194M 3s Step #1: 1765350K .......... .......... .......... .......... .......... 78% 180M 3s Step #1: 1765400K .......... .......... .......... .......... .......... 78% 172M 3s Step #1: 1765450K .......... .......... .......... .......... .......... 78% 203M 3s Step #1: 1765500K .......... .......... .......... .......... .......... 78% 196M 3s Step #1: 1765550K .......... .......... .......... .......... .......... 78% 173M 3s Step #1: 1765600K .......... .......... .......... .......... .......... 78% 216M 3s Step #1: 1765650K .......... .......... .......... .......... .......... 78% 206M 3s Step #1: 1765700K .......... .......... .......... .......... .......... 78% 208M 3s Step #1: 1765750K .......... .......... .......... .......... .......... 78% 139M 3s Step #1: 1765800K .......... .......... .......... .......... .......... 78% 118M 3s Step #1: 1765850K .......... .......... .......... .......... .......... 78% 206M 3s Step #1: 1765900K .......... .......... .......... .......... .......... 78% 215M 3s Step #1: 1765950K .......... .......... .......... .......... .......... 78% 122M 3s Step #1: 1766000K .......... .......... .......... .......... .......... 78% 149M 3s Step #1: 1766050K .......... .......... .......... .......... .......... 78% 177M 3s Step #1: 1766100K .......... .......... .......... .......... .......... 78% 204M 3s Step #1: 1766150K .......... .......... .......... .......... .......... 78% 179M 3s Step #1: 1766200K .......... .......... .......... .......... .......... 78% 154M 3s Step #1: 1766250K .......... .......... .......... .......... .......... 78% 126M 3s Step #1: 1766300K .......... .......... .......... .......... .......... 78% 159M 3s Step #1: 1766350K .......... .......... .......... .......... .......... 78% 127M 3s Step #1: 1766400K .......... .......... .......... .......... .......... 78% 193M 3s Step #1: 1766450K .......... .......... .......... .......... .......... 78% 182M 3s Step #1: 1766500K .......... .......... .......... .......... .......... 78% 195M 3s Step #1: 1766550K .......... .......... .......... .......... .......... 78% 195M 3s Step #1: 1766600K .......... .......... .......... .......... .......... 78% 183M 3s Step #1: 1766650K .......... .......... .......... .......... .......... 78% 185M 3s Step #1: 1766700K .......... .......... .......... .......... .......... 78% 197M 3s Step #1: 1766750K .......... .......... .......... .......... .......... 78% 140M 3s Step #1: 1766800K .......... .......... .......... .......... .......... 78% 189M 3s Step #1: 1766850K .......... .......... .......... .......... .......... 78% 174M 3s Step #1: 1766900K .......... .......... .......... .......... .......... 78% 197M 3s Step #1: 1766950K .......... .......... .......... .......... .......... 78% 147M 3s Step #1: 1767000K .......... .......... .......... .......... .......... 78% 62.4M 3s Step #1: 1767050K .......... .......... .......... .......... .......... 78% 188M 3s Step #1: 1767100K .......... .......... .......... .......... .......... 78% 151M 3s Step #1: 1767150K .......... .......... .......... .......... .......... 78% 178M 3s Step #1: 1767200K .......... .......... .......... .......... .......... 78% 194M 3s Step #1: 1767250K .......... .......... .......... .......... .......... 78% 202M 3s Step #1: 1767300K .......... .......... .......... .......... .......... 78% 204M 3s Step #1: 1767350K .......... .......... .......... .......... .......... 78% 168M 3s Step #1: 1767400K .......... .......... .......... .......... .......... 78% 164M 3s Step #1: 1767450K .......... .......... .......... .......... .......... 78% 122M 3s Step #1: 1767500K .......... .......... .......... .......... .......... 78% 180M 3s Step #1: 1767550K .......... .......... .......... .......... .......... 78% 180M 3s Step #1: 1767600K .......... .......... .......... .......... .......... 78% 209M 3s Step #1: 1767650K .......... .......... .......... .......... .......... 78% 168M 3s Step #1: 1767700K .......... .......... .......... .......... .......... 78% 129M 3s Step #1: 1767750K .......... .......... .......... .......... .......... 78% 186M 3s Step #1: 1767800K .......... .......... .......... .......... .......... 78% 248M 3s Step #1: 1767850K .......... .......... .......... .......... .......... 78% 195M 3s Step #1: 1767900K .......... .......... .......... .......... .......... 78% 251M 3s Step #1: 1767950K .......... .......... .......... .......... .......... 78% 207M 3s Step #1: 1768000K .......... .......... .......... .......... .......... 78% 169M 3s Step #1: 1768050K .......... .......... .......... .......... .......... 78% 199M 3s Step #1: 1768100K .......... .......... .......... .......... .......... 78% 237M 3s Step #1: 1768150K .......... .......... .......... .......... .......... 78% 212M 3s Step #1: 1768200K .......... .......... .......... .......... .......... 78% 239M 3s Step #1: 1768250K .......... .......... .......... .......... .......... 78% 230M 3s Step #1: 1768300K .......... .......... .......... .......... .......... 78% 203M 3s Step #1: 1768350K .......... .......... .......... .......... .......... 78% 177M 3s Step #1: 1768400K .......... .......... .......... .......... .......... 78% 248M 3s Step #1: 1768450K .......... .......... .......... .......... .......... 78% 243M 3s Step #1: 1768500K .......... .......... .......... .......... .......... 78% 224M 3s Step #1: 1768550K .......... .......... .......... .......... .......... 78% 211M 3s Step #1: 1768600K .......... .......... .......... .......... .......... 78% 162M 3s Step #1: 1768650K .......... .......... .......... .......... .......... 78% 146M 3s Step #1: 1768700K .......... .......... .......... .......... .......... 78% 199M 3s Step #1: 1768750K .......... .......... .......... .......... .......... 78% 98.7M 3s Step #1: 1768800K .......... .......... .......... .......... .......... 78% 202M 3s Step #1: 1768850K .......... .......... .......... .......... .......... 78% 199M 3s Step #1: 1768900K .......... .......... .......... .......... .......... 78% 211M 3s Step #1: 1768950K .......... .......... .......... .......... .......... 78% 158M 3s Step #1: 1769000K .......... .......... .......... .......... .......... 78% 190M 3s Step #1: 1769050K .......... .......... .......... .......... .......... 78% 57.0M 3s Step #1: 1769100K .......... .......... .......... .......... .......... 78% 186M 3s Step #1: 1769150K .......... .......... .......... .......... .......... 78% 168M 3s Step #1: 1769200K .......... .......... .......... .......... .......... 78% 189M 3s Step #1: 1769250K .......... .......... .......... .......... .......... 78% 201M 3s Step #1: 1769300K .......... .......... .......... .......... .......... 78% 203M 3s Step #1: 1769350K .......... .......... .......... .......... .......... 78% 186M 3s Step #1: 1769400K .......... .......... .......... .......... .......... 78% 196M 3s Step #1: 1769450K .......... .......... .......... .......... .......... 78% 215M 3s Step #1: 1769500K .......... .......... .......... .......... .......... 78% 165M 3s Step #1: 1769550K .......... .......... .......... .......... .......... 78% 110M 3s Step #1: 1769600K .......... .......... .......... .......... .......... 78% 196M 3s Step #1: 1769650K .......... .......... .......... .......... .......... 78% 193M 3s Step #1: 1769700K .......... .......... .......... .......... .......... 78% 188M 3s Step #1: 1769750K .......... .......... .......... .......... .......... 78% 178M 3s Step #1: 1769800K .......... .......... .......... .......... .......... 78% 204M 3s Step #1: 1769850K .......... .......... .......... .......... .......... 78% 196M 3s Step #1: 1769900K .......... .......... .......... .......... .......... 78% 200M 3s Step #1: 1769950K .......... .......... .......... .......... .......... 78% 172M 3s Step #1: 1770000K .......... .......... .......... .......... .......... 78% 204M 3s Step #1: 1770050K .......... .......... .......... .......... .......... 78% 199M 3s Step #1: 1770100K .......... .......... .......... .......... .......... 78% 169M 3s Step #1: 1770150K .......... .......... .......... .......... .......... 78% 103M 3s Step #1: 1770200K .......... .......... .......... .......... .......... 78% 205M 3s Step #1: 1770250K .......... .......... .......... .......... .......... 78% 204M 3s Step #1: 1770300K .......... .......... .......... .......... .......... 78% 208M 3s Step #1: 1770350K .......... .......... .......... .......... .......... 78% 160M 3s Step #1: 1770400K .......... .......... .......... .......... .......... 78% 192M 3s Step #1: 1770450K .......... .......... .......... .......... .......... 78% 213M 3s Step #1: 1770500K .......... .......... .......... .......... .......... 78% 201M 3s Step #1: 1770550K .......... .......... .......... .......... .......... 78% 178M 3s Step #1: 1770600K .......... .......... .......... .......... .......... 78% 194M 3s Step #1: 1770650K .......... .......... .......... .......... .......... 78% 181M 3s Step #1: 1770700K .......... .......... .......... .......... .......... 78% 206M 3s Step #1: 1770750K .......... .......... .......... .......... .......... 78% 160M 3s Step #1: 1770800K .......... .......... .......... .......... .......... 78% 56.5M 3s Step #1: 1770850K .......... .......... .......... .......... .......... 78% 211M 3s Step #1: 1770900K .......... .......... .......... .......... .......... 78% 190M 3s Step #1: 1770950K .......... .......... .......... .......... .......... 78% 178M 3s Step #1: 1771000K .......... .......... .......... .......... .......... 78% 216M 3s Step #1: 1771050K .......... .......... .......... .......... .......... 78% 198M 3s Step #1: 1771100K .......... .......... .......... .......... .......... 78% 202M 3s Step #1: 1771150K .......... .......... .......... .......... .......... 78% 158M 3s Step #1: 1771200K .......... .......... .......... .......... .......... 78% 120M 3s Step #1: 1771250K .......... .......... .......... .......... .......... 78% 205M 3s Step #1: 1771300K .......... .......... .......... .......... .......... 78% 196M 3s Step #1: 1771350K .......... .......... .......... .......... .......... 78% 181M 3s Step #1: 1771400K .......... .......... .......... .......... .......... 78% 199M 3s Step #1: 1771450K .......... .......... .......... .......... .......... 78% 197M 3s Step #1: 1771500K .......... .......... .......... .......... .......... 78% 205M 3s Step #1: 1771550K .......... .......... .......... .......... .......... 78% 86.7M 3s Step #1: 1771600K .......... .......... .......... .......... .......... 78% 193M 3s Step #1: 1771650K .......... .......... .......... .......... .......... 78% 206M 3s Step #1: 1771700K .......... .......... .......... .......... .......... 78% 189M 3s Step #1: 1771750K .......... .......... .......... .......... .......... 78% 178M 3s Step #1: 1771800K .......... .......... .......... .......... .......... 78% 203M 3s Step #1: 1771850K .......... .......... .......... .......... .......... 78% 200M 3s Step #1: 1771900K .......... .......... .......... .......... .......... 78% 188M 3s Step #1: 1771950K .......... .......... .......... .......... .......... 78% 93.4M 3s Step #1: 1772000K .......... .......... .......... .......... .......... 78% 193M 3s Step #1: 1772050K .......... .......... .......... .......... .......... 78% 66.7M 3s Step #1: 1772100K .......... .......... .......... .......... .......... 78% 204M 3s Step #1: 1772150K .......... .......... .......... .......... .......... 78% 191M 3s Step #1: 1772200K .......... .......... .......... .......... .......... 78% 191M 3s Step #1: 1772250K .......... .......... .......... .......... .......... 78% 132M 3s Step #1: 1772300K .......... .......... .......... .......... .......... 78% 149M 3s Step #1: 1772350K .......... .......... .......... .......... .......... 78% 166M 3s Step #1: 1772400K .......... .......... .......... .......... .......... 78% 206M 3s Step #1: 1772450K .......... .......... .......... .......... .......... 78% 197M 3s Step #1: 1772500K .......... .......... .......... .......... .......... 78% 205M 3s Step #1: 1772550K .......... .......... .......... .......... .......... 78% 184M 3s Step #1: 1772600K .......... .......... .......... .......... .......... 78% 211M 3s Step #1: 1772650K .......... .......... .......... .......... .......... 78% 126M 3s Step #1: 1772700K .......... .......... .......... .......... .......... 78% 123M 3s Step #1: 1772750K .......... .......... .......... .......... .......... 78% 181M 3s Step #1: 1772800K .......... .......... .......... .......... .......... 78% 200M 3s Step #1: 1772850K .......... .......... .......... .......... .......... 78% 226M 3s Step #1: 1772900K .......... .......... .......... .......... .......... 78% 189M 3s Step #1: 1772950K .......... .......... .......... .......... .......... 78% 184M 3s Step #1: 1773000K .......... .......... .......... .......... .......... 78% 185M 3s Step #1: 1773050K .......... .......... .......... .......... .......... 78% 192M 3s Step #1: 1773100K .......... .......... .......... .......... .......... 78% 115M 3s Step #1: 1773150K .......... .......... .......... .......... .......... 78% 128M 3s Step #1: 1773200K .......... .......... .......... .......... .......... 78% 191M 3s Step #1: 1773250K .......... .......... .......... .......... .......... 78% 216M 3s Step #1: 1773300K .......... .......... .......... .......... .......... 78% 216M 3s Step #1: 1773350K .......... .......... .......... .......... .......... 78% 187M 3s Step #1: 1773400K .......... .......... .......... .......... .......... 78% 176M 3s Step #1: 1773450K .......... .......... .......... .......... .......... 78% 191M 3s Step #1: 1773500K .......... .......... .......... .......... .......... 78% 50.6M 3s Step #1: 1773550K .......... .......... .......... .......... .......... 78% 135M 3s Step #1: 1773600K .......... .......... .......... .......... .......... 78% 206M 3s Step #1: 1773650K .......... .......... .......... .......... .......... 78% 208M 3s Step #1: 1773700K .......... .......... .......... .......... .......... 78% 213M 3s Step #1: 1773750K .......... .......... .......... .......... .......... 78% 14.8M 3s Step #1: 1773800K .......... .......... .......... .......... .......... 78% 58.5M 3s Step #1: 1773850K .......... .......... .......... .......... .......... 78% 222M 3s Step #1: 1773900K .......... .......... .......... .......... .......... 78% 186M 3s Step #1: 1773950K .......... .......... .......... .......... .......... 78% 181M 3s Step #1: 1774000K .......... .......... .......... .......... .......... 78% 85.8M 3s Step #1: 1774050K .......... .......... .......... .......... .......... 78% 185M 3s Step #1: 1774100K .......... .......... .......... .......... .......... 78% 203M 3s Step #1: 1774150K .......... .......... .......... .......... .......... 78% 178M 3s Step #1: 1774200K .......... .......... .......... .......... .......... 78% 212M 3s Step #1: 1774250K .......... .......... .......... .......... .......... 78% 39.8M 3s Step #1: 1774300K .......... .......... .......... .......... .......... 78% 167M 3s Step #1: 1774350K .......... .......... .......... .......... .......... 78% 137M 3s Step #1: 1774400K .......... .......... .......... .......... .......... 78% 215M 3s Step #1: 1774450K .......... .......... .......... .......... .......... 78% 251M 3s Step #1: 1774500K .......... .......... .......... .......... .......... 78% 19.6M 3s Step #1: 1774550K .......... .......... .......... .......... .......... 78% 105M 3s Step #1: 1774600K .......... .......... .......... .......... .......... 78% 86.9M 3s Step #1: 1774650K .......... .......... .......... .......... .......... 78% 209M 3s Step #1: 1774700K .......... .......... .......... .......... .......... 78% 212M 3s Step #1: 1774750K .......... .......... .......... .......... .......... 78% 25.7M 3s Step #1: 1774800K .......... .......... .......... .......... .......... 78% 107M 3s Step #1: 1774850K .......... .......... .......... .......... .......... 78% 194M 3s Step #1: 1774900K .......... .......... .......... .......... .......... 78% 204M 3s Step #1: 1774950K .......... .......... .......... .......... .......... 78% 182M 3s Step #1: 1775000K .......... .......... .......... .......... .......... 78% 22.4M 3s Step #1: 1775050K .......... .......... .......... .......... .......... 78% 145M 3s Step #1: 1775100K .......... .......... .......... .......... .......... 78% 203M 3s Step #1: 1775150K .......... .......... .......... .......... .......... 78% 170M 3s Step #1: 1775200K .......... .......... .......... .......... .......... 78% 196M 3s Step #1: 1775250K .......... .......... .......... .......... .......... 78% 28.8M 3s Step #1: 1775300K .......... .......... .......... .......... .......... 78% 108M 3s Step #1: 1775350K .......... .......... .......... .......... .......... 78% 134M 3s Step #1: 1775400K .......... .......... .......... .......... .......... 78% 153M 3s Step #1: 1775450K .......... .......... .......... .......... .......... 78% 200M 3s Step #1: 1775500K .......... .......... .......... .......... .......... 78% 192M 3s Step #1: 1775550K .......... .......... .......... .......... .......... 78% 28.6M 3s Step #1: 1775600K .......... .......... .......... .......... .......... 78% 194M 3s Step #1: 1775650K .......... .......... .......... .......... .......... 78% 201M 3s Step #1: 1775700K .......... .......... .......... .......... .......... 78% 212M 3s Step #1: 1775750K .......... .......... .......... .......... .......... 78% 185M 3s Step #1: 1775800K .......... .......... .......... .......... .......... 78% 26.1M 3s Step #1: 1775850K .......... .......... .......... .......... .......... 78% 192M 3s Step #1: 1775900K .......... .......... .......... .......... .......... 78% 206M 3s Step #1: 1775950K .......... .......... .......... .......... .......... 78% 184M 3s Step #1: 1776000K .......... .......... .......... .......... .......... 78% 205M 3s Step #1: 1776050K .......... .......... .......... .......... .......... 78% 31.7M 3s Step #1: 1776100K .......... .......... .......... .......... .......... 78% 207M 3s Step #1: 1776150K .......... .......... .......... .......... .......... 78% 156M 3s Step #1: 1776200K .......... .......... .......... .......... .......... 78% 206M 3s Step #1: 1776250K .......... .......... .......... .......... .......... 78% 212M 3s Step #1: 1776300K .......... .......... .......... .......... .......... 78% 33.0M 3s Step #1: 1776350K .......... .......... .......... .......... .......... 78% 124M 3s Step #1: 1776400K .......... .......... .......... .......... .......... 78% 194M 3s Step #1: 1776450K .......... .......... .......... .......... .......... 78% 189M 3s Step #1: 1776500K .......... .......... .......... .......... .......... 78% 173M 3s Step #1: 1776550K .......... .......... .......... .......... .......... 78% 49.3M 3s Step #1: 1776600K .......... .......... .......... .......... .......... 78% 138M 3s Step #1: 1776650K .......... .......... .......... .......... .......... 78% 209M 3s Step #1: 1776700K .......... .......... .......... .......... .......... 78% 199M 3s Step #1: 1776750K .......... .......... .......... .......... .......... 78% 170M 3s Step #1: 1776800K .......... .......... .......... .......... .......... 78% 40.0M 3s Step #1: 1776850K .......... .......... .......... .......... .......... 78% 118M 3s Step #1: 1776900K .......... .......... .......... .......... .......... 78% 185M 3s Step #1: 1776950K .......... .......... .......... .......... .......... 78% 186M 3s Step #1: 1777000K .......... .......... .......... .......... .......... 78% 203M 3s Step #1: 1777050K .......... .......... .......... .......... .......... 78% 46.5M 3s Step #1: 1777100K .......... .......... .......... .......... .......... 78% 82.0M 3s Step #1: 1777150K .......... .......... .......... .......... .......... 78% 182M 3s Step #1: 1777200K .......... .......... .......... .......... .......... 78% 225M 3s Step #1: 1777250K .......... .......... .......... .......... .......... 78% 195M 3s Step #1: 1777300K .......... .......... .......... .......... .......... 78% 61.7M 3s Step #1: 1777350K .......... .......... .......... .......... .......... 78% 95.5M 3s Step #1: 1777400K .......... .......... .......... .......... .......... 78% 191M 3s Step #1: 1777450K .......... .......... .......... .......... .......... 78% 206M 3s Step #1: 1777500K .......... .......... .......... .......... .......... 78% 203M 3s Step #1: 1777550K .......... .......... .......... .......... .......... 78% 177M 3s Step #1: 1777600K .......... .......... .......... .......... .......... 78% 53.2M 3s Step #1: 1777650K .......... .......... .......... .......... .......... 78% 198M 3s Step #1: 1777700K .......... .......... .......... .......... .......... 78% 195M 3s Step #1: 1777750K .......... .......... .......... .......... .......... 78% 169M 3s Step #1: 1777800K .......... .......... .......... .......... .......... 78% 200M 3s Step #1: 1777850K .......... .......... .......... .......... .......... 78% 48.4M 3s Step #1: 1777900K .......... .......... .......... .......... .......... 78% 165M 3s Step #1: 1777950K .......... .......... .......... .......... .......... 78% 154M 3s Step #1: 1778000K .......... .......... .......... .......... .......... 78% 202M 3s Step #1: 1778050K .......... .......... .......... .......... .......... 78% 208M 3s Step #1: 1778100K .......... .......... .......... .......... .......... 78% 47.1M 3s Step #1: 1778150K .......... .......... .......... .......... .......... 78% 176M 3s Step #1: 1778200K .......... .......... .......... .......... .......... 78% 170M 3s Step #1: 1778250K .......... .......... .......... .......... .......... 78% 197M 3s Step #1: 1778300K .......... .......... .......... .......... .......... 78% 204M 3s Step #1: 1778350K .......... .......... .......... .......... .......... 78% 49.5M 3s Step #1: 1778400K .......... .......... .......... .......... .......... 78% 51.7M 3s Step #1: 1778450K .......... .......... .......... .......... .......... 78% 177M 3s Step #1: 1778500K .......... .......... .......... .......... .......... 78% 192M 3s Step #1: 1778550K .......... .......... .......... .......... .......... 78% 186M 3s Step #1: 1778600K .......... .......... .......... .......... .......... 78% 174M 3s Step #1: 1778650K .......... .......... .......... .......... .......... 78% 174M 3s Step #1: 1778700K .......... .......... .......... .......... .......... 78% 199M 3s Step #1: 1778750K .......... .......... .......... .......... .......... 78% 194M 3s Step #1: 1778800K .......... .......... .......... .......... .......... 78% 218M 3s Step #1: 1778850K .......... .......... .......... .......... .......... 78% 37.6M 3s Step #1: 1778900K .......... .......... .......... .......... .......... 78% 121M 3s Step #1: 1778950K .......... .......... .......... .......... .......... 78% 131M 3s Step #1: 1779000K .......... .......... .......... .......... .......... 78% 109M 3s Step #1: 1779050K .......... .......... .......... .......... .......... 78% 192M 3s Step #1: 1779100K .......... .......... .......... .......... .......... 78% 101M 3s Step #1: 1779150K .......... .......... .......... .......... .......... 78% 144M 3s Step #1: 1779200K .......... .......... .......... .......... .......... 78% 192M 3s Step #1: 1779250K .......... .......... .......... .......... .......... 78% 203M 3s Step #1: 1779300K .......... .......... .......... .......... .......... 78% 206M 3s Step #1: 1779350K .......... .......... .......... .......... .......... 78% 55.9M 3s Step #1: 1779400K .......... .......... .......... .......... .......... 78% 97.2M 3s Step #1: 1779450K .......... .......... .......... .......... .......... 78% 202M 3s Step #1: 1779500K .......... .......... .......... .......... .......... 78% 194M 3s Step #1: 1779550K .......... .......... .......... .......... .......... 78% 168M 3s Step #1: 1779600K .......... .......... .......... .......... .......... 78% 97.1M 3s Step #1: 1779650K .......... .......... .......... .......... .......... 78% 118M 3s Step #1: 1779700K .......... .......... .......... .......... .......... 78% 203M 3s Step #1: 1779750K .......... .......... .......... .......... .......... 78% 180M 3s Step #1: 1779800K .......... .......... .......... .......... .......... 79% 210M 3s Step #1: 1779850K .......... .......... .......... .......... .......... 79% 197M 3s Step #1: 1779900K .......... .......... .......... .......... .......... 79% 33.9M 3s Step #1: 1779950K .......... .......... .......... .......... .......... 79% 163M 3s Step #1: 1780000K .......... .......... .......... .......... .......... 79% 192M 3s Step #1: 1780050K .......... .......... .......... .......... .......... 79% 210M 3s Step #1: 1780100K .......... .......... .......... .......... .......... 79% 205M 3s Step #1: 1780150K .......... .......... .......... .......... .......... 79% 40.0M 3s Step #1: 1780200K .......... .......... .......... .......... .......... 79% 198M 3s Step #1: 1780250K .......... .......... .......... .......... .......... 79% 206M 3s Step #1: 1780300K .......... .......... .......... .......... .......... 79% 190M 3s Step #1: 1780350K .......... .......... .......... .......... .......... 79% 177M 3s Step #1: 1780400K .......... .......... .......... .......... .......... 79% 42.8M 3s Step #1: 1780450K .......... .......... .......... .......... .......... 79% 189M 3s Step #1: 1780500K .......... .......... .......... .......... .......... 79% 201M 3s Step #1: 1780550K .......... .......... .......... .......... .......... 79% 172M 3s Step #1: 1780600K .......... .......... .......... .......... .......... 79% 150M 3s Step #1: 1780650K .......... .......... .......... .......... .......... 79% 123M 3s Step #1: 1780700K .......... .......... .......... .......... .......... 79% 204M 3s Step #1: 1780750K .......... .......... .......... .......... .......... 79% 163M 3s Step #1: 1780800K .......... .......... .......... .......... .......... 79% 211M 3s Step #1: 1780850K .......... .......... .......... .......... .......... 79% 195M 3s Step #1: 1780900K .......... .......... .......... .......... .......... 79% 86.0M 3s Step #1: 1780950K .......... .......... .......... .......... .......... 79% 143M 3s Step #1: 1781000K .......... .......... .......... .......... .......... 79% 200M 3s Step #1: 1781050K .......... .......... .......... .......... .......... 79% 191M 3s Step #1: 1781100K .......... .......... .......... .......... .......... 79% 202M 3s Step #1: 1781150K .......... .......... .......... .......... .......... 79% 42.1M 3s Step #1: 1781200K .......... .......... .......... .......... .......... 79% 113M 3s Step #1: 1781250K .......... .......... .......... .......... .......... 79% 197M 3s Step #1: 1781300K .......... .......... .......... .......... .......... 79% 194M 3s Step #1: 1781350K .......... .......... .......... .......... .......... 79% 171M 3s Step #1: 1781400K .......... .......... .......... .......... .......... 79% 141M 3s Step #1: 1781450K .......... .......... .......... .......... .......... 79% 131M 3s Step #1: 1781500K .......... .......... .......... .......... .......... 79% 204M 3s Step #1: 1781550K .......... .......... .......... .......... .......... 79% 167M 3s Step #1: 1781600K .......... .......... .......... .......... .......... 79% 202M 3s Step #1: 1781650K .......... .......... .......... .......... .......... 79% 130M 3s Step #1: 1781700K .......... .......... .......... .......... .......... 79% 133M 3s Step #1: 1781750K .......... .......... .......... .......... .......... 79% 164M 3s Step #1: 1781800K .......... .......... .......... .......... .......... 79% 191M 3s Step #1: 1781850K .......... .......... .......... .......... .......... 79% 200M 3s Step #1: 1781900K .......... .......... .......... .......... .......... 79% 194M 3s Step #1: 1781950K .......... .......... .......... .......... .......... 79% 45.6M 3s Step #1: 1782000K .......... .......... .......... .......... .......... 79% 191M 3s Step #1: 1782050K .......... .......... .......... .......... .......... 79% 210M 3s Step #1: 1782100K .......... .......... .......... .......... .......... 79% 195M 3s Step #1: 1782150K .......... .......... .......... .......... .......... 79% 182M 3s Step #1: 1782200K .......... .......... .......... .......... .......... 79% 235M 3s Step #1: 1782250K .......... .......... .......... .......... .......... 79% 238M 3s Step #1: 1782300K .......... .......... .......... .......... .......... 79% 245M 3s Step #1: 1782350K .......... .......... .......... .......... .......... 79% 206M 3s Step #1: 1782400K .......... .......... .......... .......... .......... 79% 215M 3s Step #1: 1782450K .......... .......... .......... .......... .......... 79% 193M 3s Step #1: 1782500K .......... .......... .......... .......... .......... 79% 223M 3s Step #1: 1782550K .......... .......... .......... .......... .......... 79% 219M 3s Step #1: 1782600K .......... .......... .......... .......... .......... 79% 233M 3s Step #1: 1782650K .......... .......... .......... .......... .......... 79% 247M 3s Step #1: 1782700K .......... .......... .......... .......... .......... 79% 72.9M 3s Step #1: 1782750K .......... .......... .......... .......... .......... 79% 166M 3s Step #1: 1782800K .......... .......... .......... .......... .......... 79% 187M 3s Step #1: 1782850K .......... .......... .......... .......... .......... 79% 199M 3s Step #1: 1782900K .......... .......... .......... .......... .......... 79% 169M 3s Step #1: 1782950K .......... .......... .......... .......... .......... 79% 148M 3s Step #1: 1783000K .......... .......... .......... .......... .......... 79% 207M 3s Step #1: 1783050K .......... .......... .......... .......... .......... 79% 205M 3s Step #1: 1783100K .......... .......... .......... .......... .......... 79% 210M 3s Step #1: 1783150K .......... .......... .......... .......... .......... 79% 164M 3s Step #1: 1783200K .......... .......... .......... .......... .......... 79% 174M 3s Step #1: 1783250K .......... .......... .......... .......... .......... 79% 201M 3s Step #1: 1783300K .......... .......... .......... .......... .......... 79% 208M 3s Step #1: 1783350K .......... .......... .......... .......... .......... 79% 169M 3s Step #1: 1783400K .......... .......... .......... .......... .......... 79% 187M 3s Step #1: 1783450K .......... .......... .......... .......... .......... 79% 176M 3s Step #1: 1783500K .......... .......... .......... .......... .......... 79% 204M 3s Step #1: 1783550K .......... .......... .......... .......... .......... 79% 158M 3s Step #1: 1783600K .......... .......... .......... .......... .......... 79% 177M 3s Step #1: 1783650K .......... .......... .......... .......... .......... 79% 205M 3s Step #1: 1783700K .......... .......... .......... .......... .......... 79% 201M 3s Step #1: 1783750K .......... .......... .......... .......... .......... 79% 181M 3s Step #1: 1783800K .......... .......... .......... .......... .......... 79% 200M 3s Step #1: 1783850K .......... .......... .......... .......... .......... 79% 191M 3s Step #1: 1783900K .......... .......... .......... .......... .......... 79% 231M 3s Step #1: 1783950K .......... .......... .......... .......... .......... 79% 181M 3s Step #1: 1784000K .......... .......... .......... .......... .......... 79% 170M 3s Step #1: 1784050K .......... .......... .......... .......... .......... 79% 179M 3s Step #1: 1784100K .......... .......... .......... .......... .......... 79% 224M 3s Step #1: 1784150K .......... .......... .......... .......... .......... 79% 171M 3s Step #1: 1784200K .......... .......... .......... .......... .......... 79% 198M 3s Step #1: 1784250K .......... .......... .......... .......... .......... 79% 186M 3s Step #1: 1784300K .......... .......... .......... .......... .......... 79% 181M 3s Step #1: 1784350K .......... .......... .......... .......... .......... 79% 172M 3s Step #1: 1784400K .......... .......... .......... .......... .......... 79% 212M 3s Step #1: 1784450K .......... .......... .......... .......... .......... 79% 194M 3s Step #1: 1784500K .......... .......... .......... .......... .......... 79% 177M 3s Step #1: 1784550K .......... .......... .......... .......... .......... 79% 188M 3s Step #1: 1784600K .......... .......... .......... .......... .......... 79% 184M 3s Step #1: 1784650K .......... .......... .......... .......... .......... 79% 199M 3s Step #1: 1784700K .......... .......... .......... .......... .......... 79% 194M 3s Step #1: 1784750K .......... .......... .......... .......... .......... 79% 161M 3s Step #1: 1784800K .......... .......... .......... .......... .......... 79% 183M 3s Step #1: 1784850K .......... .......... .......... .......... .......... 79% 210M 3s Step #1: 1784900K .......... .......... .......... .......... .......... 79% 204M 3s Step #1: 1784950K .......... .......... .......... .......... .......... 79% 154M 3s Step #1: 1785000K .......... .......... .......... .......... .......... 79% 187M 3s Step #1: 1785050K .......... .......... .......... .......... .......... 79% 210M 3s Step #1: 1785100K .......... .......... .......... .......... .......... 79% 160M 3s Step #1: 1785150K .......... .......... .......... .......... .......... 79% 186M 3s Step #1: 1785200K .......... .......... .......... .......... .......... 79% 220M 3s Step #1: 1785250K .......... .......... .......... .......... .......... 79% 181M 3s Step #1: 1785300K .......... .......... .......... .......... .......... 79% 210M 3s Step #1: 1785350K .......... .......... .......... .......... .......... 79% 197M 3s Step #1: 1785400K .......... .......... .......... .......... .......... 79% 200M 3s Step #1: 1785450K .......... .......... .......... .......... .......... 79% 166M 3s Step #1: 1785500K .......... .......... .......... .......... .......... 79% 192M 3s Step #1: 1785550K .......... .......... .......... .......... .......... 79% 184M 3s Step #1: 1785600K .......... .......... .......... .......... .......... 79% 193M 3s Step #1: 1785650K .......... .......... .......... .......... .......... 79% 226M 3s Step #1: 1785700K .......... .......... .......... .......... .......... 79% 204M 3s Step #1: 1785750K .......... .......... .......... .......... .......... 79% 162M 3s Step #1: 1785800K .......... .......... .......... .......... .......... 79% 192M 3s Step #1: 1785850K .......... .......... .......... .......... .......... 79% 182M 3s Step #1: 1785900K .......... .......... .......... .......... .......... 79% 207M 3s Step #1: 1785950K .......... .......... .......... .......... .......... 79% 169M 3s Step #1: 1786000K .......... .......... .......... .......... .......... 79% 190M 3s Step #1: 1786050K .......... .......... .......... .......... .......... 79% 204M 3s Step #1: 1786100K .......... .......... .......... .......... .......... 79% 212M 3s Step #1: 1786150K .......... .......... .......... .......... .......... 79% 199M 3s Step #1: 1786200K .......... .......... .......... .......... .......... 79% 182M 3s Step #1: 1786250K .......... .......... .......... .......... .......... 79% 197M 3s Step #1: 1786300K .......... .......... .......... .......... .......... 79% 198M 3s Step #1: 1786350K .......... .......... .......... .......... .......... 79% 171M 3s Step #1: 1786400K .......... .......... .......... .......... .......... 79% 180M 3s Step #1: 1786450K .......... .......... .......... .......... .......... 79% 193M 3s Step #1: 1786500K .......... .......... .......... .......... .......... 79% 188M 3s Step #1: 1786550K .......... .......... .......... .......... .......... 79% 161M 3s Step #1: 1786600K .......... .......... .......... .......... .......... 79% 203M 3s Step #1: 1786650K .......... .......... .......... .......... .......... 79% 190M 3s Step #1: 1786700K .......... .......... .......... .......... .......... 79% 190M 3s Step #1: 1786750K .......... .......... .......... .......... .......... 79% 163M 3s Step #1: 1786800K .......... .......... .......... .......... .......... 79% 181M 3s Step #1: 1786850K .......... .......... .......... .......... .......... 79% 198M 3s Step #1: 1786900K .......... .......... .......... .......... .......... 79% 189M 3s Step #1: 1786950K .......... .......... .......... .......... .......... 79% 173M 3s Step #1: 1787000K .......... .......... .......... .......... .......... 79% 193M 3s Step #1: 1787050K .......... .......... .......... .......... .......... 79% 175M 3s Step #1: 1787100K .......... .......... .......... .......... .......... 79% 195M 3s Step #1: 1787150K .......... .......... .......... .......... .......... 79% 170M 3s Step #1: 1787200K .......... .......... .......... .......... .......... 79% 192M 3s Step #1: 1787250K .......... .......... .......... .......... .......... 79% 175M 3s Step #1: 1787300K .......... .......... .......... .......... .......... 79% 189M 3s Step #1: 1787350K .......... .......... .......... .......... .......... 79% 175M 3s Step #1: 1787400K .......... .......... .......... .......... .......... 79% 208M 3s Step #1: 1787450K .......... .......... .......... .......... .......... 79% 192M 3s Step #1: 1787500K .......... .......... .......... .......... .......... 79% 196M 3s Step #1: 1787550K .......... .......... .......... .......... .......... 79% 155M 3s Step #1: 1787600K .......... .......... .......... .......... .......... 79% 204M 3s Step #1: 1787650K .......... .......... .......... .......... .......... 79% 201M 3s Step #1: 1787700K .......... .......... .......... .......... .......... 79% 193M 3s Step #1: 1787750K .......... .......... .......... .......... .......... 79% 174M 3s Step #1: 1787800K .......... .......... .......... .......... .......... 79% 194M 3s Step #1: 1787850K .......... .......... .......... .......... .......... 79% 222M 3s Step #1: 1787900K .......... .......... .......... .......... .......... 79% 193M 3s Step #1: 1787950K .......... .......... .......... .......... .......... 79% 170M 3s Step #1: 1788000K .......... .......... .......... .......... .......... 79% 199M 3s Step #1: 1788050K .......... .......... .......... .......... .......... 79% 204M 3s Step #1: 1788100K .......... .......... .......... .......... .......... 79% 216M 3s Step #1: 1788150K .......... .......... .......... .......... .......... 79% 174M 3s Step #1: 1788200K .......... .......... .......... .......... .......... 79% 218M 3s Step #1: 1788250K .......... .......... .......... .......... .......... 79% 216M 3s Step #1: 1788300K .......... .......... .......... .......... .......... 79% 221M 3s Step #1: 1788350K .......... .......... .......... .......... .......... 79% 154M 3s Step #1: 1788400K .......... .......... .......... .......... .......... 79% 184M 3s Step #1: 1788450K .......... .......... .......... .......... .......... 79% 217M 3s Step #1: 1788500K .......... .......... .......... .......... .......... 79% 180M 3s Step #1: 1788550K .......... .......... .......... .......... .......... 79% 182M 3s Step #1: 1788600K .......... .......... .......... .......... .......... 79% 205M 3s Step #1: 1788650K .......... .......... .......... .......... .......... 79% 220M 3s Step #1: 1788700K .......... .......... .......... .......... .......... 79% 207M 3s Step #1: 1788750K .......... .......... .......... .......... .......... 79% 176M 3s Step #1: 1788800K .......... .......... .......... .......... .......... 79% 180M 3s Step #1: 1788850K .......... .......... .......... .......... .......... 79% 176M 3s Step #1: 1788900K .......... .......... .......... .......... .......... 79% 192M 3s Step #1: 1788950K .......... .......... .......... .......... .......... 79% 169M 3s Step #1: 1789000K .......... .......... .......... .......... .......... 79% 220M 3s Step #1: 1789050K .......... .......... .......... .......... .......... 79% 186M 3s Step #1: 1789100K .......... .......... .......... .......... .......... 79% 189M 3s Step #1: 1789150K .......... .......... .......... .......... .......... 79% 165M 3s Step #1: 1789200K .......... .......... .......... .......... .......... 79% 208M 3s Step #1: 1789250K .......... .......... .......... .......... .......... 79% 193M 3s Step #1: 1789300K .......... .......... .......... .......... .......... 79% 200M 3s Step #1: 1789350K .......... .......... .......... .......... .......... 79% 158M 3s Step #1: 1789400K .......... .......... .......... .......... .......... 79% 201M 3s Step #1: 1789450K .......... .......... .......... .......... .......... 79% 199M 3s Step #1: 1789500K .......... .......... .......... .......... .......... 79% 207M 3s Step #1: 1789550K .......... .......... .......... .......... .......... 79% 155M 3s Step #1: 1789600K .......... .......... .......... .......... .......... 79% 192M 3s Step #1: 1789650K .......... .......... .......... .......... .......... 79% 188M 3s Step #1: 1789700K .......... .......... .......... .......... .......... 79% 200M 3s Step #1: 1789750K .......... .......... .......... .......... .......... 79% 183M 3s Step #1: 1789800K .......... .......... .......... .......... .......... 79% 212M 3s Step #1: 1789850K .......... .......... .......... .......... .......... 79% 191M 3s Step #1: 1789900K .......... .......... .......... .......... .......... 79% 187M 3s Step #1: 1789950K .......... .......... .......... .......... .......... 79% 175M 3s Step #1: 1790000K .......... .......... .......... .......... .......... 79% 231M 3s Step #1: 1790050K .......... .......... .......... .......... .......... 79% 223M 3s Step #1: 1790100K .......... .......... .......... .......... .......... 79% 225M 3s Step #1: 1790150K .......... .......... .......... .......... .......... 79% 207M 3s Step #1: 1790200K .......... .......... .......... .......... .......... 79% 234M 3s Step #1: 1790250K .......... .......... .......... .......... .......... 79% 229M 3s Step #1: 1790300K .......... .......... .......... .......... .......... 79% 232M 3s Step #1: 1790350K .......... .......... .......... .......... .......... 79% 186M 3s Step #1: 1790400K .......... .......... .......... .......... .......... 79% 187M 3s Step #1: 1790450K .......... .......... .......... .......... .......... 79% 190M 3s Step #1: 1790500K .......... .......... .......... .......... .......... 79% 220M 3s Step #1: 1790550K .......... .......... .......... .......... .......... 79% 179M 3s Step #1: 1790600K .......... .......... .......... .......... .......... 79% 192M 3s Step #1: 1790650K .......... .......... .......... .......... .......... 79% 184M 3s Step #1: 1790700K .......... .......... .......... .......... .......... 79% 201M 3s Step #1: 1790750K .......... .......... .......... .......... .......... 79% 157M 3s Step #1: 1790800K .......... .......... .......... .......... .......... 79% 203M 3s Step #1: 1790850K .......... .......... .......... .......... .......... 79% 202M 3s Step #1: 1790900K .......... .......... .......... .......... .......... 79% 181M 3s Step #1: 1790950K .......... .......... .......... .......... .......... 79% 162M 3s Step #1: 1791000K .......... .......... .......... .......... .......... 79% 192M 3s Step #1: 1791050K .......... .......... .......... .......... .......... 79% 194M 3s Step #1: 1791100K .......... .......... .......... .......... .......... 79% 196M 3s Step #1: 1791150K .......... .......... .......... .......... .......... 79% 148M 3s Step #1: 1791200K .......... .......... .......... .......... .......... 79% 201M 3s Step #1: 1791250K .......... .......... .......... .......... .......... 79% 212M 3s Step #1: 1791300K .......... .......... .......... .......... .......... 79% 198M 3s Step #1: 1791350K .......... .......... .......... .......... .......... 79% 184M 3s Step #1: 1791400K .......... .......... .......... .......... .......... 79% 184M 3s Step #1: 1791450K .......... .......... .......... .......... .......... 79% 181M 3s Step #1: 1791500K .......... .......... .......... .......... .......... 79% 198M 3s Step #1: 1791550K .......... .......... .......... .......... .......... 79% 167M 3s Step #1: 1791600K .......... .......... .......... .......... .......... 79% 192M 3s Step #1: 1791650K .......... .......... .......... .......... .......... 79% 182M 3s Step #1: 1791700K .......... .......... .......... .......... .......... 79% 209M 3s Step #1: 1791750K .......... .......... .......... .......... .......... 79% 205M 3s Step #1: 1791800K .......... .......... .......... .......... .......... 79% 223M 3s Step #1: 1791850K .......... .......... .......... .......... .......... 79% 199M 3s Step #1: 1791900K .......... .......... .......... .......... .......... 79% 189M 3s Step #1: 1791950K .......... .......... .......... .......... .......... 79% 156M 3s Step #1: 1792000K .......... .......... .......... .......... .......... 79% 183M 3s Step #1: 1792050K .......... .......... .......... .......... .......... 79% 195M 3s Step #1: 1792100K .......... .......... .......... .......... .......... 79% 183M 3s Step #1: 1792150K .......... .......... .......... .......... .......... 79% 150M 3s Step #1: 1792200K .......... .......... .......... .......... .......... 79% 190M 3s Step #1: 1792250K .......... .......... .......... .......... .......... 79% 222M 3s Step #1: 1792300K .......... .......... .......... .......... .......... 79% 169M 3s Step #1: 1792350K .......... .......... .......... .......... .......... 79% 168M 3s Step #1: 1792400K .......... .......... .......... .......... .......... 79% 163M 3s Step #1: 1792450K .......... .......... .......... .......... .......... 79% 233M 3s Step #1: 1792500K .......... .......... .......... .......... .......... 79% 228M 3s Step #1: 1792550K .......... .......... .......... .......... .......... 79% 173M 3s Step #1: 1792600K .......... .......... .......... .......... .......... 79% 195M 3s Step #1: 1792650K .......... .......... .......... .......... .......... 79% 209M 3s Step #1: 1792700K .......... .......... .......... .......... .......... 79% 180M 3s Step #1: 1792750K .......... .......... .......... .......... .......... 79% 191M 3s Step #1: 1792800K .......... .......... .......... .......... .......... 79% 195M 3s Step #1: 1792850K .......... .......... .......... .......... .......... 79% 210M 3s Step #1: 1792900K .......... .......... .......... .......... .......... 79% 208M 3s Step #1: 1792950K .......... .......... .......... .......... .......... 79% 174M 3s Step #1: 1793000K .......... .......... .......... .......... .......... 79% 202M 3s Step #1: 1793050K .......... .......... .......... .......... .......... 79% 202M 3s Step #1: 1793100K .......... .......... .......... .......... .......... 79% 200M 3s Step #1: 1793150K .......... .......... .......... .......... .......... 79% 168M 3s Step #1: 1793200K .......... .......... .......... .......... .......... 79% 191M 3s Step #1: 1793250K .......... .......... .......... .......... .......... 79% 168M 3s Step #1: 1793300K .......... .......... .......... .......... .......... 79% 205M 3s Step #1: 1793350K .......... .......... .......... .......... .......... 79% 187M 3s Step #1: 1793400K .......... .......... .......... .......... .......... 79% 185M 3s Step #1: 1793450K .......... .......... .......... .......... .......... 79% 180M 3s Step #1: 1793500K .......... .......... .......... .......... .......... 79% 201M 3s Step #1: 1793550K .......... .......... .......... .......... .......... 79% 187M 3s Step #1: 1793600K .......... .......... .......... .......... .......... 79% 194M 3s Step #1: 1793650K .......... .......... .......... .......... .......... 79% 194M 3s Step #1: 1793700K .......... .......... .......... .......... .......... 79% 192M 3s Step #1: 1793750K .......... .......... .......... .......... .......... 79% 189M 3s Step #1: 1793800K .......... .......... .......... .......... .......... 79% 191M 3s Step #1: 1793850K .......... .......... .......... .......... .......... 79% 193M 3s Step #1: 1793900K .......... .......... .......... .......... .......... 79% 186M 3s Step #1: 1793950K .......... .......... .......... .......... .......... 79% 169M 3s Step #1: 1794000K .......... .......... .......... .......... .......... 79% 203M 3s Step #1: 1794050K .......... .......... .......... .......... .......... 79% 209M 3s Step #1: 1794100K .......... .......... .......... .......... .......... 79% 209M 3s Step #1: 1794150K .......... .......... .......... .......... .......... 79% 176M 3s Step #1: 1794200K .......... .......... .......... .......... .......... 79% 188M 3s Step #1: 1794250K .......... .......... .......... .......... .......... 79% 201M 3s Step #1: 1794300K .......... .......... .......... .......... .......... 79% 197M 3s Step #1: 1794350K .......... .......... .......... .......... .......... 79% 197M 3s Step #1: 1794400K .......... .......... .......... .......... .......... 79% 187M 3s Step #1: 1794450K .......... .......... .......... .......... .......... 79% 178M 3s Step #1: 1794500K .......... .......... .......... .......... .......... 79% 215M 3s Step #1: 1794550K .......... .......... .......... .......... .......... 79% 197M 3s Step #1: 1794600K .......... .......... .......... .......... .......... 79% 193M 3s Step #1: 1794650K .......... .......... .......... .......... .......... 79% 204M 3s Step #1: 1794700K .......... .......... .......... .......... .......... 79% 188M 3s Step #1: 1794750K .......... .......... .......... .......... .......... 79% 171M 3s Step #1: 1794800K .......... .......... .......... .......... .......... 79% 194M 3s Step #1: 1794850K .......... .......... .......... .......... .......... 79% 212M 3s Step #1: 1794900K .......... .......... .......... .......... .......... 79% 214M 3s Step #1: 1794950K .......... .......... .......... .......... .......... 79% 169M 3s Step #1: 1795000K .......... .......... .......... .......... .......... 79% 162M 3s Step #1: 1795050K .......... .......... .......... .......... .......... 79% 181M 3s Step #1: 1795100K .......... .......... .......... .......... .......... 79% 196M 3s Step #1: 1795150K .......... .......... .......... .......... .......... 79% 178M 3s Step #1: 1795200K .......... .......... .......... .......... .......... 79% 200M 3s Step #1: 1795250K .......... .......... .......... .......... .......... 79% 192M 3s Step #1: 1795300K .......... .......... .......... .......... .......... 79% 212M 3s Step #1: 1795350K .......... .......... .......... .......... .......... 79% 188M 3s Step #1: 1795400K .......... .......... .......... .......... .......... 79% 196M 3s Step #1: 1795450K .......... .......... .......... .......... .......... 79% 190M 3s Step #1: 1795500K .......... .......... .......... .......... .......... 79% 180M 3s Step #1: 1795550K .......... .......... .......... .......... .......... 79% 172M 3s Step #1: 1795600K .......... .......... .......... .......... .......... 79% 204M 3s Step #1: 1795650K .......... .......... .......... .......... .......... 79% 208M 3s Step #1: 1795700K .......... .......... .......... .......... .......... 79% 203M 3s Step #1: 1795750K .......... .......... .......... .......... .......... 79% 174M 3s Step #1: 1795800K .......... .......... .......... .......... .......... 79% 107M 3s Step #1: 1795850K .......... .......... .......... .......... .......... 79% 160M 3s Step #1: 1795900K .......... .......... .......... .......... .......... 79% 189M 3s Step #1: 1795950K .......... .......... .......... .......... .......... 79% 139M 3s Step #1: 1796000K .......... .......... .......... .......... .......... 79% 181M 3s Step #1: 1796050K .......... .......... .......... .......... .......... 79% 203M 3s Step #1: 1796100K .......... .......... .......... .......... .......... 79% 187M 3s Step #1: 1796150K .......... .......... .......... .......... .......... 79% 174M 3s Step #1: 1796200K .......... .......... .......... .......... .......... 79% 178M 3s Step #1: 1796250K .......... .......... .......... .......... .......... 79% 193M 3s Step #1: 1796300K .......... .......... .......... .......... .......... 79% 203M 3s Step #1: 1796350K .......... .......... .......... .......... .......... 79% 159M 3s Step #1: 1796400K .......... .......... .......... .......... .......... 79% 188M 3s Step #1: 1796450K .......... .......... .......... .......... .......... 79% 106M 3s Step #1: 1796500K .......... .......... .......... .......... .......... 79% 140M 3s Step #1: 1796550K .......... .......... .......... .......... .......... 79% 167M 3s Step #1: 1796600K .......... .......... .......... .......... .......... 79% 209M 3s Step #1: 1796650K .......... .......... .......... .......... .......... 79% 137M 3s Step #1: 1796700K .......... .......... .......... .......... .......... 79% 201M 3s Step #1: 1796750K .......... .......... .......... .......... .......... 79% 156M 3s Step #1: 1796800K .......... .......... .......... .......... .......... 79% 178M 3s Step #1: 1796850K .......... .......... .......... .......... .......... 79% 197M 3s Step #1: 1796900K .......... .......... .......... .......... .......... 79% 188M 3s Step #1: 1796950K .......... .......... .......... .......... .......... 79% 186M 3s Step #1: 1797000K .......... .......... .......... .......... .......... 79% 184M 3s Step #1: 1797050K .......... .......... .......... .......... .......... 79% 183M 3s Step #1: 1797100K .......... .......... .......... .......... .......... 79% 206M 3s Step #1: 1797150K .......... .......... .......... .......... .......... 79% 173M 3s Step #1: 1797200K .......... .......... .......... .......... .......... 79% 193M 3s Step #1: 1797250K .......... .......... .......... .......... .......... 79% 198M 3s Step #1: 1797300K .......... .......... .......... .......... .......... 79% 66.0M 3s Step #1: 1797350K .......... .......... .......... .......... .......... 79% 221M 3s Step #1: 1797400K .......... .......... .......... .......... .......... 79% 251M 3s Step #1: 1797450K .......... .......... .......... .......... .......... 79% 230M 3s Step #1: 1797500K .......... .......... .......... .......... .......... 79% 224M 3s Step #1: 1797550K .......... .......... .......... .......... .......... 79% 170M 3s Step #1: 1797600K .......... .......... .......... .......... .......... 79% 181M 3s Step #1: 1797650K .......... .......... .......... .......... .......... 79% 181M 3s Step #1: 1797700K .......... .......... .......... .......... .......... 79% 208M 3s Step #1: 1797750K .......... .......... .......... .......... .......... 79% 185M 3s Step #1: 1797800K .......... .......... .......... .......... .......... 79% 179M 3s Step #1: 1797850K .......... .......... .......... .......... .......... 79% 195M 3s Step #1: 1797900K .......... .......... .......... .......... .......... 79% 206M 3s Step #1: 1797950K .......... .......... .......... .......... .......... 79% 159M 3s Step #1: 1798000K .......... .......... .......... .......... .......... 79% 205M 3s Step #1: 1798050K .......... .......... .......... .......... .......... 79% 189M 3s Step #1: 1798100K .......... .......... .......... .......... .......... 79% 201M 3s Step #1: 1798150K .......... .......... .......... .......... .......... 79% 176M 3s Step #1: 1798200K .......... .......... .......... .......... .......... 79% 195M 3s Step #1: 1798250K .......... .......... .......... .......... .......... 79% 209M 3s Step #1: 1798300K .......... .......... .......... .......... .......... 79% 194M 3s Step #1: 1798350K .......... .......... .......... .......... .......... 79% 160M 3s Step #1: 1798400K .......... .......... .......... .......... .......... 79% 184M 3s Step #1: 1798450K .......... .......... .......... .......... .......... 79% 204M 3s Step #1: 1798500K .......... .......... .......... .......... .......... 79% 209M 3s Step #1: 1798550K .......... .......... .......... .......... .......... 79% 191M 3s Step #1: 1798600K .......... .......... .......... .......... .......... 79% 196M 3s Step #1: 1798650K .......... .......... .......... .......... .......... 79% 204M 3s Step #1: 1798700K .......... .......... .......... .......... .......... 79% 186M 3s Step #1: 1798750K .......... .......... .......... .......... .......... 79% 168M 3s Step #1: 1798800K .......... .......... .......... .......... .......... 79% 63.3M 3s Step #1: 1798850K .......... .......... .......... .......... .......... 79% 205M 3s Step #1: 1798900K .......... .......... .......... .......... .......... 79% 203M 3s Step #1: 1798950K .......... .......... .......... .......... .......... 79% 177M 3s Step #1: 1799000K .......... .......... .......... .......... .......... 79% 202M 3s Step #1: 1799050K .......... .......... .......... .......... .......... 79% 201M 3s Step #1: 1799100K .......... .......... .......... .......... .......... 79% 184M 3s Step #1: 1799150K .......... .......... .......... .......... .......... 79% 188M 3s Step #1: 1799200K .......... .......... .......... .......... .......... 79% 204M 3s Step #1: 1799250K .......... .......... .......... .......... .......... 79% 205M 3s Step #1: 1799300K .......... .......... .......... .......... .......... 79% 204M 3s Step #1: 1799350K .......... .......... .......... .......... .......... 79% 191M 3s Step #1: 1799400K .......... .......... .......... .......... .......... 79% 196M 3s Step #1: 1799450K .......... .......... .......... .......... .......... 79% 205M 3s Step #1: 1799500K .......... .......... .......... .......... .......... 79% 199M 3s Step #1: 1799550K .......... .......... .......... .......... .......... 79% 162M 3s Step #1: 1799600K .......... .......... .......... .......... .......... 79% 199M 3s Step #1: 1799650K .......... .......... .......... .......... .......... 79% 199M 3s Step #1: 1799700K .......... .......... .......... .......... .......... 79% 194M 3s Step #1: 1799750K .......... .......... .......... .......... .......... 79% 176M 3s Step #1: 1799800K .......... .......... .......... .......... .......... 79% 206M 3s Step #1: 1799850K .......... .......... .......... .......... .......... 79% 208M 3s Step #1: 1799900K .......... .......... .......... .......... .......... 79% 206M 3s Step #1: 1799950K .......... .......... .......... .......... .......... 79% 181M 3s Step #1: 1800000K .......... .......... .......... .......... .......... 79% 214M 3s Step #1: 1800050K .......... .......... .......... .......... .......... 79% 208M 3s Step #1: 1800100K .......... .......... .......... .......... .......... 79% 187M 3s Step #1: 1800150K .......... .......... .......... .......... .......... 79% 188M 3s Step #1: 1800200K .......... .......... .......... .......... .......... 79% 195M 3s Step #1: 1800250K .......... .......... .......... .......... .......... 79% 210M 3s Step #1: 1800300K .......... .......... .......... .......... .......... 79% 196M 3s Step #1: 1800350K .......... .......... .......... .......... .......... 79% 175M 3s Step #1: 1800400K .......... .......... .......... .......... .......... 79% 221M 3s Step #1: 1800450K .......... .......... .......... .......... .......... 79% 215M 3s Step #1: 1800500K .......... .......... .......... .......... .......... 79% 221M 3s Step #1: 1800550K .......... .......... .......... .......... .......... 79% 187M 3s Step #1: 1800600K .......... .......... .......... .......... .......... 79% 195M 3s Step #1: 1800650K .......... .......... .......... .......... .......... 79% 218M 3s Step #1: 1800700K .......... .......... .......... .......... .......... 79% 210M 3s Step #1: 1800750K .......... .......... .......... .......... .......... 79% 158M 3s Step #1: 1800800K .......... .......... .......... .......... .......... 79% 205M 3s Step #1: 1800850K .......... .......... .......... .......... .......... 79% 196M 3s Step #1: 1800900K .......... .......... .......... .......... .......... 79% 209M 3s Step #1: 1800950K .......... .......... .......... .......... .......... 79% 176M 3s Step #1: 1801000K .......... .......... .......... .......... .......... 79% 221M 3s Step #1: 1801050K .......... .......... .......... .......... .......... 79% 189M 3s Step #1: 1801100K .......... .......... .......... .......... .......... 79% 212M 3s Step #1: 1801150K .......... .......... .......... .......... .......... 79% 159M 3s Step #1: 1801200K .......... .......... .......... .......... .......... 79% 207M 3s Step #1: 1801250K .......... .......... .......... .......... .......... 79% 214M 3s Step #1: 1801300K .......... .......... .......... .......... .......... 79% 211M 3s Step #1: 1801350K .......... .......... .......... .......... .......... 79% 198M 3s Step #1: 1801400K .......... .......... .......... .......... .......... 79% 203M 3s Step #1: 1801450K .......... .......... .......... .......... .......... 79% 223M 3s Step #1: 1801500K .......... .......... .......... .......... .......... 79% 201M 3s Step #1: 1801550K .......... .......... .......... .......... .......... 79% 166M 3s Step #1: 1801600K .......... .......... .......... .......... .......... 79% 205M 3s Step #1: 1801650K .......... .......... .......... .......... .......... 79% 202M 3s Step #1: 1801700K .......... .......... .......... .......... .......... 79% 191M 3s Step #1: 1801750K .......... .......... .......... .......... .......... 79% 194M 3s Step #1: 1801800K .......... .......... .......... .......... .......... 79% 188M 3s Step #1: 1801850K .......... .......... .......... .......... .......... 79% 219M 3s Step #1: 1801900K .......... .......... .......... .......... .......... 79% 198M 3s Step #1: 1801950K .......... .......... .......... .......... .......... 79% 171M 3s Step #1: 1802000K .......... .......... .......... .......... .......... 79% 209M 3s Step #1: 1802050K .......... .......... .......... .......... .......... 79% 196M 3s Step #1: 1802100K .......... .......... .......... .......... .......... 79% 61.7M 3s Step #1: 1802150K .......... .......... .......... .......... .......... 79% 182M 3s Step #1: 1802200K .......... .......... .......... .......... .......... 79% 217M 3s Step #1: 1802250K .......... .......... .......... .......... .......... 79% 209M 3s Step #1: 1802300K .......... .......... .......... .......... .......... 80% 226M 3s Step #1: 1802350K .......... .......... .......... .......... .......... 80% 174M 3s Step #1: 1802400K .......... .......... .......... .......... .......... 80% 202M 3s Step #1: 1802450K .......... .......... .......... .......... .......... 80% 221M 3s Step #1: 1802500K .......... .......... .......... .......... .......... 80% 171M 3s Step #1: 1802550K .......... .......... .......... .......... .......... 80% 185M 3s Step #1: 1802600K .......... .......... .......... .......... .......... 80% 208M 3s Step #1: 1802650K .......... .......... .......... .......... .......... 80% 202M 3s Step #1: 1802700K .......... .......... .......... .......... .......... 80% 188M 3s Step #1: 1802750K .......... .......... .......... .......... .......... 80% 169M 3s Step #1: 1802800K .......... .......... .......... .......... .......... 80% 194M 3s Step #1: 1802850K .......... .......... .......... .......... .......... 80% 192M 3s Step #1: 1802900K .......... .......... .......... .......... .......... 80% 192M 3s Step #1: 1802950K .......... .......... .......... .......... .......... 80% 190M 3s Step #1: 1803000K .......... .......... .......... .......... .......... 80% 201M 3s Step #1: 1803050K .......... .......... .......... .......... .......... 80% 204M 3s Step #1: 1803100K .......... .......... .......... .......... .......... 80% 183M 3s Step #1: 1803150K .......... .......... .......... .......... .......... 80% 177M 3s Step #1: 1803200K .......... .......... .......... .......... .......... 80% 200M 3s Step #1: 1803250K .......... .......... .......... .......... .......... 80% 195M 3s Step #1: 1803300K .......... .......... .......... .......... .......... 80% 186M 3s Step #1: 1803350K .......... .......... .......... .......... .......... 80% 184M 3s Step #1: 1803400K .......... .......... .......... .......... .......... 80% 209M 3s Step #1: 1803450K .......... .......... .......... .......... .......... 80% 202M 3s Step #1: 1803500K .......... .......... .......... .......... .......... 80% 205M 3s Step #1: 1803550K .......... .......... .......... .......... .......... 80% 173M 3s Step #1: 1803600K .......... .......... .......... .......... .......... 80% 189M 3s Step #1: 1803650K .......... .......... .......... .......... .......... 80% 215M 3s Step #1: 1803700K .......... .......... .......... .......... .......... 80% 201M 3s Step #1: 1803750K .......... .......... .......... .......... .......... 80% 195M 3s Step #1: 1803800K .......... .......... .......... .......... .......... 80% 186M 3s Step #1: 1803850K .......... .......... .......... .......... .......... 80% 194M 3s Step #1: 1803900K .......... .......... .......... .......... .......... 80% 196M 3s Step #1: 1803950K .......... .......... .......... .......... .......... 80% 173M 3s Step #1: 1804000K .......... .......... .......... .......... .......... 80% 211M 3s Step #1: 1804050K .......... .......... .......... .......... .......... 80% 192M 3s Step #1: 1804100K .......... .......... .......... .......... .......... 80% 193M 3s Step #1: 1804150K .......... .......... .......... .......... .......... 80% 178M 3s Step #1: 1804200K .......... .......... .......... .......... .......... 80% 197M 3s Step #1: 1804250K .......... .......... .......... .......... .......... 80% 190M 3s Step #1: 1804300K .......... .......... .......... .......... .......... 80% 190M 3s Step #1: 1804350K .......... .......... .......... .......... .......... 80% 163M 3s Step #1: 1804400K .......... .......... .......... .......... .......... 80% 227M 3s Step #1: 1804450K .......... .......... .......... .......... .......... 80% 197M 3s Step #1: 1804500K .......... .......... .......... .......... .......... 80% 198M 3s Step #1: 1804550K .......... .......... .......... .......... .......... 80% 183M 3s Step #1: 1804600K .......... .......... .......... .......... .......... 80% 129M 3s Step #1: 1804650K .......... .......... .......... .......... .......... 80% 156M 3s Step #1: 1804700K .......... .......... .......... .......... .......... 80% 192M 3s Step #1: 1804750K .......... .......... .......... .......... .......... 80% 177M 3s Step #1: 1804800K .......... .......... .......... .......... .......... 80% 190M 3s Step #1: 1804850K .......... .......... .......... .......... .......... 80% 170M 3s Step #1: 1804900K .......... .......... .......... .......... .......... 80% 201M 3s Step #1: 1804950K .......... .......... .......... .......... .......... 80% 191M 3s Step #1: 1805000K .......... .......... .......... .......... .......... 80% 171M 3s Step #1: 1805050K .......... .......... .......... .......... .......... 80% 193M 3s Step #1: 1805100K .......... .......... .......... .......... .......... 80% 182M 3s Step #1: 1805150K .......... .......... .......... .......... .......... 80% 179M 3s Step #1: 1805200K .......... .......... .......... .......... .......... 80% 198M 3s Step #1: 1805250K .......... .......... .......... .......... .......... 80% 218M 3s Step #1: 1805300K .......... .......... .......... .......... .......... 80% 203M 3s Step #1: 1805350K .......... .......... .......... .......... .......... 80% 184M 3s Step #1: 1805400K .......... .......... .......... .......... .......... 80% 70.0M 3s Step #1: 1805450K .......... .......... .......... .......... .......... 80% 215M 3s Step #1: 1805500K .......... .......... .......... .......... .......... 80% 179M 3s Step #1: 1805550K .......... .......... .......... .......... .......... 80% 155M 3s Step #1: 1805600K .......... .......... .......... .......... .......... 80% 198M 3s Step #1: 1805650K .......... .......... .......... .......... .......... 80% 207M 3s Step #1: 1805700K .......... .......... .......... .......... .......... 80% 205M 3s Step #1: 1805750K .......... .......... .......... .......... .......... 80% 174M 3s Step #1: 1805800K .......... .......... .......... .......... .......... 80% 217M 3s Step #1: 1805850K .......... .......... .......... .......... .......... 80% 208M 3s Step #1: 1805900K .......... .......... .......... .......... .......... 80% 213M 3s Step #1: 1805950K .......... .......... .......... .......... .......... 80% 176M 3s Step #1: 1806000K .......... .......... .......... .......... .......... 80% 201M 3s Step #1: 1806050K .......... .......... .......... .......... .......... 80% 207M 3s Step #1: 1806100K .......... .......... .......... .......... .......... 80% 199M 3s Step #1: 1806150K .......... .......... .......... .......... .......... 80% 182M 3s Step #1: 1806200K .......... .......... .......... .......... .......... 80% 205M 3s Step #1: 1806250K .......... .......... .......... .......... .......... 80% 191M 3s Step #1: 1806300K .......... .......... .......... .......... .......... 80% 191M 3s Step #1: 1806350K .......... .......... .......... .......... .......... 80% 136M 3s Step #1: 1806400K .......... .......... .......... .......... .......... 80% 172M 3s Step #1: 1806450K .......... .......... .......... .......... .......... 80% 180M 3s Step #1: 1806500K .......... .......... .......... .......... .......... 80% 150M 3s Step #1: 1806550K .......... .......... .......... .......... .......... 80% 153M 3s Step #1: 1806600K .......... .......... .......... .......... .......... 80% 183M 3s Step #1: 1806650K .......... .......... .......... .......... .......... 80% 188M 3s Step #1: 1806700K .......... .......... .......... .......... .......... 80% 169M 3s Step #1: 1806750K .......... .......... .......... .......... .......... 80% 134M 3s Step #1: 1806800K .......... .......... .......... .......... .......... 80% 142M 3s Step #1: 1806850K .......... .......... .......... .......... .......... 80% 123M 3s Step #1: 1806900K .......... .......... .......... .......... .......... 80% 135M 3s Step #1: 1806950K .......... .......... .......... .......... .......... 80% 120M 3s Step #1: 1807000K .......... .......... .......... .......... .......... 80% 110M 3s Step #1: 1807050K .......... .......... .......... .......... .......... 80% 133M 3s Step #1: 1807100K .......... .......... .......... .......... .......... 80% 195M 3s Step #1: 1807150K .......... .......... .......... .......... .......... 80% 140M 3s Step #1: 1807200K .......... .......... .......... .......... .......... 80% 65.5M 3s Step #1: 1807250K .......... .......... .......... .......... .......... 80% 183M 3s Step #1: 1807300K .......... .......... .......... .......... .......... 80% 197M 3s Step #1: 1807350K .......... .......... .......... .......... .......... 80% 179M 3s Step #1: 1807400K .......... .......... .......... .......... .......... 80% 185M 3s Step #1: 1807450K .......... .......... .......... .......... .......... 80% 202M 3s Step #1: 1807500K .......... .......... .......... .......... .......... 80% 199M 3s Step #1: 1807550K .......... .......... .......... .......... .......... 80% 137M 3s Step #1: 1807600K .......... .......... .......... .......... .......... 80% 189M 3s Step #1: 1807650K .......... .......... .......... .......... .......... 80% 188M 3s Step #1: 1807700K .......... .......... .......... .......... .......... 80% 222M 3s Step #1: 1807750K .......... .......... .......... .......... .......... 80% 196M 3s Step #1: 1807800K .......... .......... .......... .......... .......... 80% 211M 3s Step #1: 1807850K .......... .......... .......... .......... .......... 80% 242M 3s Step #1: 1807900K .......... .......... .......... .......... .......... 80% 226M 3s Step #1: 1807950K .......... .......... .......... .......... .......... 80% 185M 3s Step #1: 1808000K .......... .......... .......... .......... .......... 80% 244M 3s Step #1: 1808050K .......... .......... .......... .......... .......... 80% 200M 3s Step #1: 1808100K .......... .......... .......... .......... .......... 80% 182M 3s Step #1: 1808150K .......... .......... .......... .......... .......... 80% 185M 3s Step #1: 1808200K .......... .......... .......... .......... .......... 80% 212M 3s Step #1: 1808250K .......... .......... .......... .......... .......... 80% 200M 3s Step #1: 1808300K .......... .......... .......... .......... .......... 80% 190M 3s Step #1: 1808350K .......... .......... .......... .......... .......... 80% 164M 3s Step #1: 1808400K .......... .......... .......... .......... .......... 80% 225M 3s Step #1: 1808450K .......... .......... .......... .......... .......... 80% 234M 3s Step #1: 1808500K .......... .......... .......... .......... .......... 80% 243M 3s Step #1: 1808550K .......... .......... .......... .......... .......... 80% 203M 3s Step #1: 1808600K .......... .......... .......... .......... .......... 80% 221M 3s Step #1: 1808650K .......... .......... .......... .......... .......... 80% 202M 3s Step #1: 1808700K .......... .......... .......... .......... .......... 80% 198M 3s Step #1: 1808750K .......... .......... .......... .......... .......... 80% 154M 3s Step #1: 1808800K .......... .......... .......... .......... .......... 80% 198M 3s Step #1: 1808850K .......... .......... .......... .......... .......... 80% 190M 3s Step #1: 1808900K .......... .......... .......... .......... .......... 80% 207M 3s Step #1: 1808950K .......... .......... .......... .......... .......... 80% 172M 3s Step #1: 1809000K .......... .......... .......... .......... .......... 80% 217M 3s Step #1: 1809050K .......... .......... .......... .......... .......... 80% 206M 3s Step #1: 1809100K .......... .......... .......... .......... .......... 80% 201M 3s Step #1: 1809150K .......... .......... .......... .......... .......... 80% 144M 3s Step #1: 1809200K .......... .......... .......... .......... .......... 80% 208M 3s Step #1: 1809250K .......... .......... .......... .......... .......... 80% 65.4M 3s Step #1: 1809300K .......... .......... .......... .......... .......... 80% 185M 3s Step #1: 1809350K .......... .......... .......... .......... .......... 80% 181M 3s Step #1: 1809400K .......... .......... .......... .......... .......... 80% 194M 3s Step #1: 1809450K .......... .......... .......... .......... .......... 80% 222M 3s Step #1: 1809500K .......... .......... .......... .......... .......... 80% 222M 3s Step #1: 1809550K .......... .......... .......... .......... .......... 80% 193M 3s Step #1: 1809600K .......... .......... .......... .......... .......... 80% 186M 3s Step #1: 1809650K .......... .......... .......... .......... .......... 80% 204M 3s Step #1: 1809700K .......... .......... .......... .......... .......... 80% 204M 3s Step #1: 1809750K .......... .......... .......... .......... .......... 80% 187M 3s Step #1: 1809800K .......... .......... .......... .......... .......... 80% 204M 3s Step #1: 1809850K .......... .......... .......... .......... .......... 80% 129M 3s Step #1: 1809900K .......... .......... .......... .......... .......... 80% 142M 3s Step #1: 1809950K .......... .......... .......... .......... .......... 80% 154M 3s Step #1: 1810000K .......... .......... .......... .......... .......... 80% 207M 3s Step #1: 1810050K .......... .......... .......... .......... .......... 80% 207M 3s Step #1: 1810100K .......... .......... .......... .......... .......... 80% 188M 3s Step #1: 1810150K .......... .......... .......... .......... .......... 80% 169M 3s Step #1: 1810200K .......... .......... .......... .......... .......... 80% 204M 3s Step #1: 1810250K .......... .......... .......... .......... .......... 80% 202M 3s Step #1: 1810300K .......... .......... .......... .......... .......... 80% 192M 3s Step #1: 1810350K .......... .......... .......... .......... .......... 80% 148M 3s Step #1: 1810400K .......... .......... .......... .......... .......... 80% 205M 3s Step #1: 1810450K .......... .......... .......... .......... .......... 80% 201M 3s Step #1: 1810500K .......... .......... .......... .......... .......... 80% 204M 3s Step #1: 1810550K .......... .......... .......... .......... .......... 80% 186M 3s Step #1: 1810600K .......... .......... .......... .......... .......... 80% 162M 3s Step #1: 1810650K .......... .......... .......... .......... .......... 80% 185M 3s Step #1: 1810700K .......... .......... .......... .......... .......... 80% 141M 3s Step #1: 1810750K .......... .......... .......... .......... .......... 80% 174M 3s Step #1: 1810800K .......... .......... .......... .......... .......... 80% 230M 3s Step #1: 1810850K .......... .......... .......... .......... .......... 80% 227M 3s Step #1: 1810900K .......... .......... .......... .......... .......... 80% 243M 3s Step #1: 1810950K .......... .......... .......... .......... .......... 80% 204M 3s Step #1: 1811000K .......... .......... .......... .......... .......... 80% 225M 3s Step #1: 1811050K .......... .......... .......... .......... .......... 80% 238M 3s Step #1: 1811100K .......... .......... .......... .......... .......... 80% 222M 3s Step #1: 1811150K .......... .......... .......... .......... .......... 80% 207M 3s Step #1: 1811200K .......... .......... .......... .......... .......... 80% 242M 3s Step #1: 1811250K .......... .......... .......... .......... .......... 80% 247M 3s Step #1: 1811300K .......... .......... .......... .......... .......... 80% 226M 3s Step #1: 1811350K .......... .......... .......... .......... .......... 80% 211M 3s Step #1: 1811400K .......... .......... .......... .......... .......... 80% 181M 3s Step #1: 1811450K .......... .......... .......... .......... .......... 80% 135M 3s Step #1: 1811500K .......... .......... .......... .......... .......... 80% 145M 3s Step #1: 1811550K .......... .......... .......... .......... .......... 80% 124M 3s Step #1: 1811600K .......... .......... .......... .......... .......... 80% 126M 3s Step #1: 1811650K .......... .......... .......... .......... .......... 80% 152M 3s Step #1: 1811700K .......... .......... .......... .......... .......... 80% 151M 3s Step #1: 1811750K .......... .......... .......... .......... .......... 80% 132M 3s Step #1: 1811800K .......... .......... .......... .......... .......... 80% 122M 3s Step #1: 1811850K .......... .......... .......... .......... .......... 80% 142M 3s Step #1: 1811900K .......... .......... .......... .......... .......... 80% 139M 3s Step #1: 1811950K .......... .......... .......... .......... .......... 80% 105M 3s Step #1: 1812000K .......... .......... .......... .......... .......... 80% 149M 3s Step #1: 1812050K .......... .......... .......... .......... .......... 80% 152M 3s Step #1: 1812100K .......... .......... .......... .......... .......... 80% 149M 3s Step #1: 1812150K .......... .......... .......... .......... .......... 80% 112M 3s Step #1: 1812200K .......... .......... .......... .......... .......... 80% 148M 3s Step #1: 1812250K .......... .......... .......... .......... .......... 80% 136M 3s Step #1: 1812300K .......... .......... .......... .......... .......... 80% 145M 3s Step #1: 1812350K .......... .......... .......... .......... .......... 80% 125M 3s Step #1: 1812400K .......... .......... .......... .......... .......... 80% 148M 3s Step #1: 1812450K .......... .......... .......... .......... .......... 80% 145M 3s Step #1: 1812500K .......... .......... .......... .......... .......... 80% 159M 3s Step #1: 1812550K .......... .......... .......... .......... .......... 80% 119M 3s Step #1: 1812600K .......... .......... .......... .......... .......... 80% 164M 3s Step #1: 1812650K .......... .......... .......... .......... .......... 80% 181M 3s Step #1: 1812700K .......... .......... .......... .......... .......... 80% 194M 3s Step #1: 1812750K .......... .......... .......... .......... .......... 80% 158M 3s Step #1: 1812800K .......... .......... .......... .......... .......... 80% 143M 3s Step #1: 1812850K .......... .......... .......... .......... .......... 80% 138M 3s Step #1: 1812900K .......... .......... .......... .......... .......... 80% 150M 2s Step #1: 1812950K .......... .......... .......... .......... .......... 80% 146M 2s Step #1: 1813000K .......... .......... .......... .......... .......... 80% 167M 2s Step #1: 1813050K .......... .......... .......... .......... .......... 80% 162M 2s Step #1: 1813100K .......... .......... .......... .......... .......... 80% 135M 2s Step #1: 1813150K .......... .......... .......... .......... .......... 80% 116M 2s Step #1: 1813200K .......... .......... .......... .......... .......... 80% 146M 2s Step #1: 1813250K .......... .......... .......... .......... .......... 80% 89.7M 2s Step #1: 1813300K .......... .......... .......... .......... .......... 80% 135M 2s Step #1: 1813350K .......... .......... .......... .......... .......... 80% 138M 2s Step #1: 1813400K .......... .......... .......... .......... .......... 80% 136M 2s Step #1: 1813450K .......... .......... .......... .......... .......... 80% 150M 2s Step #1: 1813500K .......... .......... .......... .......... .......... 80% 160M 2s Step #1: 1813550K .......... .......... .......... .......... .......... 80% 122M 2s Step #1: 1813600K .......... .......... .......... .......... .......... 80% 151M 2s Step #1: 1813650K .......... .......... .......... .......... .......... 80% 146M 2s Step #1: 1813700K .......... .......... .......... .......... .......... 80% 137M 2s Step #1: 1813750K .......... .......... .......... .......... .......... 80% 128M 2s Step #1: 1813800K .......... .......... .......... .......... .......... 80% 156M 2s Step #1: 1813850K .......... .......... .......... .......... .......... 80% 144M 2s Step #1: 1813900K .......... .......... .......... .......... .......... 80% 160M 2s Step #1: 1813950K .......... .......... .......... .......... .......... 80% 123M 2s Step #1: 1814000K .......... .......... .......... .......... .......... 80% 160M 2s Step #1: 1814050K .......... .......... .......... .......... .......... 80% 210M 2s Step #1: 1814100K .......... .......... .......... .......... .......... 80% 186M 2s Step #1: 1814150K .......... .......... .......... .......... .......... 80% 164M 2s Step #1: 1814200K .......... .......... .......... .......... .......... 80% 206M 2s Step #1: 1814250K .......... .......... .......... .......... .......... 80% 203M 2s Step #1: 1814300K .......... .......... .......... .......... .......... 80% 192M 2s Step #1: 1814350K .......... .......... .......... .......... .......... 80% 168M 2s Step #1: 1814400K .......... .......... .......... .......... .......... 80% 184M 2s Step #1: 1814450K .......... .......... .......... .......... .......... 80% 190M 2s Step #1: 1814500K .......... .......... .......... .......... .......... 80% 185M 2s Step #1: 1814550K .......... .......... .......... .......... .......... 80% 187M 2s Step #1: 1814600K .......... .......... .......... .......... .......... 80% 222M 2s Step #1: 1814650K .......... .......... .......... .......... .......... 80% 221M 2s Step #1: 1814700K .......... .......... .......... .......... .......... 80% 193M 2s Step #1: 1814750K .......... .......... .......... .......... .......... 80% 181M 2s Step #1: 1814800K .......... .......... .......... .......... .......... 80% 220M 2s Step #1: 1814850K .......... .......... .......... .......... .......... 80% 208M 2s Step #1: 1814900K .......... .......... .......... .......... .......... 80% 199M 2s Step #1: 1814950K .......... .......... .......... .......... .......... 80% 73.5M 2s Step #1: 1815000K .......... .......... .......... .......... .......... 80% 213M 2s Step #1: 1815050K .......... .......... .......... .......... .......... 80% 218M 2s Step #1: 1815100K .......... .......... .......... .......... .......... 80% 193M 2s Step #1: 1815150K .......... .......... .......... .......... .......... 80% 178M 2s Step #1: 1815200K .......... .......... .......... .......... .......... 80% 187M 2s Step #1: 1815250K .......... .......... .......... .......... .......... 80% 224M 2s Step #1: 1815300K .......... .......... .......... .......... .......... 80% 204M 2s Step #1: 1815350K .......... .......... .......... .......... .......... 80% 185M 2s Step #1: 1815400K .......... .......... .......... .......... .......... 80% 193M 2s Step #1: 1815450K .......... .......... .......... .......... .......... 80% 197M 2s Step #1: 1815500K .......... .......... .......... .......... .......... 80% 199M 2s Step #1: 1815550K .......... .......... .......... .......... .......... 80% 180M 2s Step #1: 1815600K .......... .......... .......... .......... .......... 80% 201M 2s Step #1: 1815650K .......... .......... .......... .......... .......... 80% 188M 2s Step #1: 1815700K .......... .......... .......... .......... .......... 80% 190M 2s Step #1: 1815750K .......... .......... .......... .......... .......... 80% 181M 2s Step #1: 1815800K .......... .......... .......... .......... .......... 80% 215M 2s Step #1: 1815850K .......... .......... .......... .......... .......... 80% 215M 2s Step #1: 1815900K .......... .......... .......... .......... .......... 80% 191M 2s Step #1: 1815950K .......... .......... .......... .......... .......... 80% 121M 2s Step #1: 1816000K .......... .......... .......... .......... .......... 80% 161M 2s Step #1: 1816050K .......... .......... .......... .......... .......... 80% 186M 2s Step #1: 1816100K .......... .......... .......... .......... .......... 80% 198M 2s Step #1: 1816150K .......... .......... .......... .......... .......... 80% 183M 2s Step #1: 1816200K .......... .......... .......... .......... .......... 80% 232M 2s Step #1: 1816250K .......... .......... .......... .......... .......... 80% 216M 2s Step #1: 1816300K .......... .......... .......... .......... .......... 80% 213M 2s Step #1: 1816350K .......... .......... .......... .......... .......... 80% 177M 2s Step #1: 1816400K .......... .......... .......... .......... .......... 80% 207M 2s Step #1: 1816450K .......... .......... .......... .......... .......... 80% 192M 2s Step #1: 1816500K .......... .......... .......... .......... .......... 80% 196M 2s Step #1: 1816550K .......... .......... .......... .......... .......... 80% 181M 2s Step #1: 1816600K .......... .......... .......... .......... .......... 80% 206M 2s Step #1: 1816650K .......... .......... .......... .......... .......... 80% 184M 2s Step #1: 1816700K .......... .......... .......... .......... .......... 80% 197M 2s Step #1: 1816750K .......... .......... .......... .......... .......... 80% 165M 2s Step #1: 1816800K .......... .......... .......... .......... .......... 80% 217M 2s Step #1: 1816850K .......... .......... .......... .......... .......... 80% 202M 2s Step #1: 1816900K .......... .......... .......... .......... .......... 80% 199M 2s Step #1: 1816950K .......... .......... .......... .......... .......... 80% 160M 2s Step #1: 1817000K .......... .......... .......... .......... .......... 80% 192M 2s Step #1: 1817050K .......... .......... .......... .......... .......... 80% 198M 2s Step #1: 1817100K .......... .......... .......... .......... .......... 80% 207M 2s Step #1: 1817150K .......... .......... .......... .......... .......... 80% 182M 2s Step #1: 1817200K .......... .......... .......... .......... .......... 80% 198M 2s Step #1: 1817250K .......... .......... .......... .......... .......... 80% 182M 2s Step #1: 1817300K .......... .......... .......... .......... .......... 80% 204M 2s Step #1: 1817350K .......... .......... .......... .......... .......... 80% 182M 2s Step #1: 1817400K .......... .......... .......... .......... .......... 80% 218M 2s Step #1: 1817450K .......... .......... .......... .......... .......... 80% 189M 2s Step #1: 1817500K .......... .......... .......... .......... .......... 80% 192M 2s Step #1: 1817550K .......... .......... .......... .......... .......... 80% 165M 2s Step #1: 1817600K .......... .......... .......... .......... .......... 80% 192M 2s Step #1: 1817650K .......... .......... .......... .......... .......... 80% 68.7M 2s Step #1: 1817700K .......... .......... .......... .......... .......... 80% 196M 2s Step #1: 1817750K .......... .......... .......... .......... .......... 80% 200M 2s Step #1: 1817800K .......... .......... .......... .......... .......... 80% 206M 2s Step #1: 1817850K .......... .......... .......... .......... .......... 80% 225M 2s Step #1: 1817900K .......... .......... .......... .......... .......... 80% 219M 2s Step #1: 1817950K .......... .......... .......... .......... .......... 80% 160M 2s Step #1: 1818000K .......... .......... .......... .......... .......... 80% 178M 2s Step #1: 1818050K .......... .......... .......... .......... .......... 80% 199M 2s Step #1: 1818100K .......... .......... .......... .......... .......... 80% 200M 2s Step #1: 1818150K .......... .......... .......... .......... .......... 80% 170M 2s Step #1: 1818200K .......... .......... .......... .......... .......... 80% 198M 2s Step #1: 1818250K .......... .......... .......... .......... .......... 80% 188M 2s Step #1: 1818300K .......... .......... .......... .......... .......... 80% 190M 2s Step #1: 1818350K .......... .......... .......... .......... .......... 80% 176M 2s Step #1: 1818400K .......... .......... .......... .......... .......... 80% 210M 2s Step #1: 1818450K .......... .......... .......... .......... .......... 80% 208M 2s Step #1: 1818500K .......... .......... .......... .......... .......... 80% 224M 2s Step #1: 1818550K .......... .......... .......... .......... .......... 80% 168M 2s Step #1: 1818600K .......... .......... .......... .......... .......... 80% 190M 2s Step #1: 1818650K .......... .......... .......... .......... .......... 80% 225M 2s Step #1: 1818700K .......... .......... .......... .......... .......... 80% 201M 2s Step #1: 1818750K .......... .......... .......... .......... .......... 80% 179M 2s Step #1: 1818800K .......... .......... .......... .......... .......... 80% 194M 2s Step #1: 1818850K .......... .......... .......... .......... .......... 80% 184M 2s Step #1: 1818900K .......... .......... .......... .......... .......... 80% 198M 2s Step #1: 1818950K .......... .......... .......... .......... .......... 80% 171M 2s Step #1: 1819000K .......... .......... .......... .......... .......... 80% 211M 2s Step #1: 1819050K .......... .......... .......... .......... .......... 80% 211M 2s Step #1: 1819100K .......... .......... .......... .......... .......... 80% 209M 2s Step #1: 1819150K .......... .......... .......... .......... .......... 80% 163M 2s Step #1: 1819200K .......... .......... .......... .......... .......... 80% 218M 2s Step #1: 1819250K .......... .......... .......... .......... .......... 80% 200M 2s Step #1: 1819300K .......... .......... .......... .......... .......... 80% 183M 2s Step #1: 1819350K .......... .......... .......... .......... .......... 80% 182M 2s Step #1: 1819400K .......... .......... .......... .......... .......... 80% 215M 2s Step #1: 1819450K .......... .......... .......... .......... .......... 80% 67.5M 2s Step #1: 1819500K .......... .......... .......... .......... .......... 80% 199M 2s Step #1: 1819550K .......... .......... .......... .......... .......... 80% 168M 2s Step #1: 1819600K .......... .......... .......... .......... .......... 80% 212M 2s Step #1: 1819650K .......... .......... .......... .......... .......... 80% 194M 2s Step #1: 1819700K .......... .......... .......... .......... .......... 80% 227M 2s Step #1: 1819750K .......... .......... .......... .......... .......... 80% 187M 2s Step #1: 1819800K .......... .......... .......... .......... .......... 80% 200M 2s Step #1: 1819850K .......... .......... .......... .......... .......... 80% 207M 2s Step #1: 1819900K .......... .......... .......... .......... .......... 80% 179M 2s Step #1: 1819950K .......... .......... .......... .......... .......... 80% 166M 2s Step #1: 1820000K .......... .......... .......... .......... .......... 80% 191M 2s Step #1: 1820050K .......... .......... .......... .......... .......... 80% 173M 2s Step #1: 1820100K .......... .......... .......... .......... .......... 80% 214M 2s Step #1: 1820150K .......... .......... .......... .......... .......... 80% 185M 2s Step #1: 1820200K .......... .......... .......... .......... .......... 80% 199M 2s Step #1: 1820250K .......... .......... .......... .......... .......... 80% 206M 2s Step #1: 1820300K .......... .......... .......... .......... .......... 80% 181M 2s Step #1: 1820350K .......... .......... .......... .......... .......... 80% 172M 2s Step #1: 1820400K .......... .......... .......... .......... .......... 80% 225M 2s Step #1: 1820450K .......... .......... .......... .......... .......... 80% 196M 2s Step #1: 1820500K .......... .......... .......... .......... .......... 80% 182M 2s Step #1: 1820550K .......... .......... .......... .......... .......... 80% 182M 2s Step #1: 1820600K .......... .......... .......... .......... .......... 80% 192M 2s Step #1: 1820650K .......... .......... .......... .......... .......... 80% 207M 2s Step #1: 1820700K .......... .......... .......... .......... .......... 80% 215M 2s Step #1: 1820750K .......... .......... .......... .......... .......... 80% 170M 2s Step #1: 1820800K .......... .......... .......... .......... .......... 80% 189M 2s Step #1: 1820850K .......... .......... .......... .......... .......... 80% 206M 2s Step #1: 1820900K .......... .......... .......... .......... .......... 80% 207M 2s Step #1: 1820950K .......... .......... .......... .......... .......... 80% 181M 2s Step #1: 1821000K .......... .......... .......... .......... .......... 80% 210M 2s Step #1: 1821050K .......... .......... .......... .......... .......... 80% 189M 2s Step #1: 1821100K .......... .......... .......... .......... .......... 80% 191M 2s Step #1: 1821150K .......... .......... .......... .......... .......... 80% 188M 2s Step #1: 1821200K .......... .......... .......... .......... .......... 80% 191M 2s Step #1: 1821250K .......... .......... .......... .......... .......... 80% 190M 2s Step #1: 1821300K .......... .......... .......... .......... .......... 80% 212M 2s Step #1: 1821350K .......... .......... .......... .......... .......... 80% 184M 2s Step #1: 1821400K .......... .......... .......... .......... .......... 80% 203M 2s Step #1: 1821450K .......... .......... .......... .......... .......... 80% 211M 2s Step #1: 1821500K .......... .......... .......... .......... .......... 80% 64.8M 2s Step #1: 1821550K .......... .......... .......... .......... .......... 80% 167M 2s Step #1: 1821600K .......... .......... .......... .......... .......... 80% 212M 2s Step #1: 1821650K .......... .......... .......... .......... .......... 80% 215M 2s Step #1: 1821700K .......... .......... .......... .......... .......... 80% 212M 2s Step #1: 1821750K .......... .......... .......... .......... .......... 80% 184M 2s Step #1: 1821800K .......... .......... .......... .......... .......... 80% 196M 2s Step #1: 1821850K .......... .......... .......... .......... .......... 80% 185M 2s Step #1: 1821900K .......... .......... .......... .......... .......... 80% 202M 2s Step #1: 1821950K .......... .......... .......... .......... .......... 80% 172M 2s Step #1: 1822000K .......... .......... .......... .......... .......... 80% 207M 2s Step #1: 1822050K .......... .......... .......... .......... .......... 80% 211M 2s Step #1: 1822100K .......... .......... .......... .......... .......... 80% 176M 2s Step #1: 1822150K .......... .......... .......... .......... .......... 80% 190M 2s Step #1: 1822200K .......... .......... .......... .......... .......... 80% 202M 2s Step #1: 1822250K .......... .......... .......... .......... .......... 80% 192M 2s Step #1: 1822300K .......... .......... .......... .......... .......... 80% 193M 2s Step #1: 1822350K .......... .......... .......... .......... .......... 80% 183M 2s Step #1: 1822400K .......... .......... .......... .......... .......... 80% 187M 2s Step #1: 1822450K .......... .......... .......... .......... .......... 80% 189M 2s Step #1: 1822500K .......... .......... .......... .......... .......... 80% 200M 2s Step #1: 1822550K .......... .......... .......... .......... .......... 80% 182M 2s Step #1: 1822600K .......... .......... .......... .......... .......... 80% 206M 2s Step #1: 1822650K .......... .......... .......... .......... .......... 80% 197M 2s Step #1: 1822700K .......... .......... .......... .......... .......... 80% 189M 2s Step #1: 1822750K .......... .......... .......... .......... .......... 80% 156M 2s Step #1: 1822800K .......... .......... .......... .......... .......... 80% 205M 2s Step #1: 1822850K .......... .......... .......... .......... .......... 80% 216M 2s Step #1: 1822900K .......... .......... .......... .......... .......... 80% 214M 2s Step #1: 1822950K .......... .......... .......... .......... .......... 80% 171M 2s Step #1: 1823000K .......... .......... .......... .......... .......... 80% 192M 2s Step #1: 1823050K .......... .......... .......... .......... .......... 80% 200M 2s Step #1: 1823100K .......... .......... .......... .......... .......... 80% 202M 2s Step #1: 1823150K .......... .......... .......... .......... .......... 80% 168M 2s Step #1: 1823200K .......... .......... .......... .......... .......... 80% 207M 2s Step #1: 1823250K .......... .......... .......... .......... .......... 80% 219M 2s Step #1: 1823300K .......... .......... .......... .......... .......... 80% 207M 2s Step #1: 1823350K .......... .......... .......... .......... .......... 80% 180M 2s Step #1: 1823400K .......... .......... .......... .......... .......... 80% 183M 2s Step #1: 1823450K .......... .......... .......... .......... .......... 80% 206M 2s Step #1: 1823500K .......... .......... .......... .......... .......... 80% 211M 2s Step #1: 1823550K .......... .......... .......... .......... .......... 80% 66.8M 2s Step #1: 1823600K .......... .......... .......... .......... .......... 80% 215M 2s Step #1: 1823650K .......... .......... .......... .......... .......... 80% 220M 2s Step #1: 1823700K .......... .......... .......... .......... .......... 80% 206M 2s Step #1: 1823750K .......... .......... .......... .......... .......... 80% 182M 2s Step #1: 1823800K .......... .......... .......... .......... .......... 80% 203M 2s Step #1: 1823850K .......... .......... .......... .......... .......... 80% 227M 2s Step #1: 1823900K .......... .......... .......... .......... .......... 80% 225M 2s Step #1: 1823950K .......... .......... .......... .......... .......... 80% 187M 2s Step #1: 1824000K .......... .......... .......... .......... .......... 80% 228M 2s Step #1: 1824050K .......... .......... .......... .......... .......... 80% 209M 2s Step #1: 1824100K .......... .......... .......... .......... .......... 80% 184M 2s Step #1: 1824150K .......... .......... .......... .......... .......... 80% 198M 2s Step #1: 1824200K .......... .......... .......... .......... .......... 80% 199M 2s Step #1: 1824250K .......... .......... .......... .......... .......... 80% 180M 2s Step #1: 1824300K .......... .......... .......... .......... .......... 80% 198M 2s Step #1: 1824350K .......... .......... .......... .......... .......... 80% 173M 2s Step #1: 1824400K .......... .......... .......... .......... .......... 80% 198M 2s Step #1: 1824450K .......... .......... .......... .......... .......... 80% 219M 2s Step #1: 1824500K .......... .......... .......... .......... .......... 80% 200M 2s Step #1: 1824550K .......... .......... .......... .......... .......... 80% 170M 2s Step #1: 1824600K .......... .......... .......... .......... .......... 80% 205M 2s Step #1: 1824650K .......... .......... .......... .......... .......... 80% 224M 2s Step #1: 1824700K .......... .......... .......... .......... .......... 80% 209M 2s Step #1: 1824750K .......... .......... .......... .......... .......... 80% 182M 2s Step #1: 1824800K .......... .......... .......... .......... .......... 80% 205M 2s Step #1: 1824850K .......... .......... .......... .......... .......... 81% 218M 2s Step #1: 1824900K .......... .......... .......... .......... .......... 81% 229M 2s Step #1: 1824950K .......... .......... .......... .......... .......... 81% 194M 2s Step #1: 1825000K .......... .......... .......... .......... .......... 81% 189M 2s Step #1: 1825050K .......... .......... .......... .......... .......... 81% 207M 2s Step #1: 1825100K .......... .......... .......... .......... .......... 81% 228M 2s Step #1: 1825150K .......... .......... .......... .......... .......... 81% 176M 2s Step #1: 1825200K .......... .......... .......... .......... .......... 81% 211M 2s Step #1: 1825250K .......... .......... .......... .......... .......... 81% 209M 2s Step #1: 1825300K .......... .......... .......... .......... .......... 81% 221M 2s Step #1: 1825350K .......... .......... .......... .......... .......... 81% 187M 2s Step #1: 1825400K .......... .......... .......... .......... .......... 81% 198M 2s Step #1: 1825450K .......... .......... .......... .......... .......... 81% 169M 2s Step #1: 1825500K .......... .......... .......... .......... .......... 81% 202M 2s Step #1: 1825550K .......... .......... .......... .......... .......... 81% 157M 2s Step #1: 1825600K .......... .......... .......... .......... .......... 81% 66.3M 2s Step #1: 1825650K .......... .......... .......... .......... .......... 81% 216M 2s Step #1: 1825700K .......... .......... .......... .......... .......... 81% 229M 2s Step #1: 1825750K .......... .......... .......... .......... .......... 81% 177M 2s Step #1: 1825800K .......... .......... .......... .......... .......... 81% 205M 2s Step #1: 1825850K .......... .......... .......... .......... .......... 81% 211M 2s Step #1: 1825900K .......... .......... .......... .......... .......... 81% 214M 2s Step #1: 1825950K .......... .......... .......... .......... .......... 81% 181M 2s Step #1: 1826000K .......... .......... .......... .......... .......... 81% 210M 2s Step #1: 1826050K .......... .......... .......... .......... .......... 81% 219M 2s Step #1: 1826100K .......... .......... .......... .......... .......... 81% 191M 2s Step #1: 1826150K .......... .......... .......... .......... .......... 81% 193M 2s Step #1: 1826200K .......... .......... .......... .......... .......... 81% 192M 2s Step #1: 1826250K .......... .......... .......... .......... .......... 81% 234M 2s Step #1: 1826300K .......... .......... .......... .......... .......... 81% 182M 2s Step #1: 1826350K .......... .......... .......... .......... .......... 81% 159M 2s Step #1: 1826400K .......... .......... .......... .......... .......... 81% 215M 2s Step #1: 1826450K .......... .......... .......... .......... .......... 81% 212M 2s Step #1: 1826500K .......... .......... .......... .......... .......... 81% 212M 2s Step #1: 1826550K .......... .......... .......... .......... .......... 81% 183M 2s Step #1: 1826600K .......... .......... .......... .......... .......... 81% 216M 2s Step #1: 1826650K .......... .......... .......... .......... .......... 81% 213M 2s Step #1: 1826700K .......... .......... .......... .......... .......... 81% 223M 2s Step #1: 1826750K .......... .......... .......... .......... .......... 81% 166M 2s Step #1: 1826800K .......... .......... .......... .......... .......... 81% 195M 2s Step #1: 1826850K .......... .......... .......... .......... .......... 81% 198M 2s Step #1: 1826900K .......... .......... .......... .......... .......... 81% 210M 2s Step #1: 1826950K .......... .......... .......... .......... .......... 81% 177M 2s Step #1: 1827000K .......... .......... .......... .......... .......... 81% 177M 2s Step #1: 1827050K .......... .......... .......... .......... .......... 81% 213M 2s Step #1: 1827100K .......... .......... .......... .......... .......... 81% 197M 2s Step #1: 1827150K .......... .......... .......... .......... .......... 81% 179M 2s Step #1: 1827200K .......... .......... .......... .......... .......... 81% 234M 2s Step #1: 1827250K .......... .......... .......... .......... .......... 81% 224M 2s Step #1: 1827300K .......... .......... .......... .......... .......... 81% 223M 2s Step #1: 1827350K .......... .......... .......... .......... .......... 81% 173M 2s Step #1: 1827400K .......... .......... .......... .......... .......... 81% 183M 2s Step #1: 1827450K .......... .......... .......... .......... .......... 81% 217M 2s Step #1: 1827500K .......... .......... .......... .......... .......... 81% 207M 2s Step #1: 1827550K .......... .......... .......... .......... .......... 81% 154M 2s Step #1: 1827600K .......... .......... .......... .......... .......... 81% 204M 2s Step #1: 1827650K .......... .......... .......... .......... .......... 81% 69.5M 2s Step #1: 1827700K .......... .......... .......... .......... .......... 81% 218M 2s Step #1: 1827750K .......... .......... .......... .......... .......... 81% 197M 2s Step #1: 1827800K .......... .......... .......... .......... .......... 81% 216M 2s Step #1: 1827850K .......... .......... .......... .......... .......... 81% 220M 2s Step #1: 1827900K .......... .......... .......... .......... .......... 81% 229M 2s Step #1: 1827950K .......... .......... .......... .......... .......... 81% 193M 2s Step #1: 1828000K .......... .......... .......... .......... .......... 81% 215M 2s Step #1: 1828050K .......... .......... .......... .......... .......... 81% 222M 2s Step #1: 1828100K .......... .......... .......... .......... .......... 81% 206M 2s Step #1: 1828150K .......... .......... .......... .......... .......... 81% 207M 2s Step #1: 1828200K .......... .......... .......... .......... .......... 81% 209M 2s Step #1: 1828250K .......... .......... .......... .......... .......... 81% 185M 2s Step #1: 1828300K .......... .......... .......... .......... .......... 81% 179M 2s Step #1: 1828350K .......... .......... .......... .......... .......... 81% 177M 2s Step #1: 1828400K .......... .......... .......... .......... .......... 81% 197M 2s Step #1: 1828450K .......... .......... .......... .......... .......... 81% 210M 2s Step #1: 1828500K .......... .......... .......... .......... .......... 81% 191M 2s Step #1: 1828550K .......... .......... .......... .......... .......... 81% 193M 2s Step #1: 1828600K .......... .......... .......... .......... .......... 81% 209M 2s Step #1: 1828650K .......... .......... .......... .......... .......... 81% 216M 2s Step #1: 1828700K .......... .......... .......... .......... .......... 81% 212M 2s Step #1: 1828750K .......... .......... .......... .......... .......... 81% 192M 2s Step #1: 1828800K .......... .......... .......... .......... .......... 81% 195M 2s Step #1: 1828850K .......... .......... .......... .......... .......... 81% 209M 2s Step #1: 1828900K .......... .......... .......... .......... .......... 81% 220M 2s Step #1: 1828950K .......... .......... .......... .......... .......... 81% 171M 2s Step #1: 1829000K .......... .......... .......... .......... .......... 81% 195M 2s Step #1: 1829050K .......... .......... .......... .......... .......... 81% 196M 2s Step #1: 1829100K .......... .......... .......... .......... .......... 81% 192M 2s Step #1: 1829150K .......... .......... .......... .......... .......... 81% 173M 2s Step #1: 1829200K .......... .......... .......... .......... .......... 81% 221M 2s Step #1: 1829250K .......... .......... .......... .......... .......... 81% 210M 2s Step #1: 1829300K .......... .......... .......... .......... .......... 81% 193M 2s Step #1: 1829350K .......... .......... .......... .......... .......... 81% 187M 2s Step #1: 1829400K .......... .......... .......... .......... .......... 81% 200M 2s Step #1: 1829450K .......... .......... .......... .......... .......... 81% 237M 2s Step #1: 1829500K .......... .......... .......... .......... .......... 81% 207M 2s Step #1: 1829550K .......... .......... .......... .......... .......... 81% 148M 2s Step #1: 1829600K .......... .......... .......... .......... .......... 81% 208M 2s Step #1: 1829650K .......... .......... .......... .......... .......... 81% 208M 2s Step #1: 1829700K .......... .......... .......... .......... .......... 81% 67.9M 2s Step #1: 1829750K .......... .......... .......... .......... .......... 81% 176M 2s Step #1: 1829800K .......... .......... .......... .......... .......... 81% 189M 2s Step #1: 1829850K .......... .......... .......... .......... .......... 81% 212M 2s Step #1: 1829900K .......... .......... .......... .......... .......... 81% 211M 2s Step #1: 1829950K .......... .......... .......... .......... .......... 81% 185M 2s Step #1: 1830000K .......... .......... .......... .......... .......... 81% 210M 2s Step #1: 1830050K .......... .......... .......... .......... .......... 81% 203M 2s Step #1: 1830100K .......... .......... .......... .......... .......... 81% 222M 2s Step #1: 1830150K .......... .......... .......... .......... .......... 81% 185M 2s Step #1: 1830200K .......... .......... .......... .......... .......... 81% 193M 2s Step #1: 1830250K .......... .......... .......... .......... .......... 81% 191M 2s Step #1: 1830300K .......... .......... .......... .......... .......... 81% 190M 2s Step #1: 1830350K .......... .......... .......... .......... .......... 81% 168M 2s Step #1: 1830400K .......... .......... .......... .......... .......... 81% 213M 2s Step #1: 1830450K .......... .......... .......... .......... .......... 81% 199M 2s Step #1: 1830500K .......... .......... .......... .......... .......... 81% 184M 2s Step #1: 1830550K .......... .......... .......... .......... .......... 81% 191M 2s Step #1: 1830600K .......... .......... .......... .......... .......... 81% 188M 2s Step #1: 1830650K .......... .......... .......... .......... .......... 81% 207M 2s Step #1: 1830700K .......... .......... .......... .......... .......... 81% 213M 2s Step #1: 1830750K .......... .......... .......... .......... .......... 81% 170M 2s Step #1: 1830800K .......... .......... .......... .......... .......... 81% 187M 2s Step #1: 1830850K .......... .......... .......... .......... .......... 81% 208M 2s Step #1: 1830900K .......... .......... .......... .......... .......... 81% 192M 2s Step #1: 1830950K .......... .......... .......... .......... .......... 81% 184M 2s Step #1: 1831000K .......... .......... .......... .......... .......... 81% 214M 2s Step #1: 1831050K .......... .......... .......... .......... .......... 81% 198M 2s Step #1: 1831100K .......... .......... .......... .......... .......... 81% 208M 2s Step #1: 1831150K .......... .......... .......... .......... .......... 81% 189M 2s Step #1: 1831200K .......... .......... .......... .......... .......... 81% 212M 2s Step #1: 1831250K .......... .......... .......... .......... .......... 81% 198M 2s Step #1: 1831300K .......... .......... .......... .......... .......... 81% 193M 2s Step #1: 1831350K .......... .......... .......... .......... .......... 81% 168M 2s Step #1: 1831400K .......... .......... .......... .......... .......... 81% 190M 2s Step #1: 1831450K .......... .......... .......... .......... .......... 81% 211M 2s Step #1: 1831500K .......... .......... .......... .......... .......... 81% 220M 2s Step #1: 1831550K .......... .......... .......... .......... .......... 81% 176M 2s Step #1: 1831600K .......... .......... .......... .......... .......... 81% 183M 2s Step #1: 1831650K .......... .......... .......... .......... .......... 81% 221M 2s Step #1: 1831700K .......... .......... .......... .......... .......... 81% 222M 2s Step #1: 1831750K .......... .......... .......... .......... .......... 81% 64.4M 2s Step #1: 1831800K .......... .......... .......... .......... .......... 81% 228M 2s Step #1: 1831850K .......... .......... .......... .......... .......... 81% 217M 2s Step #1: 1831900K .......... .......... .......... .......... .......... 81% 219M 2s Step #1: 1831950K .......... .......... .......... .......... .......... 81% 164M 2s Step #1: 1832000K .......... .......... .......... .......... .......... 81% 222M 2s Step #1: 1832050K .......... .......... .......... .......... .......... 81% 227M 2s Step #1: 1832100K .......... .......... .......... .......... .......... 81% 202M 2s Step #1: 1832150K .......... .......... .......... .......... .......... 81% 187M 2s Step #1: 1832200K .......... .......... .......... .......... .......... 81% 203M 2s Step #1: 1832250K .......... .......... .......... .......... .......... 81% 205M 2s Step #1: 1832300K .......... .......... .......... .......... .......... 81% 211M 2s Step #1: 1832350K .......... .......... .......... .......... .......... 81% 170M 2s Step #1: 1832400K .......... .......... .......... .......... .......... 81% 208M 2s Step #1: 1832450K .......... .......... .......... .......... .......... 81% 190M 2s Step #1: 1832500K .......... .......... .......... .......... .......... 81% 195M 2s Step #1: 1832550K .......... .......... .......... .......... .......... 81% 185M 2s Step #1: 1832600K .......... .......... .......... .......... .......... 81% 192M 2s Step #1: 1832650K .......... .......... .......... .......... .......... 81% 198M 2s Step #1: 1832700K .......... .......... .......... .......... .......... 81% 202M 2s Step #1: 1832750K .......... .......... .......... .......... .......... 81% 166M 2s Step #1: 1832800K .......... .......... .......... .......... .......... 81% 204M 2s Step #1: 1832850K .......... .......... .......... .......... .......... 81% 192M 2s Step #1: 1832900K .......... .......... .......... .......... .......... 81% 198M 2s Step #1: 1832950K .......... .......... .......... .......... .......... 81% 179M 2s Step #1: 1833000K .......... .......... .......... .......... .......... 81% 206M 2s Step #1: 1833050K .......... .......... .......... .......... .......... 81% 214M 2s Step #1: 1833100K .......... .......... .......... .......... .......... 81% 212M 2s Step #1: 1833150K .......... .......... .......... .......... .......... 81% 165M 2s Step #1: 1833200K .......... .......... .......... .......... .......... 81% 203M 2s Step #1: 1833250K .......... .......... .......... .......... .......... 81% 212M 2s Step #1: 1833300K .......... .......... .......... .......... .......... 81% 188M 2s Step #1: 1833350K .......... .......... .......... .......... .......... 81% 165M 2s Step #1: 1833400K .......... .......... .......... .......... .......... 81% 193M 2s Step #1: 1833450K .......... .......... .......... .......... .......... 81% 203M 2s Step #1: 1833500K .......... .......... .......... .......... .......... 81% 208M 2s Step #1: 1833550K .......... .......... .......... .......... .......... 81% 158M 2s Step #1: 1833600K .......... .......... .......... .......... .......... 81% 198M 2s Step #1: 1833650K .......... .......... .......... .......... .......... 81% 197M 2s Step #1: 1833700K .......... .......... .......... .......... .......... 81% 216M 2s Step #1: 1833750K .......... .......... .......... .......... .......... 81% 173M 2s Step #1: 1833800K .......... .......... .......... .......... .......... 81% 68.6M 2s Step #1: 1833850K .......... .......... .......... .......... .......... 81% 221M 2s Step #1: 1833900K .......... .......... .......... .......... .......... 81% 214M 2s Step #1: 1833950K .......... .......... .......... .......... .......... 81% 196M 2s Step #1: 1834000K .......... .......... .......... .......... .......... 81% 217M 2s Step #1: 1834050K .......... .......... .......... .......... .......... 81% 215M 2s Step #1: 1834100K .......... .......... .......... .......... .......... 81% 213M 2s Step #1: 1834150K .......... .......... .......... .......... .......... 81% 178M 2s Step #1: 1834200K .......... .......... .......... .......... .......... 81% 189M 2s Step #1: 1834250K .......... .......... .......... .......... .......... 81% 180M 2s Step #1: 1834300K .......... .......... .......... .......... .......... 81% 211M 2s Step #1: 1834350K .......... .......... .......... .......... .......... 81% 175M 2s Step #1: 1834400K .......... .......... .......... .......... .......... 81% 181M 2s Step #1: 1834450K .......... .......... .......... .......... .......... 81% 191M 2s Step #1: 1834500K .......... .......... .......... .......... .......... 81% 212M 2s Step #1: 1834550K .......... .......... .......... .......... .......... 81% 190M 2s Step #1: 1834600K .......... .......... .......... .......... .......... 81% 222M 2s Step #1: 1834650K .......... .......... .......... .......... .......... 81% 199M 2s Step #1: 1834700K .......... .......... .......... .......... .......... 81% 205M 2s Step #1: 1834750K .......... .......... .......... .......... .......... 81% 165M 2s Step #1: 1834800K .......... .......... .......... .......... .......... 81% 224M 2s Step #1: 1834850K .......... .......... .......... .......... .......... 81% 192M 2s Step #1: 1834900K .......... .......... .......... .......... .......... 81% 206M 2s Step #1: 1834950K .......... .......... .......... .......... .......... 81% 206M 2s Step #1: 1835000K .......... .......... .......... .......... .......... 81% 228M 2s Step #1: 1835050K .......... .......... .......... .......... .......... 81% 223M 2s Step #1: 1835100K .......... .......... .......... .......... .......... 81% 198M 2s Step #1: 1835150K .......... .......... .......... .......... .......... 81% 186M 2s Step #1: 1835200K .......... .......... .......... .......... .......... 81% 182M 2s Step #1: 1835250K .......... .......... .......... .......... .......... 81% 190M 2s Step #1: 1835300K .......... .......... .......... .......... .......... 81% 187M 2s Step #1: 1835350K .......... .......... .......... .......... .......... 81% 166M 2s Step #1: 1835400K .......... .......... .......... .......... .......... 81% 207M 2s Step #1: 1835450K .......... .......... .......... .......... .......... 81% 196M 2s Step #1: 1835500K .......... .......... .......... .......... .......... 81% 189M 2s Step #1: 1835550K .......... .......... .......... .......... .......... 81% 166M 2s Step #1: 1835600K .......... .......... .......... .......... .......... 81% 205M 2s Step #1: 1835650K .......... .......... .......... .......... .......... 81% 204M 2s Step #1: 1835700K .......... .......... .......... .......... .......... 81% 180M 2s Step #1: 1835750K .......... .......... .......... .......... .......... 81% 170M 2s Step #1: 1835800K .......... .......... .......... .......... .......... 81% 205M 2s Step #1: 1835850K .......... .......... .......... .......... .......... 81% 67.2M 2s Step #1: 1835900K .......... .......... .......... .......... .......... 81% 208M 2s Step #1: 1835950K .......... .......... .......... .......... .......... 81% 170M 2s Step #1: 1836000K .......... .......... .......... .......... .......... 81% 229M 2s Step #1: 1836050K .......... .......... .......... .......... .......... 81% 206M 2s Step #1: 1836100K .......... .......... .......... .......... .......... 81% 187M 2s Step #1: 1836150K .......... .......... .......... .......... .......... 81% 175M 2s Step #1: 1836200K .......... .......... .......... .......... .......... 81% 180M 2s Step #1: 1836250K .......... .......... .......... .......... .......... 81% 199M 2s Step #1: 1836300K .......... .......... .......... .......... .......... 81% 211M 2s Step #1: 1836350K .......... .......... .......... .......... .......... 81% 152M 2s Step #1: 1836400K .......... .......... .......... .......... .......... 81% 211M 2s Step #1: 1836450K .......... .......... .......... .......... .......... 81% 201M 2s Step #1: 1836500K .......... .......... .......... .......... .......... 81% 209M 2s Step #1: 1836550K .......... .......... .......... .......... .......... 81% 168M 2s Step #1: 1836600K .......... .......... .......... .......... .......... 81% 187M 2s Step #1: 1836650K .......... .......... .......... .......... .......... 81% 201M 2s Step #1: 1836700K .......... .......... .......... .......... .......... 81% 179M 2s Step #1: 1836750K .......... .......... .......... .......... .......... 81% 169M 2s Step #1: 1836800K .......... .......... .......... .......... .......... 81% 212M 2s Step #1: 1836850K .......... .......... .......... .......... .......... 81% 218M 2s Step #1: 1836900K .......... .......... .......... .......... .......... 81% 205M 2s Step #1: 1836950K .......... .......... .......... .......... .......... 81% 191M 2s Step #1: 1837000K .......... .......... .......... .......... .......... 81% 177M 2s Step #1: 1837050K .......... .......... .......... .......... .......... 81% 204M 2s Step #1: 1837100K .......... .......... .......... .......... .......... 81% 205M 2s Step #1: 1837150K .......... .......... .......... .......... .......... 81% 174M 2s Step #1: 1837200K .......... .......... .......... .......... .......... 81% 183M 2s Step #1: 1837250K .......... .......... .......... .......... .......... 81% 201M 2s Step #1: 1837300K .......... .......... .......... .......... .......... 81% 211M 2s Step #1: 1837350K .......... .......... .......... .......... .......... 81% 188M 2s Step #1: 1837400K .......... .......... .......... .......... .......... 81% 205M 2s Step #1: 1837450K .......... .......... .......... .......... .......... 81% 196M 2s Step #1: 1837500K .......... .......... .......... .......... .......... 81% 210M 2s Step #1: 1837550K .......... .......... .......... .......... .......... 81% 179M 2s Step #1: 1837600K .......... .......... .......... .......... .......... 81% 208M 2s Step #1: 1837650K .......... .......... .......... .......... .......... 81% 207M 2s Step #1: 1837700K .......... .......... .......... .......... .......... 81% 209M 2s Step #1: 1837750K .......... .......... .......... .......... .......... 81% 172M 2s Step #1: 1837800K .......... .......... .......... .......... .......... 81% 206M 2s Step #1: 1837850K .......... .......... .......... .......... .......... 81% 200M 2s Step #1: 1837900K .......... .......... .......... .......... .......... 81% 68.0M 2s Step #1: 1837950K .......... .......... .......... .......... .......... 81% 184M 2s Step #1: 1838000K .......... .......... .......... .......... .......... 81% 213M 2s Step #1: 1838050K .......... .......... .......... .......... .......... 81% 191M 2s Step #1: 1838100K .......... .......... .......... .......... .......... 81% 196M 2s Step #1: 1838150K .......... .......... .......... .......... .......... 81% 188M 2s Step #1: 1838200K .......... .......... .......... .......... .......... 81% 233M 2s Step #1: 1838250K .......... .......... .......... .......... .......... 81% 195M 2s Step #1: 1838300K .......... .......... .......... .......... .......... 81% 190M 2s Step #1: 1838350K .......... .......... .......... .......... .......... 81% 180M 2s Step #1: 1838400K .......... .......... .......... .......... .......... 81% 219M 2s Step #1: 1838450K .......... .......... .......... .......... .......... 81% 209M 2s Step #1: 1838500K .......... .......... .......... .......... .......... 81% 199M 2s Step #1: 1838550K .......... .......... .......... .......... .......... 81% 184M 2s Step #1: 1838600K .......... .......... .......... .......... .......... 81% 198M 2s Step #1: 1838650K .......... .......... .......... .......... .......... 81% 198M 2s Step #1: 1838700K .......... .......... .......... .......... .......... 81% 216M 2s Step #1: 1838750K .......... .......... .......... .......... .......... 81% 175M 2s Step #1: 1838800K .......... .......... .......... .......... .......... 81% 217M 2s Step #1: 1838850K .......... .......... .......... .......... .......... 81% 198M 2s Step #1: 1838900K .......... .......... .......... .......... .......... 81% 214M 2s Step #1: 1838950K .......... .......... .......... .......... .......... 81% 182M 2s Step #1: 1839000K .......... .......... .......... .......... .......... 81% 179M 2s Step #1: 1839050K .......... .......... .......... .......... .......... 81% 175M 2s Step #1: 1839100K .......... .......... .......... .......... .......... 81% 195M 2s Step #1: 1839150K .......... .......... .......... .......... .......... 81% 178M 2s Step #1: 1839200K .......... .......... .......... .......... .......... 81% 222M 2s Step #1: 1839250K .......... .......... .......... .......... .......... 81% 203M 2s Step #1: 1839300K .......... .......... .......... .......... .......... 81% 238M 2s Step #1: 1839350K .......... .......... .......... .......... .......... 81% 173M 2s Step #1: 1839400K .......... .......... .......... .......... .......... 81% 209M 2s Step #1: 1839450K .......... .......... .......... .......... .......... 81% 203M 2s Step #1: 1839500K .......... .......... .......... .......... .......... 81% 211M 2s Step #1: 1839550K .......... .......... .......... .......... .......... 81% 173M 2s Step #1: 1839600K .......... .......... .......... .......... .......... 81% 211M 2s Step #1: 1839650K .......... .......... .......... .......... .......... 81% 180M 2s Step #1: 1839700K .......... .......... .......... .......... .......... 81% 208M 2s Step #1: 1839750K .......... .......... .......... .......... .......... 81% 182M 2s Step #1: 1839800K .......... .......... .......... .......... .......... 81% 192M 2s Step #1: 1839850K .......... .......... .......... .......... .......... 81% 181M 2s Step #1: 1839900K .......... .......... .......... .......... .......... 81% 207M 2s Step #1: 1839950K .......... .......... .......... .......... .......... 81% 66.1M 2s Step #1: 1840000K .......... .......... .......... .......... .......... 81% 205M 2s Step #1: 1840050K .......... .......... .......... .......... .......... 81% 198M 2s Step #1: 1840100K .......... .......... .......... .......... .......... 81% 203M 2s Step #1: 1840150K .......... .......... .......... .......... .......... 81% 178M 2s Step #1: 1840200K .......... .......... .......... .......... .......... 81% 242M 2s Step #1: 1840250K .......... .......... .......... .......... .......... 81% 215M 2s Step #1: 1840300K .......... .......... .......... .......... .......... 81% 203M 2s Step #1: 1840350K .......... .......... .......... .......... .......... 81% 174M 2s Step #1: 1840400K .......... .......... .......... .......... .......... 81% 219M 2s Step #1: 1840450K .......... .......... .......... .......... .......... 81% 209M 2s Step #1: 1840500K .......... .......... .......... .......... .......... 81% 201M 2s Step #1: 1840550K .......... .......... .......... .......... .......... 81% 174M 2s Step #1: 1840600K .......... .......... .......... .......... .......... 81% 205M 2s Step #1: 1840650K .......... .......... .......... .......... .......... 81% 203M 2s Step #1: 1840700K .......... .......... .......... .......... .......... 81% 214M 2s Step #1: 1840750K .......... .......... .......... .......... .......... 81% 186M 2s Step #1: 1840800K .......... .......... .......... .......... .......... 81% 204M 2s Step #1: 1840850K .......... .......... .......... .......... .......... 81% 211M 2s Step #1: 1840900K .......... .......... .......... .......... .......... 81% 204M 2s Step #1: 1840950K .......... .......... .......... .......... .......... 81% 168M 2s Step #1: 1841000K .......... .......... .......... .......... .......... 81% 192M 2s Step #1: 1841050K .......... .......... .......... .......... .......... 81% 176M 2s Step #1: 1841100K .......... .......... .......... .......... .......... 81% 186M 2s Step #1: 1841150K .......... .......... .......... .......... .......... 81% 160M 2s Step #1: 1841200K .......... .......... .......... .......... .......... 81% 206M 2s Step #1: 1841250K .......... .......... .......... .......... .......... 81% 213M 2s Step #1: 1841300K .......... .......... .......... .......... .......... 81% 195M 2s Step #1: 1841350K .......... .......... .......... .......... .......... 81% 166M 2s Step #1: 1841400K .......... .......... .......... .......... .......... 81% 199M 2s Step #1: 1841450K .......... .......... .......... .......... .......... 81% 211M 2s Step #1: 1841500K .......... .......... .......... .......... .......... 81% 218M 2s Step #1: 1841550K .......... .......... .......... .......... .......... 81% 183M 2s Step #1: 1841600K .......... .......... .......... .......... .......... 81% 174M 2s Step #1: 1841650K .......... .......... .......... .......... .......... 81% 221M 2s Step #1: 1841700K .......... .......... .......... .......... .......... 81% 197M 2s Step #1: 1841750K .......... .......... .......... .......... .......... 81% 174M 2s Step #1: 1841800K .......... .......... .......... .......... .......... 81% 203M 2s Step #1: 1841850K .......... .......... .......... .......... .......... 81% 204M 2s Step #1: 1841900K .......... .......... .......... .......... .......... 81% 217M 2s Step #1: 1841950K .......... .......... .......... .......... .......... 81% 160M 2s Step #1: 1842000K .......... .......... .......... .......... .......... 81% 67.6M 2s Step #1: 1842050K .......... .......... .......... .......... .......... 81% 192M 2s Step #1: 1842100K .......... .......... .......... .......... .......... 81% 184M 2s Step #1: 1842150K .......... .......... .......... .......... .......... 81% 183M 2s Step #1: 1842200K .......... .......... .......... .......... .......... 81% 214M 2s Step #1: 1842250K .......... .......... .......... .......... .......... 81% 212M 2s Step #1: 1842300K .......... .......... .......... .......... .......... 81% 211M 2s Step #1: 1842350K .......... .......... .......... .......... .......... 81% 166M 2s Step #1: 1842400K .......... .......... .......... .......... .......... 81% 208M 2s Step #1: 1842450K .......... .......... .......... .......... .......... 81% 185M 2s Step #1: 1842500K .......... .......... .......... .......... .......... 81% 196M 2s Step #1: 1842550K .......... .......... .......... .......... .......... 81% 191M 2s Step #1: 1842600K .......... .......... .......... .......... .......... 81% 207M 2s Step #1: 1842650K .......... .......... .......... .......... .......... 81% 205M 2s Step #1: 1842700K .......... .......... .......... .......... .......... 81% 223M 2s Step #1: 1842750K .......... .......... .......... .......... .......... 81% 182M 2s Step #1: 1842800K .......... .......... .......... .......... .......... 81% 215M 2s Step #1: 1842850K .......... .......... .......... .......... .......... 81% 199M 2s Step #1: 1842900K .......... .......... .......... .......... .......... 81% 185M 2s Step #1: 1842950K .......... .......... .......... .......... .......... 81% 170M 2s Step #1: 1843000K .......... .......... .......... .......... .......... 81% 196M 2s Step #1: 1843050K .......... .......... .......... .......... .......... 81% 198M 2s Step #1: 1843100K .......... .......... .......... .......... .......... 81% 195M 2s Step #1: 1843150K .......... .......... .......... .......... .......... 81% 189M 2s Step #1: 1843200K .......... .......... .......... .......... .......... 81% 222M 2s Step #1: 1843250K .......... .......... .......... .......... .......... 81% 184M 2s Step #1: 1843300K .......... .......... .......... .......... .......... 81% 211M 2s Step #1: 1843350K .......... .......... .......... .......... .......... 81% 191M 2s Step #1: 1843400K .......... .......... .......... .......... .......... 81% 194M 2s Step #1: 1843450K .......... .......... .......... .......... .......... 81% 202M 2s Step #1: 1843500K .......... .......... .......... .......... .......... 81% 205M 2s Step #1: 1843550K .......... .......... .......... .......... .......... 81% 173M 2s Step #1: 1843600K .......... .......... .......... .......... .......... 81% 207M 2s Step #1: 1843650K .......... .......... .......... .......... .......... 81% 206M 2s Step #1: 1843700K .......... .......... .......... .......... .......... 81% 201M 2s Step #1: 1843750K .......... .......... .......... .......... .......... 81% 192M 2s Step #1: 1843800K .......... .......... .......... .......... .......... 81% 225M 2s Step #1: 1843850K .......... .......... .......... .......... .......... 81% 219M 2s Step #1: 1843900K .......... .......... .......... .......... .......... 81% 197M 2s Step #1: 1843950K .......... .......... .......... .......... .......... 81% 167M 2s Step #1: 1844000K .......... .......... .......... .......... .......... 81% 192M 2s Step #1: 1844050K .......... .......... .......... .......... .......... 81% 70.1M 2s Step #1: 1844100K .......... .......... .......... .......... .......... 81% 245M 2s Step #1: 1844150K .......... .......... .......... .......... .......... 81% 194M 2s Step #1: 1844200K .......... .......... .......... .......... .......... 81% 210M 2s Step #1: 1844250K .......... .......... .......... .......... .......... 81% 214M 2s Step #1: 1844300K .......... .......... .......... .......... .......... 81% 218M 2s Step #1: 1844350K .......... .......... .......... .......... .......... 81% 193M 2s Step #1: 1844400K .......... .......... .......... .......... .......... 81% 206M 2s Step #1: 1844450K .......... .......... .......... .......... .......... 81% 206M 2s Step #1: 1844500K .......... .......... .......... .......... .......... 81% 205M 2s Step #1: 1844550K .......... .......... .......... .......... .......... 81% 193M 2s Step #1: 1844600K .......... .......... .......... .......... .......... 81% 206M 2s Step #1: 1844650K .......... .......... .......... .......... .......... 81% 213M 2s Step #1: 1844700K .......... .......... .......... .......... .......... 81% 219M 2s Step #1: 1844750K .......... .......... .......... .......... .......... 81% 187M 2s Step #1: 1844800K .......... .......... .......... .......... .......... 81% 208M 2s Step #1: 1844850K .......... .......... .......... .......... .......... 81% 227M 2s Step #1: 1844900K .......... .......... .......... .......... .......... 81% 184M 2s Step #1: 1844950K .......... .......... .......... .......... .......... 81% 161M 2s Step #1: 1845000K .......... .......... .......... .......... .......... 81% 176M 2s Step #1: 1845050K .......... .......... .......... .......... .......... 81% 209M 2s Step #1: 1845100K .......... .......... .......... .......... .......... 81% 213M 2s Step #1: 1845150K .......... .......... .......... .......... .......... 81% 172M 2s Step #1: 1845200K .......... .......... .......... .......... .......... 81% 207M 2s Step #1: 1845250K .......... .......... .......... .......... .......... 81% 193M 2s Step #1: 1845300K .......... .......... .......... .......... .......... 81% 193M 2s Step #1: 1845350K .......... .......... .......... .......... .......... 81% 196M 2s Step #1: 1845400K .......... .......... .......... .......... .......... 81% 191M 2s Step #1: 1845450K .......... .......... .......... .......... .......... 81% 224M 2s Step #1: 1845500K .......... .......... .......... .......... .......... 81% 204M 2s Step #1: 1845550K .......... .......... .......... .......... .......... 81% 163M 2s Step #1: 1845600K .......... .......... .......... .......... .......... 81% 207M 2s Step #1: 1845650K .......... .......... .......... .......... .......... 81% 196M 2s Step #1: 1845700K .......... .......... .......... .......... .......... 81% 217M 2s Step #1: 1845750K .......... .......... .......... .......... .......... 81% 199M 2s Step #1: 1845800K .......... .......... .......... .......... .......... 81% 205M 2s Step #1: 1845850K .......... .......... .......... .......... .......... 81% 218M 2s Step #1: 1845900K .......... .......... .......... .......... .......... 81% 216M 2s Step #1: 1845950K .......... .......... .......... .......... .......... 81% 164M 2s Step #1: 1846000K .......... .......... .......... .......... .......... 81% 196M 2s Step #1: 1846050K .......... .......... .......... .......... .......... 81% 207M 2s Step #1: 1846100K .......... .......... .......... .......... .......... 81% 66.3M 2s Step #1: 1846150K .......... .......... .......... .......... .......... 81% 195M 2s Step #1: 1846200K .......... .......... .......... .......... .......... 81% 203M 2s Step #1: 1846250K .......... .......... .......... .......... .......... 81% 211M 2s Step #1: 1846300K .......... .......... .......... .......... .......... 81% 200M 2s Step #1: 1846350K .......... .......... .......... .......... .......... 81% 188M 2s Step #1: 1846400K .......... .......... .......... .......... .......... 81% 219M 2s Step #1: 1846450K .......... .......... .......... .......... .......... 81% 192M 2s Step #1: 1846500K .......... .......... .......... .......... .......... 81% 193M 2s Step #1: 1846550K .......... .......... .......... .......... .......... 81% 175M 2s Step #1: 1846600K .......... .......... .......... .......... .......... 81% 222M 2s Step #1: 1846650K .......... .......... .......... .......... .......... 81% 229M 2s Step #1: 1846700K .......... .......... .......... .......... .......... 81% 210M 2s Step #1: 1846750K .......... .......... .......... .......... .......... 81% 169M 2s Step #1: 1846800K .......... .......... .......... .......... .......... 81% 205M 2s Step #1: 1846850K .......... .......... .......... .......... .......... 81% 212M 2s Step #1: 1846900K .......... .......... .......... .......... .......... 81% 187M 2s Step #1: 1846950K .......... .......... .......... .......... .......... 81% 152M 2s Step #1: 1847000K .......... .......... .......... .......... .......... 81% 195M 2s Step #1: 1847050K .......... .......... .......... .......... .......... 81% 212M 2s Step #1: 1847100K .......... .......... .......... .......... .......... 81% 203M 2s Step #1: 1847150K .......... .......... .......... .......... .......... 81% 198M 2s Step #1: 1847200K .......... .......... .......... .......... .......... 81% 182M 2s Step #1: 1847250K .......... .......... .......... .......... .......... 81% 199M 2s Step #1: 1847300K .......... .......... .......... .......... .......... 81% 224M 2s Step #1: 1847350K .......... .......... .......... .......... .......... 82% 181M 2s Step #1: 1847400K .......... .......... .......... .......... .......... 82% 218M 2s Step #1: 1847450K .......... .......... .......... .......... .......... 82% 178M 2s Step #1: 1847500K .......... .......... .......... .......... .......... 82% 204M 2s Step #1: 1847550K .......... .......... .......... .......... .......... 82% 188M 2s Step #1: 1847600K .......... .......... .......... .......... .......... 82% 202M 2s Step #1: 1847650K .......... .......... .......... .......... .......... 82% 190M 2s Step #1: 1847700K .......... .......... .......... .......... .......... 82% 209M 2s Step #1: 1847750K .......... .......... .......... .......... .......... 82% 197M 2s Step #1: 1847800K .......... .......... .......... .......... .......... 82% 221M 2s Step #1: 1847850K .......... .......... .......... .......... .......... 82% 232M 2s Step #1: 1847900K .......... .......... .......... .......... .......... 82% 223M 2s Step #1: 1847950K .......... .......... .......... .......... .......... 82% 174M 2s Step #1: 1848000K .......... .......... .......... .......... .......... 82% 202M 2s Step #1: 1848050K .......... .......... .......... .......... .......... 82% 217M 2s Step #1: 1848100K .......... .......... .......... .......... .......... 82% 229M 2s Step #1: 1848150K .......... .......... .......... .......... .......... 82% 66.0M 2s Step #1: 1848200K .......... .......... .......... .......... .......... 82% 221M 2s Step #1: 1848250K .......... .......... .......... .......... .......... 82% 209M 2s Step #1: 1848300K .......... .......... .......... .......... .......... 82% 228M 2s Step #1: 1848350K .......... .......... .......... .......... .......... 82% 198M 2s Step #1: 1848400K .......... .......... .......... .......... .......... 82% 228M 2s Step #1: 1848450K .......... .......... .......... .......... .......... 82% 202M 2s Step #1: 1848500K .......... .......... .......... .......... .......... 82% 184M 2s Step #1: 1848550K .......... .......... .......... .......... .......... 82% 199M 2s Step #1: 1848600K .......... .......... .......... .......... .......... 82% 230M 2s Step #1: 1848650K .......... .......... .......... .......... .......... 82% 212M 2s Step #1: 1848700K .......... .......... .......... .......... .......... 82% 210M 2s Step #1: 1848750K .......... .......... .......... .......... .......... 82% 186M 2s Step #1: 1848800K .......... .......... .......... .......... .......... 82% 213M 2s Step #1: 1848850K .......... .......... .......... .......... .......... 82% 238M 2s Step #1: 1848900K .......... .......... .......... .......... .......... 82% 180M 2s Step #1: 1848950K .......... .......... .......... .......... .......... 82% 171M 2s Step #1: 1849000K .......... .......... .......... .......... .......... 82% 204M 2s Step #1: 1849050K .......... .......... .......... .......... .......... 82% 227M 2s Step #1: 1849100K .......... .......... .......... .......... .......... 82% 219M 2s Step #1: 1849150K .......... .......... .......... .......... .......... 82% 180M 2s Step #1: 1849200K .......... .......... .......... .......... .......... 82% 204M 2s Step #1: 1849250K .......... .......... .......... .......... .......... 82% 220M 2s Step #1: 1849300K .......... .......... .......... .......... .......... 82% 202M 2s Step #1: 1849350K .......... .......... .......... .......... .......... 82% 201M 2s Step #1: 1849400K .......... .......... .......... .......... .......... 82% 227M 2s Step #1: 1849450K .......... .......... .......... .......... .......... 82% 229M 2s Step #1: 1849500K .......... .......... .......... .......... .......... 82% 182M 2s Step #1: 1849550K .......... .......... .......... .......... .......... 82% 193M 2s Step #1: 1849600K .......... .......... .......... .......... .......... 82% 231M 2s Step #1: 1849650K .......... .......... .......... .......... .......... 82% 234M 2s Step #1: 1849700K .......... .......... .......... .......... .......... 82% 194M 2s Step #1: 1849750K .......... .......... .......... .......... .......... 82% 190M 2s Step #1: 1849800K .......... .......... .......... .......... .......... 82% 197M 2s Step #1: 1849850K .......... .......... .......... .......... .......... 82% 208M 2s Step #1: 1849900K .......... .......... .......... .......... .......... 82% 207M 2s Step #1: 1849950K .......... .......... .......... .......... .......... 82% 195M 2s Step #1: 1850000K .......... .......... .......... .......... .......... 82% 233M 2s Step #1: 1850050K .......... .......... .......... .......... .......... 82% 229M 2s Step #1: 1850100K .......... .......... .......... .......... .......... 82% 231M 2s Step #1: 1850150K .......... .......... .......... .......... .......... 82% 208M 2s Step #1: 1850200K .......... .......... .......... .......... .......... 82% 75.5M 2s Step #1: 1850250K .......... .......... .......... .......... .......... 82% 240M 2s Step #1: 1850300K .......... .......... .......... .......... .......... 82% 224M 2s Step #1: 1850350K .......... .......... .......... .......... .......... 82% 189M 2s Step #1: 1850400K .......... .......... .......... .......... .......... 82% 253M 2s Step #1: 1850450K .......... .......... .......... .......... .......... 82% 246M 2s Step #1: 1850500K .......... .......... .......... .......... .......... 82% 257M 2s Step #1: 1850550K .......... .......... .......... .......... .......... 82% 97.0M 2s Step #1: 1850600K .......... .......... .......... .......... .......... 82% 187M 2s Step #1: 1850650K .......... .......... .......... .......... .......... 82% 183M 2s Step #1: 1850700K .......... .......... .......... .......... .......... 82% 206M 2s Step #1: 1850750K .......... .......... .......... .......... .......... 82% 166M 2s Step #1: 1850800K .......... .......... .......... .......... .......... 82% 196M 2s Step #1: 1850850K .......... .......... .......... .......... .......... 82% 198M 2s Step #1: 1850900K .......... .......... .......... .......... .......... 82% 209M 2s Step #1: 1850950K .......... .......... .......... .......... .......... 82% 158M 2s Step #1: 1851000K .......... .......... .......... .......... .......... 82% 185M 2s Step #1: 1851050K .......... .......... .......... .......... .......... 82% 174M 2s Step #1: 1851100K .......... .......... .......... .......... .......... 82% 204M 2s Step #1: 1851150K .......... .......... .......... .......... .......... 82% 166M 2s Step #1: 1851200K .......... .......... .......... .......... .......... 82% 183M 2s Step #1: 1851250K .......... .......... .......... .......... .......... 82% 182M 2s Step #1: 1851300K .......... .......... .......... .......... .......... 82% 172M 2s Step #1: 1851350K .......... .......... .......... .......... .......... 82% 180M 2s Step #1: 1851400K .......... .......... .......... .......... .......... 82% 193M 2s Step #1: 1851450K .......... .......... .......... .......... .......... 82% 192M 2s Step #1: 1851500K .......... .......... .......... .......... .......... 82% 192M 2s Step #1: 1851550K .......... .......... .......... .......... .......... 82% 165M 2s Step #1: 1851600K .......... .......... .......... .......... .......... 82% 184M 2s Step #1: 1851650K .......... .......... .......... .......... .......... 82% 188M 2s Step #1: 1851700K .......... .......... .......... .......... .......... 82% 198M 2s Step #1: 1851750K .......... .......... .......... .......... .......... 82% 179M 2s Step #1: 1851800K .......... .......... .......... .......... .......... 82% 189M 2s Step #1: 1851850K .......... .......... .......... .......... .......... 82% 216M 2s Step #1: 1851900K .......... .......... .......... .......... .......... 82% 200M 2s Step #1: 1851950K .......... .......... .......... .......... .......... 82% 164M 2s Step #1: 1852000K .......... .......... .......... .......... .......... 82% 175M 2s Step #1: 1852050K .......... .......... .......... .......... .......... 82% 187M 2s Step #1: 1852100K .......... .......... .......... .......... .......... 82% 202M 2s Step #1: 1852150K .......... .......... .......... .......... .......... 82% 176M 2s Step #1: 1852200K .......... .......... .......... .......... .......... 82% 186M 2s Step #1: 1852250K .......... .......... .......... .......... .......... 82% 202M 2s Step #1: 1852300K .......... .......... .......... .......... .......... 82% 191M 2s Step #1: 1852350K .......... .......... .......... .......... .......... 82% 59.5M 2s Step #1: 1852400K .......... .......... .......... .......... .......... 82% 206M 2s Step #1: 1852450K .......... .......... .......... .......... .......... 82% 214M 2s Step #1: 1852500K .......... .......... .......... .......... .......... 82% 222M 2s Step #1: 1852550K .......... .......... .......... .......... .......... 82% 194M 2s Step #1: 1852600K .......... .......... .......... .......... .......... 82% 193M 2s Step #1: 1852650K .......... .......... .......... .......... .......... 82% 196M 2s Step #1: 1852700K .......... .......... .......... .......... .......... 82% 198M 2s Step #1: 1852750K .......... .......... .......... .......... .......... 82% 167M 2s Step #1: 1852800K .......... .......... .......... .......... .......... 82% 191M 2s Step #1: 1852850K .......... .......... .......... .......... .......... 82% 163M 2s Step #1: 1852900K .......... .......... .......... .......... .......... 82% 192M 2s Step #1: 1852950K .......... .......... .......... .......... .......... 82% 184M 2s Step #1: 1853000K .......... .......... .......... .......... .......... 82% 209M 2s Step #1: 1853050K .......... .......... .......... .......... .......... 82% 187M 2s Step #1: 1853100K .......... .......... .......... .......... .......... 82% 186M 2s Step #1: 1853150K .......... .......... .......... .......... .......... 82% 162M 2s Step #1: 1853200K .......... .......... .......... .......... .......... 82% 188M 2s Step #1: 1853250K .......... .......... .......... .......... .......... 82% 184M 2s Step #1: 1853300K .......... .......... .......... .......... .......... 82% 204M 2s Step #1: 1853350K .......... .......... .......... .......... .......... 82% 151M 2s Step #1: 1853400K .......... .......... .......... .......... .......... 82% 192M 2s Step #1: 1853450K .......... .......... .......... .......... .......... 82% 202M 2s Step #1: 1853500K .......... .......... .......... .......... .......... 82% 185M 2s Step #1: 1853550K .......... .......... .......... .......... .......... 82% 172M 2s Step #1: 1853600K .......... .......... .......... .......... .......... 82% 126M 2s Step #1: 1853650K .......... .......... .......... .......... .......... 82% 165M 2s Step #1: 1853700K .......... .......... .......... .......... .......... 82% 197M 2s Step #1: 1853750K .......... .......... .......... .......... .......... 82% 174M 2s Step #1: 1853800K .......... .......... .......... .......... .......... 82% 173M 2s Step #1: 1853850K .......... .......... .......... .......... .......... 82% 174M 2s Step #1: 1853900K .......... .......... .......... .......... .......... 82% 203M 2s Step #1: 1853950K .......... .......... .......... .......... .......... 82% 165M 2s Step #1: 1854000K .......... .......... .......... .......... .......... 82% 194M 2s Step #1: 1854050K .......... .......... .......... .......... .......... 82% 201M 2s Step #1: 1854100K .......... .......... .......... .......... .......... 82% 177M 2s Step #1: 1854150K .......... .......... .......... .......... .......... 82% 157M 2s Step #1: 1854200K .......... .......... .......... .......... .......... 82% 195M 2s Step #1: 1854250K .......... .......... .......... .......... .......... 82% 200M 2s Step #1: 1854300K .......... .......... .......... .......... .......... 82% 196M 2s Step #1: 1854350K .......... .......... .......... .......... .......... 82% 178M 2s Step #1: 1854400K .......... .......... .......... .......... .......... 82% 64.7M 2s Step #1: 1854450K .......... .......... .......... .......... .......... 82% 184M 2s Step #1: 1854500K .......... .......... .......... .......... .......... 82% 216M 2s Step #1: 1854550K .......... .......... .......... .......... .......... 82% 181M 2s Step #1: 1854600K .......... .......... .......... .......... .......... 82% 203M 2s Step #1: 1854650K .......... .......... .......... .......... .......... 82% 169M 2s Step #1: 1854700K .......... .......... .......... .......... .......... 82% 193M 2s Step #1: 1854750K .......... .......... .......... .......... .......... 82% 177M 2s Step #1: 1854800K .......... .......... .......... .......... .......... 82% 206M 2s Step #1: 1854850K .......... .......... .......... .......... .......... 82% 183M 2s Step #1: 1854900K .......... .......... .......... .......... .......... 82% 178M 2s Step #1: 1854950K .......... .......... .......... .......... .......... 82% 187M 2s Step #1: 1855000K .......... .......... .......... .......... .......... 82% 221M 2s Step #1: 1855050K .......... .......... .......... .......... .......... 82% 203M 2s Step #1: 1855100K .......... .......... .......... .......... .......... 82% 209M 2s Step #1: 1855150K .......... .......... .......... .......... .......... 82% 158M 2s Step #1: 1855200K .......... .......... .......... .......... .......... 82% 196M 2s Step #1: 1855250K .......... .......... .......... .......... .......... 82% 203M 2s Step #1: 1855300K .......... .......... .......... .......... .......... 82% 203M 2s Step #1: 1855350K .......... .......... .......... .......... .......... 82% 182M 2s Step #1: 1855400K .......... .......... .......... .......... .......... 82% 188M 2s Step #1: 1855450K .......... .......... .......... .......... .......... 82% 208M 2s Step #1: 1855500K .......... .......... .......... .......... .......... 82% 220M 2s Step #1: 1855550K .......... .......... .......... .......... .......... 82% 177M 2s Step #1: 1855600K .......... .......... .......... .......... .......... 82% 230M 2s Step #1: 1855650K .......... .......... .......... .......... .......... 82% 173M 2s Step #1: 1855700K .......... .......... .......... .......... .......... 82% 215M 2s Step #1: 1855750K .......... .......... .......... .......... .......... 82% 184M 2s Step #1: 1855800K .......... .......... .......... .......... .......... 82% 220M 2s Step #1: 1855850K .......... .......... .......... .......... .......... 82% 213M 2s Step #1: 1855900K .......... .......... .......... .......... .......... 82% 197M 2s Step #1: 1855950K .......... .......... .......... .......... .......... 82% 162M 2s Step #1: 1856000K .......... .......... .......... .......... .......... 82% 196M 2s Step #1: 1856050K .......... .......... .......... .......... .......... 82% 191M 2s Step #1: 1856100K .......... .......... .......... .......... .......... 82% 203M 2s Step #1: 1856150K .......... .......... .......... .......... .......... 82% 189M 2s Step #1: 1856200K .......... .......... .......... .......... .......... 82% 185M 2s Step #1: 1856250K .......... .......... .......... .......... .......... 82% 196M 2s Step #1: 1856300K .......... .......... .......... .......... .......... 82% 204M 2s Step #1: 1856350K .......... .......... .......... .......... .......... 82% 175M 2s Step #1: 1856400K .......... .......... .......... .......... .......... 82% 190M 2s Step #1: 1856450K .......... .......... .......... .......... .......... 82% 66.9M 2s Step #1: 1856500K .......... .......... .......... .......... .......... 82% 202M 2s Step #1: 1856550K .......... .......... .......... .......... .......... 82% 185M 2s Step #1: 1856600K .......... .......... .......... .......... .......... 82% 194M 2s Step #1: 1856650K .......... .......... .......... .......... .......... 82% 213M 2s Step #1: 1856700K .......... .......... .......... .......... .......... 82% 196M 2s Step #1: 1856750K .......... .......... .......... .......... .......... 82% 174M 2s Step #1: 1856800K .......... .......... .......... .......... .......... 82% 214M 2s Step #1: 1856850K .......... .......... .......... .......... .......... 82% 195M 2s Step #1: 1856900K .......... .......... .......... .......... .......... 82% 201M 2s Step #1: 1856950K .......... .......... .......... .......... .......... 82% 187M 2s Step #1: 1857000K .......... .......... .......... .......... .......... 82% 223M 2s Step #1: 1857050K .......... .......... .......... .......... .......... 82% 227M 2s Step #1: 1857100K .......... .......... .......... .......... .......... 82% 216M 2s Step #1: 1857150K .......... .......... .......... .......... .......... 82% 158M 2s Step #1: 1857200K .......... .......... .......... .......... .......... 82% 190M 2s Step #1: 1857250K .......... .......... .......... .......... .......... 82% 220M 2s Step #1: 1857300K .......... .......... .......... .......... .......... 82% 216M 2s Step #1: 1857350K .......... .......... .......... .......... .......... 82% 168M 2s Step #1: 1857400K .......... .......... .......... .......... .......... 82% 200M 2s Step #1: 1857450K .......... .......... .......... .......... .......... 82% 191M 2s Step #1: 1857500K .......... .......... .......... .......... .......... 82% 211M 2s Step #1: 1857550K .......... .......... .......... .......... .......... 82% 170M 2s Step #1: 1857600K .......... .......... .......... .......... .......... 82% 208M 2s Step #1: 1857650K .......... .......... .......... .......... .......... 82% 193M 2s Step #1: 1857700K .......... .......... .......... .......... .......... 82% 169M 2s Step #1: 1857750K .......... .......... .......... .......... .......... 82% 184M 2s Step #1: 1857800K .......... .......... .......... .......... .......... 82% 207M 2s Step #1: 1857850K .......... .......... .......... .......... .......... 82% 193M 2s Step #1: 1857900K .......... .......... .......... .......... .......... 82% 193M 2s Step #1: 1857950K .......... .......... .......... .......... .......... 82% 143M 2s Step #1: 1858000K .......... .......... .......... .......... .......... 82% 207M 2s Step #1: 1858050K .......... .......... .......... .......... .......... 82% 204M 2s Step #1: 1858100K .......... .......... .......... .......... .......... 82% 194M 2s Step #1: 1858150K .......... .......... .......... .......... .......... 82% 171M 2s Step #1: 1858200K .......... .......... .......... .......... .......... 82% 200M 2s Step #1: 1858250K .......... .......... .......... .......... .......... 82% 205M 2s Step #1: 1858300K .......... .......... .......... .......... .......... 82% 198M 2s Step #1: 1858350K .......... .......... .......... .......... .......... 82% 167M 2s Step #1: 1858400K .......... .......... .......... .......... .......... 82% 191M 2s Step #1: 1858450K .......... .......... .......... .......... .......... 82% 184M 2s Step #1: 1858500K .......... .......... .......... .......... .......... 82% 67.6M 2s Step #1: 1858550K .......... .......... .......... .......... .......... 82% 178M 2s Step #1: 1858600K .......... .......... .......... .......... .......... 82% 189M 2s Step #1: 1858650K .......... .......... .......... .......... .......... 82% 222M 2s Step #1: 1858700K .......... .......... .......... .......... .......... 82% 207M 2s Step #1: 1858750K .......... .......... .......... .......... .......... 82% 145M 2s Step #1: 1858800K .......... .......... .......... .......... .......... 82% 206M 2s Step #1: 1858850K .......... .......... .......... .......... .......... 82% 233M 2s Step #1: 1858900K .......... .......... .......... .......... .......... 82% 217M 2s Step #1: 1858950K .......... .......... .......... .......... .......... 82% 206M 2s Step #1: 1859000K .......... .......... .......... .......... .......... 82% 206M 2s Step #1: 1859050K .......... .......... .......... .......... .......... 82% 206M 2s Step #1: 1859100K .......... .......... .......... .......... .......... 82% 196M 2s Step #1: 1859150K .......... .......... .......... .......... .......... 82% 165M 2s Step #1: 1859200K .......... .......... .......... .......... .......... 82% 202M 2s Step #1: 1859250K .......... .......... .......... .......... .......... 82% 191M 2s Step #1: 1859300K .......... .......... .......... .......... .......... 82% 211M 2s Step #1: 1859350K .......... .......... .......... .......... .......... 82% 174M 2s Step #1: 1859400K .......... .......... .......... .......... .......... 82% 188M 2s Step #1: 1859450K .......... .......... .......... .......... .......... 82% 184M 2s Step #1: 1859500K .......... .......... .......... .......... .......... 82% 207M 2s Step #1: 1859550K .......... .......... .......... .......... .......... 82% 174M 2s Step #1: 1859600K .......... .......... .......... .......... .......... 82% 197M 2s Step #1: 1859650K .......... .......... .......... .......... .......... 82% 216M 2s Step #1: 1859700K .......... .......... .......... .......... .......... 82% 203M 2s Step #1: 1859750K .......... .......... .......... .......... .......... 82% 176M 2s Step #1: 1859800K .......... .......... .......... .......... .......... 82% 185M 2s Step #1: 1859850K .......... .......... .......... .......... .......... 82% 206M 2s Step #1: 1859900K .......... .......... .......... .......... .......... 82% 197M 2s Step #1: 1859950K .......... .......... .......... .......... .......... 82% 171M 2s Step #1: 1860000K .......... .......... .......... .......... .......... 82% 189M 2s Step #1: 1860050K .......... .......... .......... .......... .......... 82% 173M 2s Step #1: 1860100K .......... .......... .......... .......... .......... 82% 205M 2s Step #1: 1860150K .......... .......... .......... .......... .......... 82% 177M 2s Step #1: 1860200K .......... .......... .......... .......... .......... 82% 196M 2s Step #1: 1860250K .......... .......... .......... .......... .......... 82% 178M 2s Step #1: 1860300K .......... .......... .......... .......... .......... 82% 194M 2s Step #1: 1860350K .......... .......... .......... .......... .......... 82% 167M 2s Step #1: 1860400K .......... .......... .......... .......... .......... 82% 211M 2s Step #1: 1860450K .......... .......... .......... .......... .......... 82% 204M 2s Step #1: 1860500K .......... .......... .......... .......... .......... 82% 65.7M 2s Step #1: 1860550K .......... .......... .......... .......... .......... 82% 63.8M 2s Step #1: 1860600K .......... .......... .......... .......... .......... 82% 195M 2s Step #1: 1860650K .......... .......... .......... .......... .......... 82% 210M 2s Step #1: 1860700K .......... .......... .......... .......... .......... 82% 212M 2s Step #1: 1860750K .......... .......... .......... .......... .......... 82% 172M 2s Step #1: 1860800K .......... .......... .......... .......... .......... 82% 197M 2s Step #1: 1860850K .......... .......... .......... .......... .......... 82% 197M 2s Step #1: 1860900K .......... .......... .......... .......... .......... 82% 185M 2s Step #1: 1860950K .......... .......... .......... .......... .......... 82% 171M 2s Step #1: 1861000K .......... .......... .......... .......... .......... 82% 208M 2s Step #1: 1861050K .......... .......... .......... .......... .......... 82% 204M 2s Step #1: 1861100K .......... .......... .......... .......... .......... 82% 217M 2s Step #1: 1861150K .......... .......... .......... .......... .......... 82% 166M 2s Step #1: 1861200K .......... .......... .......... .......... .......... 82% 202M 2s Step #1: 1861250K .......... .......... .......... .......... .......... 82% 202M 2s Step #1: 1861300K .......... .......... .......... .......... .......... 82% 199M 2s Step #1: 1861350K .......... .......... .......... .......... .......... 82% 181M 2s Step #1: 1861400K .......... .......... .......... .......... .......... 82% 206M 2s Step #1: 1861450K .......... .......... .......... .......... .......... 82% 191M 2s Step #1: 1861500K .......... .......... .......... .......... .......... 82% 204M 2s Step #1: 1861550K .......... .......... .......... .......... .......... 82% 151M 2s Step #1: 1861600K .......... .......... .......... .......... .......... 82% 187M 2s Step #1: 1861650K .......... .......... .......... .......... .......... 82% 203M 2s Step #1: 1861700K .......... .......... .......... .......... .......... 82% 206M 2s Step #1: 1861750K .......... .......... .......... .......... .......... 82% 169M 2s Step #1: 1861800K .......... .......... .......... .......... .......... 82% 207M 2s Step #1: 1861850K .......... .......... .......... .......... .......... 82% 198M 2s Step #1: 1861900K .......... .......... .......... .......... .......... 82% 196M 2s Step #1: 1861950K .......... .......... .......... .......... .......... 82% 176M 2s Step #1: 1862000K .......... .......... .......... .......... .......... 82% 241M 2s Step #1: 1862050K .......... .......... .......... .......... .......... 82% 212M 2s Step #1: 1862100K .......... .......... .......... .......... .......... 82% 233M 2s Step #1: 1862150K .......... .......... .......... .......... .......... 82% 142M 2s Step #1: 1862200K .......... .......... .......... .......... .......... 82% 224M 2s Step #1: 1862250K .......... .......... .......... .......... .......... 82% 233M 2s Step #1: 1862300K .......... .......... .......... .......... .......... 82% 228M 2s Step #1: 1862350K .......... .......... .......... .......... .......... 82% 49.3M 2s Step #1: 1862400K .......... .......... .......... .......... .......... 82% 204M 2s Step #1: 1862450K .......... .......... .......... .......... .......... 82% 190M 2s Step #1: 1862500K .......... .......... .......... .......... .......... 82% 213M 2s Step #1: 1862550K .......... .......... .......... .......... .......... 82% 196M 2s Step #1: 1862600K .......... .......... .......... .......... .......... 82% 194M 2s Step #1: 1862650K .......... .......... .......... .......... .......... 82% 217M 2s Step #1: 1862700K .......... .......... .......... .......... .......... 82% 194M 2s Step #1: 1862750K .......... .......... .......... .......... .......... 82% 168M 2s Step #1: 1862800K .......... .......... .......... .......... .......... 82% 188M 2s Step #1: 1862850K .......... .......... .......... .......... .......... 82% 201M 2s Step #1: 1862900K .......... .......... .......... .......... .......... 82% 208M 2s Step #1: 1862950K .......... .......... .......... .......... .......... 82% 208M 2s Step #1: 1863000K .......... .......... .......... .......... .......... 82% 192M 2s Step #1: 1863050K .......... .......... .......... .......... .......... 82% 184M 2s Step #1: 1863100K .......... .......... .......... .......... .......... 82% 196M 2s Step #1: 1863150K .......... .......... .......... .......... .......... 82% 166M 2s Step #1: 1863200K .......... .......... .......... .......... .......... 82% 210M 2s Step #1: 1863250K .......... .......... .......... .......... .......... 82% 202M 2s Step #1: 1863300K .......... .......... .......... .......... .......... 82% 206M 2s Step #1: 1863350K .......... .......... .......... .......... .......... 82% 162M 2s Step #1: 1863400K .......... .......... .......... .......... .......... 82% 210M 2s Step #1: 1863450K .......... .......... .......... .......... .......... 82% 201M 2s Step #1: 1863500K .......... .......... .......... .......... .......... 82% 202M 2s Step #1: 1863550K .......... .......... .......... .......... .......... 82% 169M 2s Step #1: 1863600K .......... .......... .......... .......... .......... 82% 192M 2s Step #1: 1863650K .......... .......... .......... .......... .......... 82% 205M 2s Step #1: 1863700K .......... .......... .......... .......... .......... 82% 203M 2s Step #1: 1863750K .......... .......... .......... .......... .......... 82% 164M 2s Step #1: 1863800K .......... .......... .......... .......... .......... 82% 195M 2s Step #1: 1863850K .......... .......... .......... .......... .......... 82% 194M 2s Step #1: 1863900K .......... .......... .......... .......... .......... 82% 220M 2s Step #1: 1863950K .......... .......... .......... .......... .......... 82% 172M 2s Step #1: 1864000K .......... .......... .......... .......... .......... 82% 189M 2s Step #1: 1864050K .......... .......... .......... .......... .......... 82% 194M 2s Step #1: 1864100K .......... .......... .......... .......... .......... 82% 203M 2s Step #1: 1864150K .......... .......... .......... .......... .......... 82% 174M 2s Step #1: 1864200K .......... .......... .......... .......... .......... 82% 203M 2s Step #1: 1864250K .......... .......... .......... .......... .......... 82% 201M 2s Step #1: 1864300K .......... .......... .......... .......... .......... 82% 207M 2s Step #1: 1864350K .......... .......... .......... .......... .......... 82% 150M 2s Step #1: 1864400K .......... .......... .......... .......... .......... 82% 66.6M 2s Step #1: 1864450K .......... .......... .......... .......... .......... 82% 199M 2s Step #1: 1864500K .......... .......... .......... .......... .......... 82% 205M 2s Step #1: 1864550K .......... .......... .......... .......... .......... 82% 184M 2s Step #1: 1864600K .......... .......... .......... .......... .......... 82% 191M 2s Step #1: 1864650K .......... .......... .......... .......... .......... 82% 208M 2s Step #1: 1864700K .......... .......... .......... .......... .......... 82% 184M 2s Step #1: 1864750K .......... .......... .......... .......... .......... 82% 168M 2s Step #1: 1864800K .......... .......... .......... .......... .......... 82% 208M 2s Step #1: 1864850K .......... .......... .......... .......... .......... 82% 181M 2s Step #1: 1864900K .......... .......... .......... .......... .......... 82% 212M 2s Step #1: 1864950K .......... .......... .......... .......... .......... 82% 175M 2s Step #1: 1865000K .......... .......... .......... .......... .......... 82% 211M 2s Step #1: 1865050K .......... .......... .......... .......... .......... 82% 194M 2s Step #1: 1865100K .......... .......... .......... .......... .......... 82% 208M 2s Step #1: 1865150K .......... .......... .......... .......... .......... 82% 167M 2s Step #1: 1865200K .......... .......... .......... .......... .......... 82% 210M 2s Step #1: 1865250K .......... .......... .......... .......... .......... 82% 195M 2s Step #1: 1865300K .......... .......... .......... .......... .......... 82% 194M 2s Step #1: 1865350K .......... .......... .......... .......... .......... 82% 169M 2s Step #1: 1865400K .......... .......... .......... .......... .......... 82% 188M 2s Step #1: 1865450K .......... .......... .......... .......... .......... 82% 224M 2s Step #1: 1865500K .......... .......... .......... .......... .......... 82% 206M 2s Step #1: 1865550K .......... .......... .......... .......... .......... 82% 186M 2s Step #1: 1865600K .......... .......... .......... .......... .......... 82% 216M 2s Step #1: 1865650K .......... .......... .......... .......... .......... 82% 212M 2s Step #1: 1865700K .......... .......... .......... .......... .......... 82% 202M 2s Step #1: 1865750K .......... .......... .......... .......... .......... 82% 174M 2s Step #1: 1865800K .......... .......... .......... .......... .......... 82% 212M 2s Step #1: 1865850K .......... .......... .......... .......... .......... 82% 203M 2s Step #1: 1865900K .......... .......... .......... .......... .......... 82% 180M 2s Step #1: 1865950K .......... .......... .......... .......... .......... 82% 166M 2s Step #1: 1866000K .......... .......... .......... .......... .......... 82% 192M 2s Step #1: 1866050K .......... .......... .......... .......... .......... 82% 202M 2s Step #1: 1866100K .......... .......... .......... .......... .......... 82% 175M 2s Step #1: 1866150K .......... .......... .......... .......... .......... 82% 169M 2s Step #1: 1866200K .......... .......... .......... .......... .......... 82% 205M 2s Step #1: 1866250K .......... .......... .......... .......... .......... 82% 216M 2s Step #1: 1866300K .......... .......... .......... .......... .......... 82% 197M 2s Step #1: 1866350K .......... .......... .......... .......... .......... 82% 172M 2s Step #1: 1866400K .......... .......... .......... .......... .......... 82% 182M 2s Step #1: 1866450K .......... .......... .......... .......... .......... 82% 68.7M 2s Step #1: 1866500K .......... .......... .......... .......... .......... 82% 217M 2s Step #1: 1866550K .......... .......... .......... .......... .......... 82% 174M 2s Step #1: 1866600K .......... .......... .......... .......... .......... 82% 184M 2s Step #1: 1866650K .......... .......... .......... .......... .......... 82% 202M 2s Step #1: 1866700K .......... .......... .......... .......... .......... 82% 233M 2s Step #1: 1866750K .......... .......... .......... .......... .......... 82% 175M 2s Step #1: 1866800K .......... .......... .......... .......... .......... 82% 198M 2s Step #1: 1866850K .......... .......... .......... .......... .......... 82% 189M 2s Step #1: 1866900K .......... .......... .......... .......... .......... 82% 180M 2s Step #1: 1866950K .......... .......... .......... .......... .......... 82% 180M 2s Step #1: 1867000K .......... .......... .......... .......... .......... 82% 209M 2s Step #1: 1867050K .......... .......... .......... .......... .......... 82% 207M 2s Step #1: 1867100K .......... .......... .......... .......... .......... 82% 228M 2s Step #1: 1867150K .......... .......... .......... .......... .......... 82% 181M 2s Step #1: 1867200K .......... .......... .......... .......... .......... 82% 189M 2s Step #1: 1867250K .......... .......... .......... .......... .......... 82% 195M 2s Step #1: 1867300K .......... .......... .......... .......... .......... 82% 209M 2s Step #1: 1867350K .......... .......... .......... .......... .......... 82% 178M 2s Step #1: 1867400K .......... .......... .......... .......... .......... 82% 200M 2s Step #1: 1867450K .......... .......... .......... .......... .......... 82% 196M 2s Step #1: 1867500K .......... .......... .......... .......... .......... 82% 201M 2s Step #1: 1867550K .......... .......... .......... .......... .......... 82% 170M 2s Step #1: 1867600K .......... .......... .......... .......... .......... 82% 200M 2s Step #1: 1867650K .......... .......... .......... .......... .......... 82% 206M 2s Step #1: 1867700K .......... .......... .......... .......... .......... 82% 188M 2s Step #1: 1867750K .......... .......... .......... .......... .......... 82% 177M 2s Step #1: 1867800K .......... .......... .......... .......... .......... 82% 206M 2s Step #1: 1867850K .......... .......... .......... .......... .......... 82% 192M 2s Step #1: 1867900K .......... .......... .......... .......... .......... 82% 194M 2s Step #1: 1867950K .......... .......... .......... .......... .......... 82% 171M 2s Step #1: 1868000K .......... .......... .......... .......... .......... 82% 204M 2s Step #1: 1868050K .......... .......... .......... .......... .......... 82% 189M 2s Step #1: 1868100K .......... .......... .......... .......... .......... 82% 182M 2s Step #1: 1868150K .......... .......... .......... .......... .......... 82% 177M 2s Step #1: 1868200K .......... .......... .......... .......... .......... 82% 207M 2s Step #1: 1868250K .......... .......... .......... .......... .......... 82% 205M 2s Step #1: 1868300K .......... .......... .......... .......... .......... 82% 209M 2s Step #1: 1868350K .......... .......... .......... .......... .......... 82% 150M 2s Step #1: 1868400K .......... .......... .......... .......... .......... 82% 204M 2s Step #1: 1868450K .......... .......... .......... .......... .......... 82% 194M 2s Step #1: 1868500K .......... .......... .......... .......... .......... 82% 67.9M 2s Step #1: 1868550K .......... .......... .......... .......... .......... 82% 192M 2s Step #1: 1868600K .......... .......... .......... .......... .......... 82% 219M 2s Step #1: 1868650K .......... .......... .......... .......... .......... 82% 213M 2s Step #1: 1868700K .......... .......... .......... .......... .......... 82% 193M 2s Step #1: 1868750K .......... .......... .......... .......... .......... 82% 158M 2s Step #1: 1868800K .......... .......... .......... .......... .......... 82% 215M 2s Step #1: 1868850K .......... .......... .......... .......... .......... 82% 195M 2s Step #1: 1868900K .......... .......... .......... .......... .......... 82% 177M 2s Step #1: 1868950K .......... .......... .......... .......... .......... 82% 201M 2s Step #1: 1869000K .......... .......... .......... .......... .......... 82% 181M 2s Step #1: 1869050K .......... .......... .......... .......... .......... 82% 195M 2s Step #1: 1869100K .......... .......... .......... .......... .......... 82% 210M 2s Step #1: 1869150K .......... .......... .......... .......... .......... 82% 175M 2s Step #1: 1869200K .......... .......... .......... .......... .......... 82% 189M 2s Step #1: 1869250K .......... .......... .......... .......... .......... 82% 211M 2s Step #1: 1869300K .......... .......... .......... .......... .......... 82% 186M 2s Step #1: 1869350K .......... .......... .......... .......... .......... 82% 172M 2s Step #1: 1869400K .......... .......... .......... .......... .......... 82% 162M 2s Step #1: 1869450K .......... .......... .......... .......... .......... 82% 207M 2s Step #1: 1869500K .......... .......... .......... .......... .......... 82% 181M 2s Step #1: 1869550K .......... .......... .......... .......... .......... 82% 166M 2s Step #1: 1869600K .......... .......... .......... .......... .......... 82% 188M 2s Step #1: 1869650K .......... .......... .......... .......... .......... 82% 196M 2s Step #1: 1869700K .......... .......... .......... .......... .......... 82% 207M 2s Step #1: 1869750K .......... .......... .......... .......... .......... 82% 161M 2s Step #1: 1869800K .......... .......... .......... .......... .......... 82% 173M 2s Step #1: 1869850K .......... .......... .......... .......... .......... 82% 202M 2s Step #1: 1869900K .......... .......... .......... .......... .......... 83% 207M 2s Step #1: 1869950K .......... .......... .......... .......... .......... 83% 169M 2s Step #1: 1870000K .......... .......... .......... .......... .......... 83% 182M 2s Step #1: 1870050K .......... .......... .......... .......... .......... 83% 200M 2s Step #1: 1870100K .......... .......... .......... .......... .......... 83% 205M 2s Step #1: 1870150K .......... .......... .......... .......... .......... 83% 182M 2s Step #1: 1870200K .......... .......... .......... .......... .......... 83% 187M 2s Step #1: 1870250K .......... .......... .......... .......... .......... 83% 195M 2s Step #1: 1870300K .......... .......... .......... .......... .......... 83% 204M 2s Step #1: 1870350K .......... .......... .......... .......... .......... 83% 177M 2s Step #1: 1870400K .......... .......... .......... .......... .......... 83% 207M 2s Step #1: 1870450K .......... .......... .......... .......... .......... 83% 210M 2s Step #1: 1870500K .......... .......... .......... .......... .......... 83% 184M 2s Step #1: 1870550K .......... .......... .......... .......... .......... 83% 63.3M 2s Step #1: 1870600K .......... .......... .......... .......... .......... 83% 183M 2s Step #1: 1870650K .......... .......... .......... .......... .......... 83% 198M 2s Step #1: 1870700K .......... .......... .......... .......... .......... 83% 200M 2s Step #1: 1870750K .......... .......... .......... .......... .......... 83% 181M 2s Step #1: 1870800K .......... .......... .......... .......... .......... 83% 222M 2s Step #1: 1870850K .......... .......... .......... .......... .......... 83% 213M 2s Step #1: 1870900K .......... .......... .......... .......... .......... 83% 219M 2s Step #1: 1870950K .......... .......... .......... .......... .......... 83% 192M 2s Step #1: 1871000K .......... .......... .......... .......... .......... 83% 184M 2s Step #1: 1871050K .......... .......... .......... .......... .......... 83% 198M 2s Step #1: 1871100K .......... .......... .......... .......... .......... 83% 189M 2s Step #1: 1871150K .......... .......... .......... .......... .......... 83% 159M 2s Step #1: 1871200K .......... .......... .......... .......... .......... 83% 215M 2s Step #1: 1871250K .......... .......... .......... .......... .......... 83% 180M 2s Step #1: 1871300K .......... .......... .......... .......... .......... 83% 212M 2s Step #1: 1871350K .......... .......... .......... .......... .......... 83% 183M 2s Step #1: 1871400K .......... .......... .......... .......... .......... 83% 204M 2s Step #1: 1871450K .......... .......... .......... .......... .......... 83% 184M 2s Step #1: 1871500K .......... .......... .......... .......... .......... 83% 206M 2s Step #1: 1871550K .......... .......... .......... .......... .......... 83% 158M 2s Step #1: 1871600K .......... .......... .......... .......... .......... 83% 195M 2s Step #1: 1871650K .......... .......... .......... .......... .......... 83% 188M 2s Step #1: 1871700K .......... .......... .......... .......... .......... 83% 200M 2s Step #1: 1871750K .......... .......... .......... .......... .......... 83% 175M 2s Step #1: 1871800K .......... .......... .......... .......... .......... 83% 173M 2s Step #1: 1871850K .......... .......... .......... .......... .......... 83% 212M 2s Step #1: 1871900K .......... .......... .......... .......... .......... 83% 195M 2s Step #1: 1871950K .......... .......... .......... .......... .......... 83% 161M 2s Step #1: 1872000K .......... .......... .......... .......... .......... 83% 201M 2s Step #1: 1872050K .......... .......... .......... .......... .......... 83% 181M 2s Step #1: 1872100K .......... .......... .......... .......... .......... 83% 179M 2s Step #1: 1872150K .......... .......... .......... .......... .......... 83% 177M 2s Step #1: 1872200K .......... .......... .......... .......... .......... 83% 200M 2s Step #1: 1872250K .......... .......... .......... .......... .......... 83% 203M 2s Step #1: 1872300K .......... .......... .......... .......... .......... 83% 192M 2s Step #1: 1872350K .......... .......... .......... .......... .......... 83% 159M 2s Step #1: 1872400K .......... .......... .......... .......... .......... 83% 195M 2s Step #1: 1872450K .......... .......... .......... .......... .......... 83% 209M 2s Step #1: 1872500K .......... .......... .......... .......... .......... 83% 205M 2s Step #1: 1872550K .......... .......... .......... .......... .......... 83% 177M 2s Step #1: 1872600K .......... .......... .......... .......... .......... 83% 69.5M 2s Step #1: 1872650K .......... .......... .......... .......... .......... 83% 221M 2s Step #1: 1872700K .......... .......... .......... .......... .......... 83% 219M 2s Step #1: 1872750K .......... .......... .......... .......... .......... 83% 177M 2s Step #1: 1872800K .......... .......... .......... .......... .......... 83% 213M 2s Step #1: 1872850K .......... .......... .......... .......... .......... 83% 213M 2s Step #1: 1872900K .......... .......... .......... .......... .......... 83% 206M 2s Step #1: 1872950K .......... .......... .......... .......... .......... 83% 180M 2s Step #1: 1873000K .......... .......... .......... .......... .......... 83% 189M 2s Step #1: 1873050K .......... .......... .......... .......... .......... 83% 178M 2s Step #1: 1873100K .......... .......... .......... .......... .......... 83% 184M 2s Step #1: 1873150K .......... .......... .......... .......... .......... 83% 168M 2s Step #1: 1873200K .......... .......... .......... .......... .......... 83% 206M 2s Step #1: 1873250K .......... .......... .......... .......... .......... 83% 207M 2s Step #1: 1873300K .......... .......... .......... .......... .......... 83% 184M 2s Step #1: 1873350K .......... .......... .......... .......... .......... 83% 177M 2s Step #1: 1873400K .......... .......... .......... .......... .......... 83% 210M 2s Step #1: 1873450K .......... .......... .......... .......... .......... 83% 196M 2s Step #1: 1873500K .......... .......... .......... .......... .......... 83% 191M 2s Step #1: 1873550K .......... .......... .......... .......... .......... 83% 176M 2s Step #1: 1873600K .......... .......... .......... .......... .......... 83% 183M 2s Step #1: 1873650K .......... .......... .......... .......... .......... 83% 200M 2s Step #1: 1873700K .......... .......... .......... .......... .......... 83% 199M 2s Step #1: 1873750K .......... .......... .......... .......... .......... 83% 179M 2s Step #1: 1873800K .......... .......... .......... .......... .......... 83% 202M 2s Step #1: 1873850K .......... .......... .......... .......... .......... 83% 180M 2s Step #1: 1873900K .......... .......... .......... .......... .......... 83% 200M 2s Step #1: 1873950K .......... .......... .......... .......... .......... 83% 157M 2s Step #1: 1874000K .......... .......... .......... .......... .......... 83% 185M 2s Step #1: 1874050K .......... .......... .......... .......... .......... 83% 189M 2s Step #1: 1874100K .......... .......... .......... .......... .......... 83% 189M 2s Step #1: 1874150K .......... .......... .......... .......... .......... 83% 187M 2s Step #1: 1874200K .......... .......... .......... .......... .......... 83% 205M 2s Step #1: 1874250K .......... .......... .......... .......... .......... 83% 211M 2s Step #1: 1874300K .......... .......... .......... .......... .......... 83% 177M 2s Step #1: 1874350K .......... .......... .......... .......... .......... 83% 159M 2s Step #1: 1874400K .......... .......... .......... .......... .......... 83% 69.0M 2s Step #1: 1874450K .......... .......... .......... .......... .......... 83% 220M 2s Step #1: 1874500K .......... .......... .......... .......... .......... 83% 224M 2s Step #1: 1874550K .......... .......... .......... .......... .......... 83% 181M 2s Step #1: 1874600K .......... .......... .......... .......... .......... 83% 208M 2s Step #1: 1874650K .......... .......... .......... .......... .......... 83% 209M 2s Step #1: 1874700K .......... .......... .......... .......... .......... 83% 230M 2s Step #1: 1874750K .......... .......... .......... .......... .......... 83% 183M 2s Step #1: 1874800K .......... .......... .......... .......... .......... 83% 222M 2s Step #1: 1874850K .......... .......... .......... .......... .......... 83% 210M 2s Step #1: 1874900K .......... .......... .......... .......... .......... 83% 202M 2s Step #1: 1874950K .......... .......... .......... .......... .......... 83% 176M 2s Step #1: 1875000K .......... .......... .......... .......... .......... 83% 181M 2s Step #1: 1875050K .......... .......... .......... .......... .......... 83% 210M 2s Step #1: 1875100K .......... .......... .......... .......... .......... 83% 195M 2s Step #1: 1875150K .......... .......... .......... .......... .......... 83% 186M 2s Step #1: 1875200K .......... .......... .......... .......... .......... 83% 213M 2s Step #1: 1875250K .......... .......... .......... .......... .......... 83% 193M 2s Step #1: 1875300K .......... .......... .......... .......... .......... 83% 196M 2s Step #1: 1875350K .......... .......... .......... .......... .......... 83% 183M 2s Step #1: 1875400K .......... .......... .......... .......... .......... 83% 182M 2s Step #1: 1875450K .......... .......... .......... .......... .......... 83% 208M 2s Step #1: 1875500K .......... .......... .......... .......... .......... 83% 206M 2s Step #1: 1875550K .......... .......... .......... .......... .......... 83% 155M 2s Step #1: 1875600K .......... .......... .......... .......... .......... 83% 169M 2s Step #1: 1875650K .......... .......... .......... .......... .......... 83% 226M 2s Step #1: 1875700K .......... .......... .......... .......... .......... 83% 215M 2s Step #1: 1875750K .......... .......... .......... .......... .......... 83% 162M 2s Step #1: 1875800K .......... .......... .......... .......... .......... 83% 198M 2s Step #1: 1875850K .......... .......... .......... .......... .......... 83% 205M 2s Step #1: 1875900K .......... .......... .......... .......... .......... 83% 181M 2s Step #1: 1875950K .......... .......... .......... .......... .......... 83% 164M 2s Step #1: 1876000K .......... .......... .......... .......... .......... 83% 204M 2s Step #1: 1876050K .......... .......... .......... .......... .......... 83% 217M 2s Step #1: 1876100K .......... .......... .......... .......... .......... 83% 225M 2s Step #1: 1876150K .......... .......... .......... .......... .......... 83% 189M 2s Step #1: 1876200K .......... .......... .......... .......... .......... 83% 218M 2s Step #1: 1876250K .......... .......... .......... .......... .......... 83% 214M 2s Step #1: 1876300K .......... .......... .......... .......... .......... 83% 210M 2s Step #1: 1876350K .......... .......... .......... .......... .......... 83% 178M 2s Step #1: 1876400K .......... .......... .......... .......... .......... 83% 208M 2s Step #1: 1876450K .......... .......... .......... .......... .......... 83% 69.5M 2s Step #1: 1876500K .......... .......... .......... .......... .......... 83% 189M 2s Step #1: 1876550K .......... .......... .......... .......... .......... 83% 187M 2s Step #1: 1876600K .......... .......... .......... .......... .......... 83% 211M 2s Step #1: 1876650K .......... .......... .......... .......... .......... 83% 192M 2s Step #1: 1876700K .......... .......... .......... .......... .......... 83% 216M 2s Step #1: 1876750K .......... .......... .......... .......... .......... 83% 183M 2s Step #1: 1876800K .......... .......... .......... .......... .......... 83% 205M 2s Step #1: 1876850K .......... .......... .......... .......... .......... 83% 186M 2s Step #1: 1876900K .......... .......... .......... .......... .......... 83% 181M 2s Step #1: 1876950K .......... .......... .......... .......... .......... 83% 178M 2s Step #1: 1877000K .......... .......... .......... .......... .......... 83% 212M 2s Step #1: 1877050K .......... .......... .......... .......... .......... 83% 208M 2s Step #1: 1877100K .......... .......... .......... .......... .......... 83% 207M 2s Step #1: 1877150K .......... .......... .......... .......... .......... 83% 167M 2s Step #1: 1877200K .......... .......... .......... .......... .......... 83% 200M 2s Step #1: 1877250K .......... .......... .......... .......... .......... 83% 198M 2s Step #1: 1877300K .......... .......... .......... .......... .......... 83% 190M 2s Step #1: 1877350K .......... .......... .......... .......... .......... 83% 180M 2s Step #1: 1877400K .......... .......... .......... .......... .......... 83% 200M 2s Step #1: 1877450K .......... .......... .......... .......... .......... 83% 222M 2s Step #1: 1877500K .......... .......... .......... .......... .......... 83% 199M 2s Step #1: 1877550K .......... .......... .......... .......... .......... 83% 158M 2s Step #1: 1877600K .......... .......... .......... .......... .......... 83% 197M 2s Step #1: 1877650K .......... .......... .......... .......... .......... 83% 164M 2s Step #1: 1877700K .......... .......... .......... .......... .......... 83% 210M 2s Step #1: 1877750K .......... .......... .......... .......... .......... 83% 187M 2s Step #1: 1877800K .......... .......... .......... .......... .......... 83% 206M 2s Step #1: 1877850K .......... .......... .......... .......... .......... 83% 209M 2s Step #1: 1877900K .......... .......... .......... .......... .......... 83% 196M 2s Step #1: 1877950K .......... .......... .......... .......... .......... 83% 157M 2s Step #1: 1878000K .......... .......... .......... .......... .......... 83% 206M 2s Step #1: 1878050K .......... .......... .......... .......... .......... 83% 202M 2s Step #1: 1878100K .......... .......... .......... .......... .......... 83% 198M 2s Step #1: 1878150K .......... .......... .......... .......... .......... 83% 173M 2s Step #1: 1878200K .......... .......... .......... .......... .......... 83% 182M 2s Step #1: 1878250K .......... .......... .......... .......... .......... 83% 195M 2s Step #1: 1878300K .......... .......... .......... .......... .......... 83% 207M 2s Step #1: 1878350K .......... .......... .......... .......... .......... 83% 179M 2s Step #1: 1878400K .......... .......... .......... .......... .......... 83% 190M 2s Step #1: 1878450K .......... .......... .......... .......... .......... 83% 187M 2s Step #1: 1878500K .......... .......... .......... .......... .......... 83% 67.6M 2s Step #1: 1878550K .......... .......... .......... .......... .......... 83% 158M 2s Step #1: 1878600K .......... .......... .......... .......... .......... 83% 201M 2s Step #1: 1878650K .......... .......... .......... .......... .......... 83% 208M 2s Step #1: 1878700K .......... .......... .......... .......... .......... 83% 194M 2s Step #1: 1878750K .......... .......... .......... .......... .......... 83% 158M 2s Step #1: 1878800K .......... .......... .......... .......... .......... 83% 200M 2s Step #1: 1878850K .......... .......... .......... .......... .......... 83% 187M 2s Step #1: 1878900K .......... .......... .......... .......... .......... 83% 202M 2s Step #1: 1878950K .......... .......... .......... .......... .......... 83% 172M 2s Step #1: 1879000K .......... .......... .......... .......... .......... 83% 210M 2s Step #1: 1879050K .......... .......... .......... .......... .......... 83% 192M 2s Step #1: 1879100K .......... .......... .......... .......... .......... 83% 196M 2s Step #1: 1879150K .......... .......... .......... .......... .......... 83% 172M 2s Step #1: 1879200K .......... .......... .......... .......... .......... 83% 196M 2s Step #1: 1879250K .......... .......... .......... .......... .......... 83% 220M 2s Step #1: 1879300K .......... .......... .......... .......... .......... 83% 199M 2s Step #1: 1879350K .......... .......... .......... .......... .......... 83% 178M 2s Step #1: 1879400K .......... .......... .......... .......... .......... 83% 212M 2s Step #1: 1879450K .......... .......... .......... .......... .......... 83% 179M 2s Step #1: 1879500K .......... .......... .......... .......... .......... 83% 198M 2s Step #1: 1879550K .......... .......... .......... .......... .......... 83% 175M 2s Step #1: 1879600K .......... .......... .......... .......... .......... 83% 207M 2s Step #1: 1879650K .......... .......... .......... .......... .......... 83% 198M 2s Step #1: 1879700K .......... .......... .......... .......... .......... 83% 184M 2s Step #1: 1879750K .......... .......... .......... .......... .......... 83% 186M 2s Step #1: 1879800K .......... .......... .......... .......... .......... 83% 211M 2s Step #1: 1879850K .......... .......... .......... .......... .......... 83% 186M 2s Step #1: 1879900K .......... .......... .......... .......... .......... 83% 189M 2s Step #1: 1879950K .......... .......... .......... .......... .......... 83% 189M 2s Step #1: 1880000K .......... .......... .......... .......... .......... 83% 190M 2s Step #1: 1880050K .......... .......... .......... .......... .......... 83% 212M 2s Step #1: 1880100K .......... .......... .......... .......... .......... 83% 189M 2s Step #1: 1880150K .......... .......... .......... .......... .......... 83% 182M 2s Step #1: 1880200K .......... .......... .......... .......... .......... 83% 213M 2s Step #1: 1880250K .......... .......... .......... .......... .......... 83% 196M 2s Step #1: 1880300K .......... .......... .......... .......... .......... 83% 198M 2s Step #1: 1880350K .......... .......... .......... .......... .......... 83% 162M 2s Step #1: 1880400K .......... .......... .......... .......... .......... 83% 205M 2s Step #1: 1880450K .......... .......... .......... .......... .......... 83% 205M 2s Step #1: 1880500K .......... .......... .......... .......... .......... 83% 198M 2s Step #1: 1880550K .......... .......... .......... .......... .......... 83% 65.5M 2s Step #1: 1880600K .......... .......... .......... .......... .......... 83% 187M 2s Step #1: 1880650K .......... .......... .......... .......... .......... 83% 208M 2s Step #1: 1880700K .......... .......... .......... .......... .......... 83% 194M 2s Step #1: 1880750K .......... .......... .......... .......... .......... 83% 162M 2s Step #1: 1880800K .......... .......... .......... .......... .......... 83% 199M 2s Step #1: 1880850K .......... .......... .......... .......... .......... 83% 208M 2s Step #1: 1880900K .......... .......... .......... .......... .......... 83% 211M 2s Step #1: 1880950K .......... .......... .......... .......... .......... 83% 186M 2s Step #1: 1881000K .......... .......... .......... .......... .......... 83% 190M 2s Step #1: 1881050K .......... .......... .......... .......... .......... 83% 193M 2s Step #1: 1881100K .......... .......... .......... .......... .......... 83% 191M 2s Step #1: 1881150K .......... .......... .......... .......... .......... 83% 179M 2s Step #1: 1881200K .......... .......... .......... .......... .......... 83% 202M 2s Step #1: 1881250K .......... .......... .......... .......... .......... 83% 197M 2s Step #1: 1881300K .......... .......... .......... .......... .......... 83% 200M 2s Step #1: 1881350K .......... .......... .......... .......... .......... 83% 170M 2s Step #1: 1881400K .......... .......... .......... .......... .......... 83% 141M 2s Step #1: 1881450K .......... .......... .......... .......... .......... 83% 197M 2s Step #1: 1881500K .......... .......... .......... .......... .......... 83% 198M 2s Step #1: 1881550K .......... .......... .......... .......... .......... 83% 168M 2s Step #1: 1881600K .......... .......... .......... .......... .......... 83% 204M 2s Step #1: 1881650K .......... .......... .......... .......... .......... 83% 205M 2s Step #1: 1881700K .......... .......... .......... .......... .......... 83% 201M 2s Step #1: 1881750K .......... .......... .......... .......... .......... 83% 173M 2s Step #1: 1881800K .......... .......... .......... .......... .......... 83% 172M 2s Step #1: 1881850K .......... .......... .......... .......... .......... 83% 201M 2s Step #1: 1881900K .......... .......... .......... .......... .......... 83% 216M 2s Step #1: 1881950K .......... .......... .......... .......... .......... 83% 157M 2s Step #1: 1882000K .......... .......... .......... .......... .......... 83% 195M 2s Step #1: 1882050K .......... .......... .......... .......... .......... 83% 223M 2s Step #1: 1882100K .......... .......... .......... .......... .......... 83% 210M 2s Step #1: 1882150K .......... .......... .......... .......... .......... 83% 169M 2s Step #1: 1882200K .......... .......... .......... .......... .......... 83% 195M 2s Step #1: 1882250K .......... .......... .......... .......... .......... 83% 206M 2s Step #1: 1882300K .......... .......... .......... .......... .......... 83% 196M 2s Step #1: 1882350K .......... .......... .......... .......... .......... 83% 170M 2s Step #1: 1882400K .......... .......... .......... .......... .......... 83% 206M 2s Step #1: 1882450K .......... .......... .......... .......... .......... 83% 211M 2s Step #1: 1882500K .......... .......... .......... .......... .......... 83% 198M 2s Step #1: 1882550K .......... .......... .......... .......... .......... 83% 166M 2s Step #1: 1882600K .......... .......... .......... .......... .......... 83% 67.2M 2s Step #1: 1882650K .......... .......... .......... .......... .......... 83% 200M 2s Step #1: 1882700K .......... .......... .......... .......... .......... 83% 213M 2s Step #1: 1882750K .......... .......... .......... .......... .......... 83% 183M 2s Step #1: 1882800K .......... .......... .......... .......... .......... 83% 200M 2s Step #1: 1882850K .......... .......... .......... .......... .......... 83% 194M 2s Step #1: 1882900K .......... .......... .......... .......... .......... 83% 210M 2s Step #1: 1882950K .......... .......... .......... .......... .......... 83% 187M 2s Step #1: 1883000K .......... .......... .......... .......... .......... 83% 197M 2s Step #1: 1883050K .......... .......... .......... .......... .......... 83% 182M 2s Step #1: 1883100K .......... .......... .......... .......... .......... 83% 202M 2s Step #1: 1883150K .......... .......... .......... .......... .......... 83% 179M 2s Step #1: 1883200K .......... .......... .......... .......... .......... 83% 192M 2s Step #1: 1883250K .......... .......... .......... .......... .......... 83% 190M 2s Step #1: 1883300K .......... .......... .......... .......... .......... 83% 168M 2s Step #1: 1883350K .......... .......... .......... .......... .......... 83% 165M 2s Step #1: 1883400K .......... .......... .......... .......... .......... 83% 197M 2s Step #1: 1883450K .......... .......... .......... .......... .......... 83% 215M 2s Step #1: 1883500K .......... .......... .......... .......... .......... 83% 208M 2s Step #1: 1883550K .......... .......... .......... .......... .......... 83% 178M 2s Step #1: 1883600K .......... .......... .......... .......... .......... 83% 210M 2s Step #1: 1883650K .......... .......... .......... .......... .......... 83% 208M 2s Step #1: 1883700K .......... .......... .......... .......... .......... 83% 208M 2s Step #1: 1883750K .......... .......... .......... .......... .......... 83% 180M 2s Step #1: 1883800K .......... .......... .......... .......... .......... 83% 196M 2s Step #1: 1883850K .......... .......... .......... .......... .......... 83% 197M 2s Step #1: 1883900K .......... .......... .......... .......... .......... 83% 206M 2s Step #1: 1883950K .......... .......... .......... .......... .......... 83% 165M 2s Step #1: 1884000K .......... .......... .......... .......... .......... 83% 199M 2s Step #1: 1884050K .......... .......... .......... .......... .......... 83% 159M 2s Step #1: 1884100K .......... .......... .......... .......... .......... 83% 191M 2s Step #1: 1884150K .......... .......... .......... .......... .......... 83% 179M 2s Step #1: 1884200K .......... .......... .......... .......... .......... 83% 199M 2s Step #1: 1884250K .......... .......... .......... .......... .......... 83% 205M 2s Step #1: 1884300K .......... .......... .......... .......... .......... 83% 216M 2s Step #1: 1884350K .......... .......... .......... .......... .......... 83% 152M 2s Step #1: 1884400K .......... .......... .......... .......... .......... 83% 187M 2s Step #1: 1884450K .......... .......... .......... .......... .......... 83% 189M 2s Step #1: 1884500K .......... .......... .......... .......... .......... 83% 192M 2s Step #1: 1884550K .......... .......... .......... .......... .......... 83% 183M 2s Step #1: 1884600K .......... .......... .......... .......... .......... 83% 171M 2s Step #1: 1884650K .......... .......... .......... .......... .......... 83% 72.0M 2s Step #1: 1884700K .......... .......... .......... .......... .......... 83% 206M 2s Step #1: 1884750K .......... .......... .......... .......... .......... 83% 153M 2s Step #1: 1884800K .......... .......... .......... .......... .......... 83% 193M 2s Step #1: 1884850K .......... .......... .......... .......... .......... 83% 203M 2s Step #1: 1884900K .......... .......... .......... .......... .......... 83% 196M 2s Step #1: 1884950K .......... .......... .......... .......... .......... 83% 185M 2s Step #1: 1885000K .......... .......... .......... .......... .......... 83% 211M 2s Step #1: 1885050K .......... .......... .......... .......... .......... 83% 209M 2s Step #1: 1885100K .......... .......... .......... .......... .......... 83% 181M 2s Step #1: 1885150K .......... .......... .......... .......... .......... 83% 154M 2s Step #1: 1885200K .......... .......... .......... .......... .......... 83% 203M 2s Step #1: 1885250K .......... .......... .......... .......... .......... 83% 196M 2s Step #1: 1885300K .......... .......... .......... .......... .......... 83% 198M 2s Step #1: 1885350K .......... .......... .......... .......... .......... 83% 175M 2s Step #1: 1885400K .......... .......... .......... .......... .......... 83% 202M 2s Step #1: 1885450K .......... .......... .......... .......... .......... 83% 199M 2s Step #1: 1885500K .......... .......... .......... .......... .......... 83% 201M 2s Step #1: 1885550K .......... .......... .......... .......... .......... 83% 169M 2s Step #1: 1885600K .......... .......... .......... .......... .......... 83% 172M 2s Step #1: 1885650K .......... .......... .......... .......... .......... 83% 202M 2s Step #1: 1885700K .......... .......... .......... .......... .......... 83% 202M 2s Step #1: 1885750K .......... .......... .......... .......... .......... 83% 177M 2s Step #1: 1885800K .......... .......... .......... .......... .......... 83% 190M 2s Step #1: 1885850K .......... .......... .......... .......... .......... 83% 177M 2s Step #1: 1885900K .......... .......... .......... .......... .......... 83% 209M 2s Step #1: 1885950K .......... .......... .......... .......... .......... 83% 174M 2s Step #1: 1886000K .......... .......... .......... .......... .......... 83% 196M 2s Step #1: 1886050K .......... .......... .......... .......... .......... 83% 197M 2s Step #1: 1886100K .......... .......... .......... .......... .......... 83% 191M 2s Step #1: 1886150K .......... .......... .......... .......... .......... 83% 187M 2s Step #1: 1886200K .......... .......... .......... .......... .......... 83% 201M 2s Step #1: 1886250K .......... .......... .......... .......... .......... 83% 201M 2s Step #1: 1886300K .......... .......... .......... .......... .......... 83% 175M 2s Step #1: 1886350K .......... .......... .......... .......... .......... 83% 184M 2s Step #1: 1886400K .......... .......... .......... .......... .......... 83% 186M 2s Step #1: 1886450K .......... .......... .......... .......... .......... 83% 195M 2s Step #1: 1886500K .......... .......... .......... .......... .......... 83% 195M 2s Step #1: 1886550K .......... .......... .......... .......... .......... 83% 182M 2s Step #1: 1886600K .......... .......... .......... .......... .......... 83% 205M 2s Step #1: 1886650K .......... .......... .......... .......... .......... 83% 188M 2s Step #1: 1886700K .......... .......... .......... .......... .......... 83% 69.6M 2s Step #1: 1886750K .......... .......... .......... .......... .......... 83% 157M 2s Step #1: 1886800K .......... .......... .......... .......... .......... 83% 229M 2s Step #1: 1886850K .......... .......... .......... .......... .......... 83% 217M 2s Step #1: 1886900K .......... .......... .......... .......... .......... 83% 218M 2s Step #1: 1886950K .......... .......... .......... .......... .......... 83% 186M 2s Step #1: 1887000K .......... .......... .......... .......... .......... 83% 178M 2s Step #1: 1887050K .......... .......... .......... .......... .......... 83% 183M 2s Step #1: 1887100K .......... .......... .......... .......... .......... 83% 196M 2s Step #1: 1887150K .......... .......... .......... .......... .......... 83% 165M 2s Step #1: 1887200K .......... .......... .......... .......... .......... 83% 208M 2s Step #1: 1887250K .......... .......... .......... .......... .......... 83% 212M 2s Step #1: 1887300K .......... .......... .......... .......... .......... 83% 204M 2s Step #1: 1887350K .......... .......... .......... .......... .......... 83% 168M 2s Step #1: 1887400K .......... .......... .......... .......... .......... 83% 194M 2s Step #1: 1887450K .......... .......... .......... .......... .......... 83% 233M 2s Step #1: 1887500K .......... .......... .......... .......... .......... 83% 214M 2s Step #1: 1887550K .......... .......... .......... .......... .......... 83% 158M 2s Step #1: 1887600K .......... .......... .......... .......... .......... 83% 203M 2s Step #1: 1887650K .......... .......... .......... .......... .......... 83% 183M 2s Step #1: 1887700K .......... .......... .......... .......... .......... 83% 204M 2s Step #1: 1887750K .......... .......... .......... .......... .......... 83% 157M 2s Step #1: 1887800K .......... .......... .......... .......... .......... 83% 199M 2s Step #1: 1887850K .......... .......... .......... .......... .......... 83% 217M 2s Step #1: 1887900K .......... .......... .......... .......... .......... 83% 184M 2s Step #1: 1887950K .......... .......... .......... .......... .......... 83% 167M 2s Step #1: 1888000K .......... .......... .......... .......... .......... 83% 208M 2s Step #1: 1888050K .......... .......... .......... .......... .......... 83% 198M 2s Step #1: 1888100K .......... .......... .......... .......... .......... 83% 185M 2s Step #1: 1888150K .......... .......... .......... .......... .......... 83% 189M 2s Step #1: 1888200K .......... .......... .......... .......... .......... 83% 179M 2s Step #1: 1888250K .......... .......... .......... .......... .......... 83% 199M 2s Step #1: 1888300K .......... .......... .......... .......... .......... 83% 216M 2s Step #1: 1888350K .......... .......... .......... .......... .......... 83% 177M 2s Step #1: 1888400K .......... .......... .......... .......... .......... 83% 168M 2s Step #1: 1888450K .......... .......... .......... .......... .......... 83% 213M 2s Step #1: 1888500K .......... .......... .......... .......... .......... 83% 212M 2s Step #1: 1888550K .......... .......... .......... .......... .......... 83% 180M 2s Step #1: 1888600K .......... .......... .......... .......... .......... 83% 200M 2s Step #1: 1888650K .......... .......... .......... .......... .......... 83% 205M 2s Step #1: 1888700K .......... .......... .......... .......... .......... 83% 198M 2s Step #1: 1888750K .......... .......... .......... .......... .......... 83% 64.0M 2s Step #1: 1888800K .......... .......... .......... .......... .......... 83% 223M 2s Step #1: 1888850K .......... .......... .......... .......... .......... 83% 233M 2s Step #1: 1888900K .......... .......... .......... .......... .......... 83% 192M 2s Step #1: 1888950K .......... .......... .......... .......... .......... 83% 180M 2s Step #1: 1889000K .......... .......... .......... .......... .......... 83% 207M 2s Step #1: 1889050K .......... .......... .......... .......... .......... 83% 204M 2s Step #1: 1889100K .......... .......... .......... .......... .......... 83% 228M 2s Step #1: 1889150K .......... .......... .......... .......... .......... 83% 189M 2s Step #1: 1889200K .......... .......... .......... .......... .......... 83% 208M 2s Step #1: 1889250K .......... .......... .......... .......... .......... 83% 217M 2s Step #1: 1889300K .......... .......... .......... .......... .......... 83% 203M 2s Step #1: 1889350K .......... .......... .......... .......... .......... 83% 195M 2s Step #1: 1889400K .......... .......... .......... .......... .......... 83% 206M 2s Step #1: 1889450K .......... .......... .......... .......... .......... 83% 189M 2s Step #1: 1889500K .......... .......... .......... .......... .......... 83% 197M 2s Step #1: 1889550K .......... .......... .......... .......... .......... 83% 158M 2s Step #1: 1889600K .......... .......... .......... .......... .......... 83% 210M 2s Step #1: 1889650K .......... .......... .......... .......... .......... 83% 194M 2s Step #1: 1889700K .......... .......... .......... .......... .......... 83% 177M 2s Step #1: 1889750K .......... .......... .......... .......... .......... 83% 188M 2s Step #1: 1889800K .......... .......... .......... .......... .......... 83% 202M 2s Step #1: 1889850K .......... .......... .......... .......... .......... 83% 197M 2s Step #1: 1889900K .......... .......... .......... .......... .......... 83% 196M 2s Step #1: 1889950K .......... .......... .......... .......... .......... 83% 161M 2s Step #1: 1890000K .......... .......... .......... .......... .......... 83% 207M 2s Step #1: 1890050K .......... .......... .......... .......... .......... 83% 192M 2s Step #1: 1890100K .......... .......... .......... .......... .......... 83% 188M 2s Step #1: 1890150K .......... .......... .......... .......... .......... 83% 185M 2s Step #1: 1890200K .......... .......... .......... .......... .......... 83% 190M 2s Step #1: 1890250K .......... .......... .......... .......... .......... 83% 197M 2s Step #1: 1890300K .......... .......... .......... .......... .......... 83% 212M 2s Step #1: 1890350K .......... .......... .......... .......... .......... 83% 182M 2s Step #1: 1890400K .......... .......... .......... .......... .......... 83% 169M 2s Step #1: 1890450K .......... .......... .......... .......... .......... 83% 188M 2s Step #1: 1890500K .......... .......... .......... .......... .......... 83% 211M 2s Step #1: 1890550K .......... .......... .......... .......... .......... 83% 189M 2s Step #1: 1890600K .......... .......... .......... .......... .......... 83% 188M 2s Step #1: 1890650K .......... .......... .......... .......... .......... 83% 201M 2s Step #1: 1890700K .......... .......... .......... .......... .......... 83% 198M 2s Step #1: 1890750K .......... .......... .......... .......... .......... 83% 176M 2s Step #1: 1890800K .......... .......... .......... .......... .......... 83% 68.5M 2s Step #1: 1890850K .......... .......... .......... .......... .......... 83% 222M 2s Step #1: 1890900K .......... .......... .......... .......... .......... 83% 199M 2s Step #1: 1890950K .......... .......... .......... .......... .......... 83% 153M 2s Step #1: 1891000K .......... .......... .......... .......... .......... 83% 198M 2s Step #1: 1891050K .......... .......... .......... .......... .......... 83% 206M 2s Step #1: 1891100K .......... .......... .......... .......... .......... 83% 214M 2s Step #1: 1891150K .......... .......... .......... .......... .......... 83% 184M 2s Step #1: 1891200K .......... .......... .......... .......... .......... 83% 198M 2s Step #1: 1891250K .......... .......... .......... .......... .......... 83% 196M 2s Step #1: 1891300K .......... .......... .......... .......... .......... 83% 201M 2s Step #1: 1891350K .......... .......... .......... .......... .......... 83% 177M 2s Step #1: 1891400K .......... .......... .......... .......... .......... 83% 193M 2s Step #1: 1891450K .......... .......... .......... .......... .......... 83% 195M 2s Step #1: 1891500K .......... .......... .......... .......... .......... 83% 184M 2s Step #1: 1891550K .......... .......... .......... .......... .......... 83% 166M 2s Step #1: 1891600K .......... .......... .......... .......... .......... 83% 191M 2s Step #1: 1891650K .......... .......... .......... .......... .......... 83% 207M 2s Step #1: 1891700K .......... .......... .......... .......... .......... 83% 205M 2s Step #1: 1891750K .......... .......... .......... .......... .......... 83% 177M 2s Step #1: 1891800K .......... .......... .......... .......... .......... 83% 207M 2s Step #1: 1891850K .......... .......... .......... .......... .......... 83% 211M 2s Step #1: 1891900K .......... .......... .......... .......... .......... 83% 202M 2s Step #1: 1891950K .......... .......... .......... .......... .......... 83% 169M 2s Step #1: 1892000K .......... .......... .......... .......... .......... 83% 182M 2s Step #1: 1892050K .......... .......... .......... .......... .......... 83% 191M 2s Step #1: 1892100K .......... .......... .......... .......... .......... 83% 206M 2s Step #1: 1892150K .......... .......... .......... .......... .......... 83% 190M 2s Step #1: 1892200K .......... .......... .......... .......... .......... 83% 209M 2s Step #1: 1892250K .......... .......... .......... .......... .......... 83% 183M 2s Step #1: 1892300K .......... .......... .......... .......... .......... 83% 190M 2s Step #1: 1892350K .......... .......... .......... .......... .......... 83% 164M 2s Step #1: 1892400K .......... .......... .......... .......... .......... 84% 211M 2s Step #1: 1892450K .......... .......... .......... .......... .......... 84% 195M 2s Step #1: 1892500K .......... .......... .......... .......... .......... 84% 181M 2s Step #1: 1892550K .......... .......... .......... .......... .......... 84% 191M 2s Step #1: 1892600K .......... .......... .......... .......... .......... 84% 199M 2s Step #1: 1892650K .......... .......... .......... .......... .......... 84% 209M 2s Step #1: 1892700K .......... .......... .......... .......... .......... 84% 209M 2s Step #1: 1892750K .......... .......... .......... .......... .......... 84% 179M 2s Step #1: 1892800K .......... .......... .......... .......... .......... 84% 188M 2s Step #1: 1892850K .......... .......... .......... .......... .......... 84% 65.8M 2s Step #1: 1892900K .......... .......... .......... .......... .......... 84% 201M 2s Step #1: 1892950K .......... .......... .......... .......... .......... 84% 178M 2s Step #1: 1893000K .......... .......... .......... .......... .......... 84% 194M 2s Step #1: 1893050K .......... .......... .......... .......... .......... 84% 194M 2s Step #1: 1893100K .......... .......... .......... .......... .......... 84% 212M 2s Step #1: 1893150K .......... .......... .......... .......... .......... 84% 171M 2s Step #1: 1893200K .......... .......... .......... .......... .......... 84% 207M 2s Step #1: 1893250K .......... .......... .......... .......... .......... 84% 202M 2s Step #1: 1893300K .......... .......... .......... .......... .......... 84% 187M 2s Step #1: 1893350K .......... .......... .......... .......... .......... 84% 143M 2s Step #1: 1893400K .......... .......... .......... .......... .......... 84% 189M 2s Step #1: 1893450K .......... .......... .......... .......... .......... 84% 217M 2s Step #1: 1893500K .......... .......... .......... .......... .......... 84% 213M 2s Step #1: 1893550K .......... .......... .......... .......... .......... 84% 145M 2s Step #1: 1893600K .......... .......... .......... .......... .......... 84% 208M 2s Step #1: 1893650K .......... .......... .......... .......... .......... 84% 194M 2s Step #1: 1893700K .......... .......... .......... .......... .......... 84% 200M 2s Step #1: 1893750K .......... .......... .......... .......... .......... 84% 176M 2s Step #1: 1893800K .......... .......... .......... .......... .......... 84% 181M 2s Step #1: 1893850K .......... .......... .......... .......... .......... 84% 190M 2s Step #1: 1893900K .......... .......... .......... .......... .......... 84% 212M 2s Step #1: 1893950K .......... .......... .......... .......... .......... 84% 155M 2s Step #1: 1894000K .......... .......... .......... .......... .......... 84% 180M 2s Step #1: 1894050K .......... .......... .......... .......... .......... 84% 199M 2s Step #1: 1894100K .......... .......... .......... .......... .......... 84% 199M 2s Step #1: 1894150K .......... .......... .......... .......... .......... 84% 164M 2s Step #1: 1894200K .......... .......... .......... .......... .......... 84% 193M 2s Step #1: 1894250K .......... .......... .......... .......... .......... 84% 205M 2s Step #1: 1894300K .......... .......... .......... .......... .......... 84% 169M 2s Step #1: 1894350K .......... .......... .......... .......... .......... 84% 178M 2s Step #1: 1894400K .......... .......... .......... .......... .......... 84% 206M 2s Step #1: 1894450K .......... .......... .......... .......... .......... 84% 205M 2s Step #1: 1894500K .......... .......... .......... .......... .......... 84% 188M 2s Step #1: 1894550K .......... .......... .......... .......... .......... 84% 188M 2s Step #1: 1894600K .......... .......... .......... .......... .......... 84% 186M 2s Step #1: 1894650K .......... .......... .......... .......... .......... 84% 210M 2s Step #1: 1894700K .......... .......... .......... .......... .......... 84% 190M 2s Step #1: 1894750K .......... .......... .......... .......... .......... 84% 172M 2s Step #1: 1894800K .......... .......... .......... .......... .......... 84% 187M 2s Step #1: 1894850K .......... .......... .......... .......... .......... 84% 197M 2s Step #1: 1894900K .......... .......... .......... .......... .......... 84% 69.4M 2s Step #1: 1894950K .......... .......... .......... .......... .......... 84% 190M 2s Step #1: 1895000K .......... .......... .......... .......... .......... 84% 216M 2s Step #1: 1895050K .......... .......... .......... .......... .......... 84% 206M 2s Step #1: 1895100K .......... .......... .......... .......... .......... 84% 198M 2s Step #1: 1895150K .......... .......... .......... .......... .......... 84% 174M 2s Step #1: 1895200K .......... .......... .......... .......... .......... 84% 182M 2s Step #1: 1895250K .......... .......... .......... .......... .......... 84% 181M 2s Step #1: 1895300K .......... .......... .......... .......... .......... 84% 186M 2s Step #1: 1895350K .......... .......... .......... .......... .......... 84% 185M 2s Step #1: 1895400K .......... .......... .......... .......... .......... 84% 208M 2s Step #1: 1895450K .......... .......... .......... .......... .......... 84% 207M 2s Step #1: 1895500K .......... .......... .......... .......... .......... 84% 211M 2s Step #1: 1895550K .......... .......... .......... .......... .......... 84% 158M 2s Step #1: 1895600K .......... .......... .......... .......... .......... 84% 192M 2s Step #1: 1895650K .......... .......... .......... .......... .......... 84% 210M 2s Step #1: 1895700K .......... .......... .......... .......... .......... 84% 208M 2s Step #1: 1895750K .......... .......... .......... .......... .......... 84% 181M 2s Step #1: 1895800K .......... .......... .......... .......... .......... 84% 193M 2s Step #1: 1895850K .......... .......... .......... .......... .......... 84% 193M 2s Step #1: 1895900K .......... .......... .......... .......... .......... 84% 202M 2s Step #1: 1895950K .......... .......... .......... .......... .......... 84% 173M 2s Step #1: 1896000K .......... .......... .......... .......... .......... 84% 200M 2s Step #1: 1896050K .......... .......... .......... .......... .......... 84% 177M 2s Step #1: 1896100K .......... .......... .......... .......... .......... 84% 205M 2s Step #1: 1896150K .......... .......... .......... .......... .......... 84% 181M 2s Step #1: 1896200K .......... .......... .......... .......... .......... 84% 172M 2s Step #1: 1896250K .......... .......... .......... .......... .......... 84% 194M 2s Step #1: 1896300K .......... .......... .......... .......... .......... 84% 212M 2s Step #1: 1896350K .......... .......... .......... .......... .......... 84% 154M 2s Step #1: 1896400K .......... .......... .......... .......... .......... 84% 193M 2s Step #1: 1896450K .......... .......... .......... .......... .......... 84% 202M 2s Step #1: 1896500K .......... .......... .......... .......... .......... 84% 205M 2s Step #1: 1896550K .......... .......... .......... .......... .......... 84% 168M 2s Step #1: 1896600K .......... .......... .......... .......... .......... 84% 185M 2s Step #1: 1896650K .......... .......... .......... .......... .......... 84% 223M 2s Step #1: 1896700K .......... .......... .......... .......... .......... 84% 209M 2s Step #1: 1896750K .......... .......... .......... .......... .......... 84% 150M 2s Step #1: 1896800K .......... .......... .......... .......... .......... 84% 208M 2s Step #1: 1896850K .......... .......... .......... .......... .......... 84% 193M 2s Step #1: 1896900K .......... .......... .......... .......... .......... 84% 215M 2s Step #1: 1896950K .......... .......... .......... .......... .......... 84% 64.8M 2s Step #1: 1897000K .......... .......... .......... .......... .......... 84% 203M 2s Step #1: 1897050K .......... .......... .......... .......... .......... 84% 209M 2s Step #1: 1897100K .......... .......... .......... .......... .......... 84% 205M 2s Step #1: 1897150K .......... .......... .......... .......... .......... 84% 163M 2s Step #1: 1897200K .......... .......... .......... .......... .......... 84% 201M 2s Step #1: 1897250K .......... .......... .......... .......... .......... 84% 200M 2s Step #1: 1897300K .......... .......... .......... .......... .......... 84% 204M 2s Step #1: 1897350K .......... .......... .......... .......... .......... 84% 182M 2s Step #1: 1897400K .......... .......... .......... .......... .......... 84% 202M 2s Step #1: 1897450K .......... .......... .......... .......... .......... 84% 200M 2s Step #1: 1897500K .......... .......... .......... .......... .......... 84% 186M 2s Step #1: 1897550K .......... .......... .......... .......... .......... 84% 168M 2s Step #1: 1897600K .......... .......... .......... .......... .......... 84% 204M 2s Step #1: 1897650K .......... .......... .......... .......... .......... 84% 197M 2s Step #1: 1897700K .......... .......... .......... .......... .......... 84% 199M 2s Step #1: 1897750K .......... .......... .......... .......... .......... 84% 180M 2s Step #1: 1897800K .......... .......... .......... .......... .......... 84% 217M 2s Step #1: 1897850K .......... .......... .......... .......... .......... 84% 203M 2s Step #1: 1897900K .......... .......... .......... .......... .......... 84% 187M 2s Step #1: 1897950K .......... .......... .......... .......... .......... 84% 163M 2s Step #1: 1898000K .......... .......... .......... .......... .......... 84% 207M 2s Step #1: 1898050K .......... .......... .......... .......... .......... 84% 188M 2s Step #1: 1898100K .......... .......... .......... .......... .......... 84% 203M 2s Step #1: 1898150K .......... .......... .......... .......... .......... 84% 159M 2s Step #1: 1898200K .......... .......... .......... .......... .......... 84% 206M 2s Step #1: 1898250K .......... .......... .......... .......... .......... 84% 180M 2s Step #1: 1898300K .......... .......... .......... .......... .......... 84% 194M 2s Step #1: 1898350K .......... .......... .......... .......... .......... 84% 163M 2s Step #1: 1898400K .......... .......... .......... .......... .......... 84% 195M 2s Step #1: 1898450K .......... .......... .......... .......... .......... 84% 206M 2s Step #1: 1898500K .......... .......... .......... .......... .......... 84% 148M 2s Step #1: 1898550K .......... .......... .......... .......... .......... 84% 182M 2s Step #1: 1898600K .......... .......... .......... .......... .......... 84% 172M 2s Step #1: 1898650K .......... .......... .......... .......... .......... 84% 175M 2s Step #1: 1898700K .......... .......... .......... .......... .......... 84% 200M 2s Step #1: 1898750K .......... .......... .......... .......... .......... 84% 175M 2s Step #1: 1898800K .......... .......... .......... .......... .......... 84% 202M 2s Step #1: 1898850K .......... .......... .......... .......... .......... 84% 185M 2s Step #1: 1898900K .......... .......... .......... .......... .......... 84% 195M 2s Step #1: 1898950K .......... .......... .......... .......... .......... 84% 65.5M 2s Step #1: 1899000K .......... .......... .......... .......... .......... 84% 180M 2s Step #1: 1899050K .......... .......... .......... .......... .......... 84% 201M 2s Step #1: 1899100K .......... .......... .......... .......... .......... 84% 208M 2s Step #1: 1899150K .......... .......... .......... .......... .......... 84% 183M 2s Step #1: 1899200K .......... .......... .......... .......... .......... 84% 185M 2s Step #1: 1899250K .......... .......... .......... .......... .......... 84% 213M 2s Step #1: 1899300K .......... .......... .......... .......... .......... 84% 205M 2s Step #1: 1899350K .......... .......... .......... .......... .......... 84% 167M 2s Step #1: 1899400K .......... .......... .......... .......... .......... 84% 209M 2s Step #1: 1899450K .......... .......... .......... .......... .......... 84% 201M 2s Step #1: 1899500K .......... .......... .......... .......... .......... 84% 205M 2s Step #1: 1899550K .......... .......... .......... .......... .......... 84% 162M 2s Step #1: 1899600K .......... .......... .......... .......... .......... 84% 194M 2s Step #1: 1899650K .......... .......... .......... .......... .......... 84% 191M 2s Step #1: 1899700K .......... .......... .......... .......... .......... 84% 187M 2s Step #1: 1899750K .......... .......... .......... .......... .......... 84% 173M 2s Step #1: 1899800K .......... .......... .......... .......... .......... 84% 194M 2s Step #1: 1899850K .......... .......... .......... .......... .......... 84% 191M 2s Step #1: 1899900K .......... .......... .......... .......... .......... 84% 206M 2s Step #1: 1899950K .......... .......... .......... .......... .......... 84% 165M 2s Step #1: 1900000K .......... .......... .......... .......... .......... 84% 184M 2s Step #1: 1900050K .......... .......... .......... .......... .......... 84% 194M 2s Step #1: 1900100K .......... .......... .......... .......... .......... 84% 212M 2s Step #1: 1900150K .......... .......... .......... .......... .......... 84% 179M 2s Step #1: 1900200K .......... .......... .......... .......... .......... 84% 169M 2s Step #1: 1900250K .......... .......... .......... .......... .......... 84% 204M 2s Step #1: 1900300K .......... .......... .......... .......... .......... 84% 199M 2s Step #1: 1900350K .......... .......... .......... .......... .......... 84% 186M 2s Step #1: 1900400K .......... .......... .......... .......... .......... 84% 175M 2s Step #1: 1900450K .......... .......... .......... .......... .......... 84% 192M 2s Step #1: 1900500K .......... .......... .......... .......... .......... 84% 194M 2s Step #1: 1900550K .......... .......... .......... .......... .......... 84% 160M 2s Step #1: 1900600K .......... .......... .......... .......... .......... 84% 197M 2s Step #1: 1900650K .......... .......... .......... .......... .......... 84% 203M 2s Step #1: 1900700K .......... .......... .......... .......... .......... 84% 186M 2s Step #1: 1900750K .......... .......... .......... .......... .......... 84% 163M 2s Step #1: 1900800K .......... .......... .......... .......... .......... 84% 199M 2s Step #1: 1900850K .......... .......... .......... .......... .......... 84% 211M 2s Step #1: 1900900K .......... .......... .......... .......... .......... 84% 188M 2s Step #1: 1900950K .......... .......... .......... .......... .......... 84% 186M 2s Step #1: 1901000K .......... .......... .......... .......... .......... 84% 66.4M 2s Step #1: 1901050K .......... .......... .......... .......... .......... 84% 213M 2s Step #1: 1901100K .......... .......... .......... .......... .......... 84% 212M 2s Step #1: 1901150K .......... .......... .......... .......... .......... 84% 176M 2s Step #1: 1901200K .......... .......... .......... .......... .......... 84% 189M 2s Step #1: 1901250K .......... .......... .......... .......... .......... 84% 215M 2s Step #1: 1901300K .......... .......... .......... .......... .......... 84% 223M 2s Step #1: 1901350K .......... .......... .......... .......... .......... 84% 189M 2s Step #1: 1901400K .......... .......... .......... .......... .......... 84% 202M 2s Step #1: 1901450K .......... .......... .......... .......... .......... 84% 196M 2s Step #1: 1901500K .......... .......... .......... .......... .......... 84% 181M 2s Step #1: 1901550K .......... .......... .......... .......... .......... 84% 170M 2s Step #1: 1901600K .......... .......... .......... .......... .......... 84% 202M 2s Step #1: 1901650K .......... .......... .......... .......... .......... 84% 171M 2s Step #1: 1901700K .......... .......... .......... .......... .......... 84% 179M 2s Step #1: 1901750K .......... .......... .......... .......... .......... 84% 172M 2s Step #1: 1901800K .......... .......... .......... .......... .......... 84% 207M 2s Step #1: 1901850K .......... .......... .......... .......... .......... 84% 205M 2s Step #1: 1901900K .......... .......... .......... .......... .......... 84% 183M 2s Step #1: 1901950K .......... .......... .......... .......... .......... 84% 160M 2s Step #1: 1902000K .......... .......... .......... .......... .......... 84% 197M 2s Step #1: 1902050K .......... .......... .......... .......... .......... 84% 197M 2s Step #1: 1902100K .......... .......... .......... .......... .......... 84% 211M 2s Step #1: 1902150K .......... .......... .......... .......... .......... 84% 182M 2s Step #1: 1902200K .......... .......... .......... .......... .......... 84% 202M 2s Step #1: 1902250K .......... .......... .......... .......... .......... 84% 199M 2s Step #1: 1902300K .......... .......... .......... .......... .......... 84% 201M 2s Step #1: 1902350K .......... .......... .......... .......... .......... 84% 167M 2s Step #1: 1902400K .......... .......... .......... .......... .......... 84% 206M 2s Step #1: 1902450K .......... .......... .......... .......... .......... 84% 197M 2s Step #1: 1902500K .......... .......... .......... .......... .......... 84% 203M 2s Step #1: 1902550K .......... .......... .......... .......... .......... 84% 183M 2s Step #1: 1902600K .......... .......... .......... .......... .......... 84% 211M 2s Step #1: 1902650K .......... .......... .......... .......... .......... 84% 197M 2s Step #1: 1902700K .......... .......... .......... .......... .......... 84% 191M 2s Step #1: 1902750K .......... .......... .......... .......... .......... 84% 112M 2s Step #1: 1902800K .......... .......... .......... .......... .......... 84% 156M 2s Step #1: 1902850K .......... .......... .......... .......... .......... 84% 186M 2s Step #1: 1902900K .......... .......... .......... .......... .......... 84% 193M 2s Step #1: 1902950K .......... .......... .......... .......... .......... 84% 172M 2s Step #1: 1903000K .......... .......... .......... .......... .......... 84% 189M 2s Step #1: 1903050K .......... .......... .......... .......... .......... 84% 68.9M 2s Step #1: 1903100K .......... .......... .......... .......... .......... 84% 178M 2s Step #1: 1903150K .......... .......... .......... .......... .......... 84% 186M 2s Step #1: 1903200K .......... .......... .......... .......... .......... 84% 207M 2s Step #1: 1903250K .......... .......... .......... .......... .......... 84% 189M 2s Step #1: 1903300K .......... .......... .......... .......... .......... 84% 204M 2s Step #1: 1903350K .......... .......... .......... .......... .......... 84% 182M 2s Step #1: 1903400K .......... .......... .......... .......... .......... 84% 185M 2s Step #1: 1903450K .......... .......... .......... .......... .......... 84% 197M 2s Step #1: 1903500K .......... .......... .......... .......... .......... 84% 193M 2s Step #1: 1903550K .......... .......... .......... .......... .......... 84% 167M 2s Step #1: 1903600K .......... .......... .......... .......... .......... 84% 205M 2s Step #1: 1903650K .......... .......... .......... .......... .......... 84% 194M 2s Step #1: 1903700K .......... .......... .......... .......... .......... 84% 204M 2s Step #1: 1903750K .......... .......... .......... .......... .......... 84% 176M 2s Step #1: 1903800K .......... .......... .......... .......... .......... 84% 184M 2s Step #1: 1903850K .......... .......... .......... .......... .......... 84% 193M 2s Step #1: 1903900K .......... .......... .......... .......... .......... 84% 188M 2s Step #1: 1903950K .......... .......... .......... .......... .......... 84% 173M 2s Step #1: 1904000K .......... .......... .......... .......... .......... 84% 209M 2s Step #1: 1904050K .......... .......... .......... .......... .......... 84% 189M 2s Step #1: 1904100K .......... .......... .......... .......... .......... 84% 209M 2s Step #1: 1904150K .......... .......... .......... .......... .......... 84% 171M 2s Step #1: 1904200K .......... .......... .......... .......... .......... 84% 185M 2s Step #1: 1904250K .......... .......... .......... .......... .......... 84% 196M 2s Step #1: 1904300K .......... .......... .......... .......... .......... 84% 188M 2s Step #1: 1904350K .......... .......... .......... .......... .......... 84% 170M 2s Step #1: 1904400K .......... .......... .......... .......... .......... 84% 203M 2s Step #1: 1904450K .......... .......... .......... .......... .......... 84% 203M 2s Step #1: 1904500K .......... .......... .......... .......... .......... 84% 216M 2s Step #1: 1904550K .......... .......... .......... .......... .......... 84% 166M 2s Step #1: 1904600K .......... .......... .......... .......... .......... 84% 194M 2s Step #1: 1904650K .......... .......... .......... .......... .......... 84% 193M 2s Step #1: 1904700K .......... .......... .......... .......... .......... 84% 194M 2s Step #1: 1904750K .......... .......... .......... .......... .......... 84% 168M 2s Step #1: 1904800K .......... .......... .......... .......... .......... 84% 175M 2s Step #1: 1904850K .......... .......... .......... .......... .......... 84% 209M 2s Step #1: 1904900K .......... .......... .......... .......... .......... 84% 195M 2s Step #1: 1904950K .......... .......... .......... .......... .......... 84% 160M 2s Step #1: 1905000K .......... .......... .......... .......... .......... 84% 211M 2s Step #1: 1905050K .......... .......... .......... .......... .......... 84% 191M 2s Step #1: 1905100K .......... .......... .......... .......... .......... 84% 67.7M 2s Step #1: 1905150K .......... .......... .......... .......... .......... 84% 163M 2s Step #1: 1905200K .......... .......... .......... .......... .......... 84% 191M 2s Step #1: 1905250K .......... .......... .......... .......... .......... 84% 185M 2s Step #1: 1905300K .......... .......... .......... .......... .......... 84% 190M 2s Step #1: 1905350K .......... .......... .......... .......... .......... 84% 168M 2s Step #1: 1905400K .......... .......... .......... .......... .......... 84% 190M 2s Step #1: 1905450K .......... .......... .......... .......... .......... 84% 199M 2s Step #1: 1905500K .......... .......... .......... .......... .......... 84% 212M 2s Step #1: 1905550K .......... .......... .......... .......... .......... 84% 174M 2s Step #1: 1905600K .......... .......... .......... .......... .......... 84% 177M 2s Step #1: 1905650K .......... .......... .......... .......... .......... 84% 192M 2s Step #1: 1905700K .......... .......... .......... .......... .......... 84% 195M 2s Step #1: 1905750K .......... .......... .......... .......... .......... 84% 191M 2s Step #1: 1905800K .......... .......... .......... .......... .......... 84% 189M 2s Step #1: 1905850K .......... .......... .......... .......... .......... 84% 179M 2s Step #1: 1905900K .......... .......... .......... .......... .......... 84% 199M 2s Step #1: 1905950K .......... .......... .......... .......... .......... 84% 177M 2s Step #1: 1906000K .......... .......... .......... .......... .......... 84% 205M 2s Step #1: 1906050K .......... .......... .......... .......... .......... 84% 180M 2s Step #1: 1906100K .......... .......... .......... .......... .......... 84% 181M 2s Step #1: 1906150K .......... .......... .......... .......... .......... 84% 159M 2s Step #1: 1906200K .......... .......... .......... .......... .......... 84% 202M 2s Step #1: 1906250K .......... .......... .......... .......... .......... 84% 203M 2s Step #1: 1906300K .......... .......... .......... .......... .......... 84% 202M 2s Step #1: 1906350K .......... .......... .......... .......... .......... 84% 147M 2s Step #1: 1906400K .......... .......... .......... .......... .......... 84% 179M 2s Step #1: 1906450K .......... .......... .......... .......... .......... 84% 204M 2s Step #1: 1906500K .......... .......... .......... .......... .......... 84% 199M 2s Step #1: 1906550K .......... .......... .......... .......... .......... 84% 170M 2s Step #1: 1906600K .......... .......... .......... .......... .......... 84% 176M 2s Step #1: 1906650K .......... .......... .......... .......... .......... 84% 199M 2s Step #1: 1906700K .......... .......... .......... .......... .......... 84% 203M 2s Step #1: 1906750K .......... .......... .......... .......... .......... 84% 174M 2s Step #1: 1906800K .......... .......... .......... .......... .......... 84% 192M 2s Step #1: 1906850K .......... .......... .......... .......... .......... 84% 193M 2s Step #1: 1906900K .......... .......... .......... .......... .......... 84% 219M 2s Step #1: 1906950K .......... .......... .......... .......... .......... 84% 182M 2s Step #1: 1907000K .......... .......... .......... .......... .......... 84% 187M 2s Step #1: 1907050K .......... .......... .......... .......... .......... 84% 203M 2s Step #1: 1907100K .......... .......... .......... .......... .......... 84% 192M 2s Step #1: 1907150K .......... .......... .......... .......... .......... 84% 62.7M 2s Step #1: 1907200K .......... .......... .......... .......... .......... 84% 224M 2s Step #1: 1907250K .......... .......... .......... .......... .......... 84% 207M 2s Step #1: 1907300K .......... .......... .......... .......... .......... 84% 196M 2s Step #1: 1907350K .......... .......... .......... .......... .......... 84% 203M 2s Step #1: 1907400K .......... .......... .......... .......... .......... 84% 105M 2s Step #1: 1907450K .......... .......... .......... .......... .......... 84% 157M 2s Step #1: 1907500K .......... .......... .......... .......... .......... 84% 196M 2s Step #1: 1907550K .......... .......... .......... .......... .......... 84% 138M 2s Step #1: 1907600K .......... .......... .......... .......... .......... 84% 171M 2s Step #1: 1907650K .......... .......... .......... .......... .......... 84% 193M 2s Step #1: 1907700K .......... .......... .......... .......... .......... 84% 193M 2s Step #1: 1907750K .......... .......... .......... .......... .......... 84% 156M 2s Step #1: 1907800K .......... .......... .......... .......... .......... 84% 197M 2s Step #1: 1907850K .......... .......... .......... .......... .......... 84% 179M 2s Step #1: 1907900K .......... .......... .......... .......... .......... 84% 174M 2s Step #1: 1907950K .......... .......... .......... .......... .......... 84% 164M 2s Step #1: 1908000K .......... .......... .......... .......... .......... 84% 203M 2s Step #1: 1908050K .......... .......... .......... .......... .......... 84% 201M 2s Step #1: 1908100K .......... .......... .......... .......... .......... 84% 203M 2s Step #1: 1908150K .......... .......... .......... .......... .......... 84% 152M 2s Step #1: 1908200K .......... .......... .......... .......... .......... 84% 180M 2s Step #1: 1908250K .......... .......... .......... .......... .......... 84% 190M 2s Step #1: 1908300K .......... .......... .......... .......... .......... 84% 143M 2s Step #1: 1908350K .......... .......... .......... .......... .......... 84% 102M 2s Step #1: 1908400K .......... .......... .......... .......... .......... 84% 167M 2s Step #1: 1908450K .......... .......... .......... .......... .......... 84% 178M 2s Step #1: 1908500K .......... .......... .......... .......... .......... 84% 212M 2s Step #1: 1908550K .......... .......... .......... .......... .......... 84% 156M 2s Step #1: 1908600K .......... .......... .......... .......... .......... 84% 182M 2s Step #1: 1908650K .......... .......... .......... .......... .......... 84% 197M 2s Step #1: 1908700K .......... .......... .......... .......... .......... 84% 196M 2s Step #1: 1908750K .......... .......... .......... .......... .......... 84% 161M 2s Step #1: 1908800K .......... .......... .......... .......... .......... 84% 144M 2s Step #1: 1908850K .......... .......... .......... .......... .......... 84% 193M 2s Step #1: 1908900K .......... .......... .......... .......... .......... 84% 160M 2s Step #1: 1908950K .......... .......... .......... .......... .......... 84% 141M 2s Step #1: 1909000K .......... .......... .......... .......... .......... 84% 209M 2s Step #1: 1909050K .......... .......... .......... .......... .......... 84% 204M 2s Step #1: 1909100K .......... .......... .......... .......... .......... 84% 216M 2s Step #1: 1909150K .......... .......... .......... .......... .......... 84% 161M 2s Step #1: 1909200K .......... .......... .......... .......... .......... 84% 67.5M 2s Step #1: 1909250K .......... .......... .......... .......... .......... 84% 190M 2s Step #1: 1909300K .......... .......... .......... .......... .......... 84% 203M 2s Step #1: 1909350K .......... .......... .......... .......... .......... 84% 185M 2s Step #1: 1909400K .......... .......... .......... .......... .......... 84% 165M 2s Step #1: 1909450K .......... .......... .......... .......... .......... 84% 217M 2s Step #1: 1909500K .......... .......... .......... .......... .......... 84% 202M 2s Step #1: 1909550K .......... .......... .......... .......... .......... 84% 185M 2s Step #1: 1909600K .......... .......... .......... .......... .......... 84% 195M 2s Step #1: 1909650K .......... .......... .......... .......... .......... 84% 176M 2s Step #1: 1909700K .......... .......... .......... .......... .......... 84% 204M 2s Step #1: 1909750K .......... .......... .......... .......... .......... 84% 182M 2s Step #1: 1909800K .......... .......... .......... .......... .......... 84% 192M 2s Step #1: 1909850K .......... .......... .......... .......... .......... 84% 195M 2s Step #1: 1909900K .......... .......... .......... .......... .......... 84% 215M 2s Step #1: 1909950K .......... .......... .......... .......... .......... 84% 168M 2s Step #1: 1910000K .......... .......... .......... .......... .......... 84% 199M 2s Step #1: 1910050K .......... .......... .......... .......... .......... 84% 172M 2s Step #1: 1910100K .......... .......... .......... .......... .......... 84% 186M 2s Step #1: 1910150K .......... .......... .......... .......... .......... 84% 180M 2s Step #1: 1910200K .......... .......... .......... .......... .......... 84% 170M 2s Step #1: 1910250K .......... .......... .......... .......... .......... 84% 199M 2s Step #1: 1910300K .......... .......... .......... .......... .......... 84% 212M 2s Step #1: 1910350K .......... .......... .......... .......... .......... 84% 169M 2s Step #1: 1910400K .......... .......... .......... .......... .......... 84% 203M 2s Step #1: 1910450K .......... .......... .......... .......... .......... 84% 186M 2s Step #1: 1910500K .......... .......... .......... .......... .......... 84% 209M 2s Step #1: 1910550K .......... .......... .......... .......... .......... 84% 178M 2s Step #1: 1910600K .......... .......... .......... .......... .......... 84% 184M 2s Step #1: 1910650K .......... .......... .......... .......... .......... 84% 207M 2s Step #1: 1910700K .......... .......... .......... .......... .......... 84% 197M 2s Step #1: 1910750K .......... .......... .......... .......... .......... 84% 158M 2s Step #1: 1910800K .......... .......... .......... .......... .......... 84% 217M 2s Step #1: 1910850K .......... .......... .......... .......... .......... 84% 212M 2s Step #1: 1910900K .......... .......... .......... .......... .......... 84% 197M 2s Step #1: 1910950K .......... .......... .......... .......... .......... 84% 166M 2s Step #1: 1911000K .......... .......... .......... .......... .......... 84% 207M 2s Step #1: 1911050K .......... .......... .......... .......... .......... 84% 206M 2s Step #1: 1911100K .......... .......... .......... .......... .......... 84% 196M 2s Step #1: 1911150K .......... .......... .......... .......... .......... 84% 162M 2s Step #1: 1911200K .......... .......... .......... .......... .......... 84% 178M 2s Step #1: 1911250K .......... .......... .......... .......... .......... 84% 69.7M 2s Step #1: 1911300K .......... .......... .......... .......... .......... 84% 189M 2s Step #1: 1911350K .......... .......... .......... .......... .......... 84% 179M 2s Step #1: 1911400K .......... .......... .......... .......... .......... 84% 216M 2s Step #1: 1911450K .......... .......... .......... .......... .......... 84% 181M 2s Step #1: 1911500K .......... .......... .......... .......... .......... 84% 203M 2s Step #1: 1911550K .......... .......... .......... .......... .......... 84% 180M 2s Step #1: 1911600K .......... .......... .......... .......... .......... 84% 205M 2s Step #1: 1911650K .......... .......... .......... .......... .......... 84% 187M 2s Step #1: 1911700K .......... .......... .......... .......... .......... 84% 171M 2s Step #1: 1911750K .......... .......... .......... .......... .......... 84% 185M 2s Step #1: 1911800K .......... .......... .......... .......... .......... 84% 212M 2s Step #1: 1911850K .......... .......... .......... .......... .......... 84% 204M 2s Step #1: 1911900K .......... .......... .......... .......... .......... 84% 214M 2s Step #1: 1911950K .......... .......... .......... .......... .......... 84% 177M 2s Step #1: 1912000K .......... .......... .......... .......... .......... 84% 192M 2s Step #1: 1912050K .......... .......... .......... .......... .......... 84% 209M 2s Step #1: 1912100K .......... .......... .......... .......... .......... 84% 194M 2s Step #1: 1912150K .......... .......... .......... .......... .......... 84% 179M 2s Step #1: 1912200K .......... .......... .......... .......... .......... 84% 196M 2s Step #1: 1912250K .......... .......... .......... .......... .......... 84% 193M 2s Step #1: 1912300K .......... .......... .......... .......... .......... 84% 202M 2s Step #1: 1912350K .......... .......... .......... .......... .......... 84% 164M 2s Step #1: 1912400K .......... .......... .......... .......... .......... 84% 203M 2s Step #1: 1912450K .......... .......... .......... .......... .......... 84% 200M 2s Step #1: 1912500K .......... .......... .......... .......... .......... 84% 187M 2s Step #1: 1912550K .......... .......... .......... .......... .......... 84% 183M 2s Step #1: 1912600K .......... .......... .......... .......... .......... 84% 202M 2s Step #1: 1912650K .......... .......... .......... .......... .......... 84% 168M 2s Step #1: 1912700K .......... .......... .......... .......... .......... 84% 198M 2s Step #1: 1912750K .......... .......... .......... .......... .......... 84% 154M 2s Step #1: 1912800K .......... .......... .......... .......... .......... 84% 198M 2s Step #1: 1912850K .......... .......... .......... .......... .......... 84% 192M 2s Step #1: 1912900K .......... .......... .......... .......... .......... 84% 203M 2s Step #1: 1912950K .......... .......... .......... .......... .......... 84% 180M 2s Step #1: 1913000K .......... .......... .......... .......... .......... 84% 195M 2s Step #1: 1913050K .......... .......... .......... .......... .......... 84% 207M 2s Step #1: 1913100K .......... .......... .......... .......... .......... 84% 197M 2s Step #1: 1913150K .......... .......... .......... .......... .......... 84% 168M 2s Step #1: 1913200K .......... .......... .......... .......... .......... 84% 199M 2s Step #1: 1913250K .......... .......... .......... .......... .......... 84% 192M 2s Step #1: 1913300K .......... .......... .......... .......... .......... 84% 66.4M 2s Step #1: 1913350K .......... .......... .......... .......... .......... 84% 180M 2s Step #1: 1913400K .......... .......... .......... .......... .......... 84% 194M 2s Step #1: 1913450K .......... .......... .......... .......... .......... 84% 218M 2s Step #1: 1913500K .......... .......... .......... .......... .......... 84% 214M 2s Step #1: 1913550K .......... .......... .......... .......... .......... 84% 166M 2s Step #1: 1913600K .......... .......... .......... .......... .......... 84% 210M 2s Step #1: 1913650K .......... .......... .......... .......... .......... 84% 212M 2s Step #1: 1913700K .......... .......... .......... .......... .......... 84% 209M 2s Step #1: 1913750K .......... .......... .......... .......... .......... 84% 192M 2s Step #1: 1913800K .......... .......... .......... .......... .......... 84% 197M 2s Step #1: 1913850K .......... .......... .......... .......... .......... 84% 189M 2s Step #1: 1913900K .......... .......... .......... .......... .......... 84% 189M 2s Step #1: 1913950K .......... .......... .......... .......... .......... 84% 171M 2s Step #1: 1914000K .......... .......... .......... .......... .......... 84% 185M 2s Step #1: 1914050K .......... .......... .......... .......... .......... 84% 212M 2s Step #1: 1914100K .......... .......... .......... .......... .......... 84% 215M 2s Step #1: 1914150K .......... .......... .......... .......... .......... 84% 185M 2s Step #1: 1914200K .......... .......... .......... .......... .......... 84% 188M 2s Step #1: 1914250K .......... .......... .......... .......... .......... 84% 198M 2s Step #1: 1914300K .......... .......... .......... .......... .......... 84% 193M 2s Step #1: 1914350K .......... .......... .......... .......... .......... 84% 161M 2s Step #1: 1914400K .......... .......... .......... .......... .......... 84% 199M 2s Step #1: 1914450K .......... .......... .......... .......... .......... 84% 203M 2s Step #1: 1914500K .......... .......... .......... .......... .......... 84% 208M 2s Step #1: 1914550K .......... .......... .......... .......... .......... 84% 157M 2s Step #1: 1914600K .......... .......... .......... .......... .......... 84% 210M 2s Step #1: 1914650K .......... .......... .......... .......... .......... 84% 197M 2s Step #1: 1914700K .......... .......... .......... .......... .......... 84% 126M 2s Step #1: 1914750K .......... .......... .......... .......... .......... 84% 158M 2s Step #1: 1914800K .......... .......... .......... .......... .......... 84% 192M 2s Step #1: 1914850K .......... .......... .......... .......... .......... 84% 171M 2s Step #1: 1914900K .......... .......... .......... .......... .......... 84% 174M 2s Step #1: 1914950K .......... .......... .......... .......... .......... 85% 170M 2s Step #1: 1915000K .......... .......... .......... .......... .......... 85% 189M 2s Step #1: 1915050K .......... .......... .......... .......... .......... 85% 192M 2s Step #1: 1915100K .......... .......... .......... .......... .......... 85% 179M 2s Step #1: 1915150K .......... .......... .......... .......... .......... 85% 170M 2s Step #1: 1915200K .......... .......... .......... .......... .......... 85% 194M 2s Step #1: 1915250K .......... .......... .......... .......... .......... 85% 194M 2s Step #1: 1915300K .......... .......... .......... .......... .......... 85% 186M 2s Step #1: 1915350K .......... .......... .......... .......... .......... 85% 64.6M 2s Step #1: 1915400K .......... .......... .......... .......... .......... 85% 191M 2s Step #1: 1915450K .......... .......... .......... .......... .......... 85% 207M 2s Step #1: 1915500K .......... .......... .......... .......... .......... 85% 216M 2s Step #1: 1915550K .......... .......... .......... .......... .......... 85% 163M 2s Step #1: 1915600K .......... .......... .......... .......... .......... 85% 203M 2s Step #1: 1915650K .......... .......... .......... .......... .......... 85% 201M 2s Step #1: 1915700K .......... .......... .......... .......... .......... 85% 188M 2s Step #1: 1915750K .......... .......... .......... .......... .......... 85% 159M 2s Step #1: 1915800K .......... .......... .......... .......... .......... 85% 179M 2s Step #1: 1915850K .......... .......... .......... .......... .......... 85% 197M 2s Step #1: 1915900K .......... .......... .......... .......... .......... 85% 212M 2s Step #1: 1915950K .......... .......... .......... .......... .......... 85% 173M 2s Step #1: 1916000K .......... .......... .......... .......... .......... 85% 206M 2s Step #1: 1916050K .......... .......... .......... .......... .......... 85% 176M 2s Step #1: 1916100K .......... .......... .......... .......... .......... 85% 191M 2s Step #1: 1916150K .......... .......... .......... .......... .......... 85% 177M 2s Step #1: 1916200K .......... .......... .......... .......... .......... 85% 199M 2s Step #1: 1916250K .......... .......... .......... .......... .......... 85% 204M 2s Step #1: 1916300K .......... .......... .......... .......... .......... 85% 183M 2s Step #1: 1916350K .......... .......... .......... .......... .......... 85% 155M 2s Step #1: 1916400K .......... .......... .......... .......... .......... 85% 195M 2s Step #1: 1916450K .......... .......... .......... .......... .......... 85% 206M 2s Step #1: 1916500K .......... .......... .......... .......... .......... 85% 175M 2s Step #1: 1916550K .......... .......... .......... .......... .......... 85% 181M 2s Step #1: 1916600K .......... .......... .......... .......... .......... 85% 194M 2s Step #1: 1916650K .......... .......... .......... .......... .......... 85% 199M 2s Step #1: 1916700K .......... .......... .......... .......... .......... 85% 206M 2s Step #1: 1916750K .......... .......... .......... .......... .......... 85% 162M 2s Step #1: 1916800K .......... .......... .......... .......... .......... 85% 182M 2s Step #1: 1916850K .......... .......... .......... .......... .......... 85% 176M 2s Step #1: 1916900K .......... .......... .......... .......... .......... 85% 200M 2s Step #1: 1916950K .......... .......... .......... .......... .......... 85% 184M 2s Step #1: 1917000K .......... .......... .......... .......... .......... 85% 209M 2s Step #1: 1917050K .......... .......... .......... .......... .......... 85% 202M 2s Step #1: 1917100K .......... .......... .......... .......... .......... 85% 186M 2s Step #1: 1917150K .......... .......... .......... .......... .......... 85% 169M 2s Step #1: 1917200K .......... .......... .......... .......... .......... 85% 188M 2s Step #1: 1917250K .......... .......... .......... .......... .......... 85% 209M 2s Step #1: 1917300K .......... .......... .......... .......... .......... 85% 186M 2s Step #1: 1917350K .......... .......... .......... .......... .......... 85% 175M 2s Step #1: 1917400K .......... .......... .......... .......... .......... 85% 66.0M 2s Step #1: 1917450K .......... .......... .......... .......... .......... 85% 209M 2s Step #1: 1917500K .......... .......... .......... .......... .......... 85% 217M 2s Step #1: 1917550K .......... .......... .......... .......... .......... 85% 164M 2s Step #1: 1917600K .......... .......... .......... .......... .......... 85% 174M 2s Step #1: 1917650K .......... .......... .......... .......... .......... 85% 189M 2s Step #1: 1917700K .......... .......... .......... .......... .......... 85% 199M 2s Step #1: 1917750K .......... .......... .......... .......... .......... 85% 180M 2s Step #1: 1917800K .......... .......... .......... .......... .......... 85% 204M 2s Step #1: 1917850K .......... .......... .......... .......... .......... 85% 214M 2s Step #1: 1917900K .......... .......... .......... .......... .......... 85% 214M 2s Step #1: 1917950K .......... .......... .......... .......... .......... 85% 149M 2s Step #1: 1918000K .......... .......... .......... .......... .......... 85% 205M 2s Step #1: 1918050K .......... .......... .......... .......... .......... 85% 202M 2s Step #1: 1918100K .......... .......... .......... .......... .......... 85% 189M 2s Step #1: 1918150K .......... .......... .......... .......... .......... 85% 180M 2s Step #1: 1918200K .......... .......... .......... .......... .......... 85% 205M 2s Step #1: 1918250K .......... .......... .......... .......... .......... 85% 188M 2s Step #1: 1918300K .......... .......... .......... .......... .......... 85% 196M 2s Step #1: 1918350K .......... .......... .......... .......... .......... 85% 164M 2s Step #1: 1918400K .......... .......... .......... .......... .......... 85% 184M 2s Step #1: 1918450K .......... .......... .......... .......... .......... 85% 202M 2s Step #1: 1918500K .......... .......... .......... .......... .......... 85% 204M 2s Step #1: 1918550K .......... .......... .......... .......... .......... 85% 174M 2s Step #1: 1918600K .......... .......... .......... .......... .......... 85% 205M 2s Step #1: 1918650K .......... .......... .......... .......... .......... 85% 180M 2s Step #1: 1918700K .......... .......... .......... .......... .......... 85% 201M 2s Step #1: 1918750K .......... .......... .......... .......... .......... 85% 159M 2s Step #1: 1918800K .......... .......... .......... .......... .......... 85% 203M 2s Step #1: 1918850K .......... .......... .......... .......... .......... 85% 205M 2s Step #1: 1918900K .......... .......... .......... .......... .......... 85% 194M 2s Step #1: 1918950K .......... .......... .......... .......... .......... 85% 176M 2s Step #1: 1919000K .......... .......... .......... .......... .......... 85% 198M 2s Step #1: 1919050K .......... .......... .......... .......... .......... 85% 208M 2s Step #1: 1919100K .......... .......... .......... .......... .......... 85% 196M 2s Step #1: 1919150K .......... .......... .......... .......... .......... 85% 63.3M 2s Step #1: 1919200K .......... .......... .......... .......... .......... 85% 180M 2s Step #1: 1919250K .......... .......... .......... .......... .......... 85% 200M 2s Step #1: 1919300K .......... .......... .......... .......... .......... 85% 202M 2s Step #1: 1919350K .......... .......... .......... .......... .......... 85% 174M 2s Step #1: 1919400K .......... .......... .......... .......... .......... 85% 196M 2s Step #1: 1919450K .......... .......... .......... .......... .......... 85% 64.3M 2s Step #1: 1919500K .......... .......... .......... .......... .......... 85% 209M 2s Step #1: 1919550K .......... .......... .......... .......... .......... 85% 177M 2s Step #1: 1919600K .......... .......... .......... .......... .......... 85% 220M 2s Step #1: 1919650K .......... .......... .......... .......... .......... 85% 199M 2s Step #1: 1919700K .......... .......... .......... .......... .......... 85% 197M 2s Step #1: 1919750K .......... .......... .......... .......... .......... 85% 175M 2s Step #1: 1919800K .......... .......... .......... .......... .......... 85% 209M 2s Step #1: 1919850K .......... .......... .......... .......... .......... 85% 216M 2s Step #1: 1919900K .......... .......... .......... .......... .......... 85% 161M 2s Step #1: 1919950K .......... .......... .......... .......... .......... 85% 171M 2s Step #1: 1920000K .......... .......... .......... .......... .......... 85% 216M 2s Step #1: 1920050K .......... .......... .......... .......... .......... 85% 202M 2s Step #1: 1920100K .......... .......... .......... .......... .......... 85% 210M 2s Step #1: 1920150K .......... .......... .......... .......... .......... 85% 168M 2s Step #1: 1920200K .......... .......... .......... .......... .......... 85% 182M 2s Step #1: 1920250K .......... .......... .......... .......... .......... 85% 212M 2s Step #1: 1920300K .......... .......... .......... .......... .......... 85% 208M 2s Step #1: 1920350K .......... .......... .......... .......... .......... 85% 175M 2s Step #1: 1920400K .......... .......... .......... .......... .......... 85% 189M 2s Step #1: 1920450K .......... .......... .......... .......... .......... 85% 197M 2s Step #1: 1920500K .......... .......... .......... .......... .......... 85% 190M 2s Step #1: 1920550K .......... .......... .......... .......... .......... 85% 174M 2s Step #1: 1920600K .......... .......... .......... .......... .......... 85% 204M 2s Step #1: 1920650K .......... .......... .......... .......... .......... 85% 200M 2s Step #1: 1920700K .......... .......... .......... .......... .......... 85% 187M 2s Step #1: 1920750K .......... .......... .......... .......... .......... 85% 168M 2s Step #1: 1920800K .......... .......... .......... .......... .......... 85% 187M 2s Step #1: 1920850K .......... .......... .......... .......... .......... 85% 202M 2s Step #1: 1920900K .......... .......... .......... .......... .......... 85% 188M 2s Step #1: 1920950K .......... .......... .......... .......... .......... 85% 176M 2s Step #1: 1921000K .......... .......... .......... .......... .......... 85% 211M 2s Step #1: 1921050K .......... .......... .......... .......... .......... 85% 223M 2s Step #1: 1921100K .......... .......... .......... .......... .......... 85% 189M 2s Step #1: 1921150K .......... .......... .......... .......... .......... 85% 165M 2s Step #1: 1921200K .......... .......... .......... .......... .......... 85% 192M 2s Step #1: 1921250K .......... .......... .......... .......... .......... 85% 205M 2s Step #1: 1921300K .......... .......... .......... .......... .......... 85% 196M 2s Step #1: 1921350K .......... .......... .......... .......... .......... 85% 178M 2s Step #1: 1921400K .......... .......... .......... .......... .......... 85% 204M 2s Step #1: 1921450K .......... .......... .......... .......... .......... 85% 198M 2s Step #1: 1921500K .......... .......... .......... .......... .......... 85% 68.2M 2s Step #1: 1921550K .......... .......... .......... .......... .......... 85% 174M 2s Step #1: 1921600K .......... .......... .......... .......... .......... 85% 172M 2s Step #1: 1921650K .......... .......... .......... .......... .......... 85% 210M 2s Step #1: 1921700K .......... .......... .......... .......... .......... 85% 190M 2s Step #1: 1921750K .......... .......... .......... .......... .......... 85% 197M 2s Step #1: 1921800K .......... .......... .......... .......... .......... 85% 195M 2s Step #1: 1921850K .......... .......... .......... .......... .......... 85% 184M 2s Step #1: 1921900K .......... .......... .......... .......... .......... 85% 214M 2s Step #1: 1921950K .......... .......... .......... .......... .......... 85% 163M 2s Step #1: 1922000K .......... .......... .......... .......... .......... 85% 208M 2s Step #1: 1922050K .......... .......... .......... .......... .......... 85% 192M 2s Step #1: 1922100K .......... .......... .......... .......... .......... 85% 200M 2s Step #1: 1922150K .......... .......... .......... .......... .......... 85% 180M 2s Step #1: 1922200K .......... .......... .......... .......... .......... 85% 191M 2s Step #1: 1922250K .......... .......... .......... .......... .......... 85% 207M 2s Step #1: 1922300K .......... .......... .......... .......... .......... 85% 190M 2s Step #1: 1922350K .......... .......... .......... .......... .......... 85% 163M 2s Step #1: 1922400K .......... .......... .......... .......... .......... 85% 179M 2s Step #1: 1922450K .......... .......... .......... .......... .......... 85% 188M 2s Step #1: 1922500K .......... .......... .......... .......... .......... 85% 212M 2s Step #1: 1922550K .......... .......... .......... .......... .......... 85% 176M 2s Step #1: 1922600K .......... .......... .......... .......... .......... 85% 206M 2s Step #1: 1922650K .......... .......... .......... .......... .......... 85% 181M 2s Step #1: 1922700K .......... .......... .......... .......... .......... 85% 194M 2s Step #1: 1922750K .......... .......... .......... .......... .......... 85% 153M 2s Step #1: 1922800K .......... .......... .......... .......... .......... 85% 184M 2s Step #1: 1922850K .......... .......... .......... .......... .......... 85% 204M 2s Step #1: 1922900K .......... .......... .......... .......... .......... 85% 206M 2s Step #1: 1922950K .......... .......... .......... .......... .......... 85% 178M 2s Step #1: 1923000K .......... .......... .......... .......... .......... 85% 178M 2s Step #1: 1923050K .......... .......... .......... .......... .......... 85% 187M 2s Step #1: 1923100K .......... .......... .......... .......... .......... 85% 200M 2s Step #1: 1923150K .......... .......... .......... .......... .......... 85% 162M 2s Step #1: 1923200K .......... .......... .......... .......... .......... 85% 163M 2s Step #1: 1923250K .......... .......... .......... .......... .......... 85% 208M 2s Step #1: 1923300K .......... .......... .......... .......... .......... 85% 213M 2s Step #1: 1923350K .......... .......... .......... .......... .......... 85% 179M 2s Step #1: 1923400K .......... .......... .......... .......... .......... 85% 219M 2s Step #1: 1923450K .......... .......... .......... .......... .......... 85% 208M 2s Step #1: 1923500K .......... .......... .......... .......... .......... 85% 183M 2s Step #1: 1923550K .......... .......... .......... .......... .......... 85% 66.2M 2s Step #1: 1923600K .......... .......... .......... .......... .......... 85% 187M 2s Step #1: 1923650K .......... .......... .......... .......... .......... 85% 202M 2s Step #1: 1923700K .......... .......... .......... .......... .......... 85% 204M 2s Step #1: 1923750K .......... .......... .......... .......... .......... 85% 168M 2s Step #1: 1923800K .......... .......... .......... .......... .......... 85% 195M 2s Step #1: 1923850K .......... .......... .......... .......... .......... 85% 211M 2s Step #1: 1923900K .......... .......... .......... .......... .......... 85% 196M 2s Step #1: 1923950K .......... .......... .......... .......... .......... 85% 165M 2s Step #1: 1924000K .......... .......... .......... .......... .......... 85% 189M 2s Step #1: 1924050K .......... .......... .......... .......... .......... 85% 205M 2s Step #1: 1924100K .......... .......... .......... .......... .......... 85% 209M 2s Step #1: 1924150K .......... .......... .......... .......... .......... 85% 187M 2s Step #1: 1924200K .......... .......... .......... .......... .......... 85% 185M 2s Step #1: 1924250K .......... .......... .......... .......... .......... 85% 193M 2s Step #1: 1924300K .......... .......... .......... .......... .......... 85% 204M 2s Step #1: 1924350K .......... .......... .......... .......... .......... 85% 173M 2s Step #1: 1924400K .......... .......... .......... .......... .......... 85% 180M 2s Step #1: 1924450K .......... .......... .......... .......... .......... 85% 203M 2s Step #1: 1924500K .......... .......... .......... .......... .......... 85% 179M 2s Step #1: 1924550K .......... .......... .......... .......... .......... 85% 183M 2s Step #1: 1924600K .......... .......... .......... .......... .......... 85% 181M 2s Step #1: 1924650K .......... .......... .......... .......... .......... 85% 196M 2s Step #1: 1924700K .......... .......... .......... .......... .......... 85% 191M 2s Step #1: 1924750K .......... .......... .......... .......... .......... 85% 179M 2s Step #1: 1924800K .......... .......... .......... .......... .......... 85% 182M 2s Step #1: 1924850K .......... .......... .......... .......... .......... 85% 194M 2s Step #1: 1924900K .......... .......... .......... .......... .......... 85% 185M 2s Step #1: 1924950K .......... .......... .......... .......... .......... 85% 175M 2s Step #1: 1925000K .......... .......... .......... .......... .......... 85% 213M 2s Step #1: 1925050K .......... .......... .......... .......... .......... 85% 187M 2s Step #1: 1925100K .......... .......... .......... .......... .......... 85% 194M 2s Step #1: 1925150K .......... .......... .......... .......... .......... 85% 170M 2s Step #1: 1925200K .......... .......... .......... .......... .......... 85% 205M 2s Step #1: 1925250K .......... .......... .......... .......... .......... 85% 206M 2s Step #1: 1925300K .......... .......... .......... .......... .......... 85% 200M 2s Step #1: 1925350K .......... .......... .......... .......... .......... 85% 169M 2s Step #1: 1925400K .......... .......... .......... .......... .......... 85% 201M 2s Step #1: 1925450K .......... .......... .......... .......... .......... 85% 197M 2s Step #1: 1925500K .......... .......... .......... .......... .......... 85% 198M 2s Step #1: 1925550K .......... .......... .......... .......... .......... 85% 145M 2s Step #1: 1925600K .......... .......... .......... .......... .......... 85% 68.5M 2s Step #1: 1925650K .......... .......... .......... .......... .......... 85% 188M 2s Step #1: 1925700K .......... .......... .......... .......... .......... 85% 202M 2s Step #1: 1925750K .......... .......... .......... .......... .......... 85% 180M 2s Step #1: 1925800K .......... .......... .......... .......... .......... 85% 177M 2s Step #1: 1925850K .......... .......... .......... .......... .......... 85% 182M 2s Step #1: 1925900K .......... .......... .......... .......... .......... 85% 222M 2s Step #1: 1925950K .......... .......... .......... .......... .......... 85% 178M 2s Step #1: 1926000K .......... .......... .......... .......... .......... 85% 214M 2s Step #1: 1926050K .......... .......... .......... .......... .......... 85% 178M 2s Step #1: 1926100K .......... .......... .......... .......... .......... 85% 163M 2s Step #1: 1926150K .......... .......... .......... .......... .......... 85% 171M 2s Step #1: 1926200K .......... .......... .......... .......... .......... 85% 203M 2s Step #1: 1926250K .......... .......... .......... .......... .......... 85% 183M 2s Step #1: 1926300K .......... .......... .......... .......... .......... 85% 196M 2s Step #1: 1926350K .......... .......... .......... .......... .......... 85% 173M 2s Step #1: 1926400K .......... .......... .......... .......... .......... 85% 202M 2s Step #1: 1926450K .......... .......... .......... .......... .......... 85% 203M 2s Step #1: 1926500K .......... .......... .......... .......... .......... 85% 190M 2s Step #1: 1926550K .......... .......... .......... .......... .......... 85% 184M 2s Step #1: 1926600K .......... .......... .......... .......... .......... 85% 180M 2s Step #1: 1926650K .......... .......... .......... .......... .......... 85% 206M 2s Step #1: 1926700K .......... .......... .......... .......... .......... 85% 200M 2s Step #1: 1926750K .......... .......... .......... .......... .......... 85% 163M 2s Step #1: 1926800K .......... .......... .......... .......... .......... 85% 168M 2s Step #1: 1926850K .......... .......... .......... .......... .......... 85% 202M 2s Step #1: 1926900K .......... .......... .......... .......... .......... 85% 204M 2s Step #1: 1926950K .......... .......... .......... .......... .......... 85% 155M 2s Step #1: 1927000K .......... .......... .......... .......... .......... 85% 177M 2s Step #1: 1927050K .......... .......... .......... .......... .......... 85% 231M 2s Step #1: 1927100K .......... .......... .......... .......... .......... 85% 192M 2s Step #1: 1927150K .......... .......... .......... .......... .......... 85% 177M 2s Step #1: 1927200K .......... .......... .......... .......... .......... 85% 213M 2s Step #1: 1927250K .......... .......... .......... .......... .......... 85% 203M 2s Step #1: 1927300K .......... .......... .......... .......... .......... 85% 214M 2s Step #1: 1927350K .......... .......... .......... .......... .......... 85% 154M 2s Step #1: 1927400K .......... .......... .......... .......... .......... 85% 193M 2s Step #1: 1927450K .......... .......... .......... .......... .......... 85% 199M 2s Step #1: 1927500K .......... .......... .......... .......... .......... 85% 179M 2s Step #1: 1927550K .......... .......... .......... .......... .......... 85% 168M 2s Step #1: 1927600K .......... .......... .......... .......... .......... 85% 183M 2s Step #1: 1927650K .......... .......... .......... .......... .......... 85% 65.2M 2s Step #1: 1927700K .......... .......... .......... .......... .......... 85% 213M 2s Step #1: 1927750K .......... .......... .......... .......... .......... 85% 189M 2s Step #1: 1927800K .......... .......... .......... .......... .......... 85% 212M 2s Step #1: 1927850K .......... .......... .......... .......... .......... 85% 201M 2s Step #1: 1927900K .......... .......... .......... .......... .......... 85% 203M 2s Step #1: 1927950K .......... .......... .......... .......... .......... 85% 186M 2s Step #1: 1928000K .......... .......... .......... .......... .......... 85% 194M 2s Step #1: 1928050K .......... .......... .......... .......... .......... 85% 181M 2s Step #1: 1928100K .......... .......... .......... .......... .......... 85% 194M 2s Step #1: 1928150K .......... .......... .......... .......... .......... 85% 182M 2s Step #1: 1928200K .......... .......... .......... .......... .......... 85% 223M 2s Step #1: 1928250K .......... .......... .......... .......... .......... 85% 201M 2s Step #1: 1928300K .......... .......... .......... .......... .......... 85% 184M 2s Step #1: 1928350K .......... .......... .......... .......... .......... 85% 165M 2s Step #1: 1928400K .......... .......... .......... .......... .......... 85% 208M 2s Step #1: 1928450K .......... .......... .......... .......... .......... 85% 191M 2s Step #1: 1928500K .......... .......... .......... .......... .......... 85% 215M 2s Step #1: 1928550K .......... .......... .......... .......... .......... 85% 148M 2s Step #1: 1928600K .......... .......... .......... .......... .......... 85% 203M 2s Step #1: 1928650K .......... .......... .......... .......... .......... 85% 177M 2s Step #1: 1928700K .......... .......... .......... .......... .......... 85% 192M 2s Step #1: 1928750K .......... .......... .......... .......... .......... 85% 176M 2s Step #1: 1928800K .......... .......... .......... .......... .......... 85% 222M 2s Step #1: 1928850K .......... .......... .......... .......... .......... 85% 185M 2s Step #1: 1928900K .......... .......... .......... .......... .......... 85% 200M 2s Step #1: 1928950K .......... .......... .......... .......... .......... 85% 186M 2s Step #1: 1929000K .......... .......... .......... .......... .......... 85% 216M 2s Step #1: 1929050K .......... .......... .......... .......... .......... 85% 192M 2s Step #1: 1929100K .......... .......... .......... .......... .......... 85% 201M 2s Step #1: 1929150K .......... .......... .......... .......... .......... 85% 170M 2s Step #1: 1929200K .......... .......... .......... .......... .......... 85% 183M 2s Step #1: 1929250K .......... .......... .......... .......... .......... 85% 212M 2s Step #1: 1929300K .......... .......... .......... .......... .......... 85% 203M 2s Step #1: 1929350K .......... .......... .......... .......... .......... 85% 181M 2s Step #1: 1929400K .......... .......... .......... .......... .......... 85% 190M 2s Step #1: 1929450K .......... .......... .......... .......... .......... 85% 194M 2s Step #1: 1929500K .......... .......... .......... .......... .......... 85% 210M 2s Step #1: 1929550K .......... .......... .......... .......... .......... 85% 176M 2s Step #1: 1929600K .......... .......... .......... .......... .......... 85% 221M 2s Step #1: 1929650K .......... .......... .......... .......... .......... 85% 174M 2s Step #1: 1929700K .......... .......... .......... .......... .......... 85% 70.1M 2s Step #1: 1929750K .......... .......... .......... .......... .......... 85% 175M 2s Step #1: 1929800K .......... .......... .......... .......... .......... 85% 208M 2s Step #1: 1929850K .......... .......... .......... .......... .......... 85% 214M 2s Step #1: 1929900K .......... .......... .......... .......... .......... 85% 178M 2s Step #1: 1929950K .......... .......... .......... .......... .......... 85% 161M 2s Step #1: 1930000K .......... .......... .......... .......... .......... 85% 221M 2s Step #1: 1930050K .......... .......... .......... .......... .......... 85% 208M 2s Step #1: 1930100K .......... .......... .......... .......... .......... 85% 174M 2s Step #1: 1930150K .......... .......... .......... .......... .......... 85% 172M 2s Step #1: 1930200K .......... .......... .......... .......... .......... 85% 196M 2s Step #1: 1930250K .......... .......... .......... .......... .......... 85% 210M 2s Step #1: 1930300K .......... .......... .......... .......... .......... 85% 213M 2s Step #1: 1930350K .......... .......... .......... .......... .......... 85% 166M 2s Step #1: 1930400K .......... .......... .......... .......... .......... 85% 180M 2s Step #1: 1930450K .......... .......... .......... .......... .......... 85% 208M 2s Step #1: 1930500K .......... .......... .......... .......... .......... 85% 199M 2s Step #1: 1930550K .......... .......... .......... .......... .......... 85% 148M 2s Step #1: 1930600K .......... .......... .......... .......... .......... 85% 197M 2s Step #1: 1930650K .......... .......... .......... .......... .......... 85% 209M 2s Step #1: 1930700K .......... .......... .......... .......... .......... 85% 202M 2s Step #1: 1930750K .......... .......... .......... .......... .......... 85% 175M 2s Step #1: 1930800K .......... .......... .......... .......... .......... 85% 195M 2s Step #1: 1930850K .......... .......... .......... .......... .......... 85% 202M 2s Step #1: 1930900K .......... .......... .......... .......... .......... 85% 190M 2s Step #1: 1930950K .......... .......... .......... .......... .......... 85% 186M 2s Step #1: 1931000K .......... .......... .......... .......... .......... 85% 180M 2s Step #1: 1931050K .......... .......... .......... .......... .......... 85% 191M 2s Step #1: 1931100K .......... .......... .......... .......... .......... 85% 202M 2s Step #1: 1931150K .......... .......... .......... .......... .......... 85% 171M 2s Step #1: 1931200K .......... .......... .......... .......... .......... 85% 178M 2s Step #1: 1931250K .......... .......... .......... .......... .......... 85% 188M 2s Step #1: 1931300K .......... .......... .......... .......... .......... 85% 192M 2s Step #1: 1931350K .......... .......... .......... .......... .......... 85% 186M 2s Step #1: 1931400K .......... .......... .......... .......... .......... 85% 212M 2s Step #1: 1931450K .......... .......... .......... .......... .......... 85% 193M 2s Step #1: 1931500K .......... .......... .......... .......... .......... 85% 178M 2s Step #1: 1931550K .......... .......... .......... .......... .......... 85% 160M 2s Step #1: 1931600K .......... .......... .......... .......... .......... 85% 203M 2s Step #1: 1931650K .......... .......... .......... .......... .......... 85% 206M 2s Step #1: 1931700K .......... .......... .......... .......... .......... 85% 182M 2s Step #1: 1931750K .......... .......... .......... .......... .......... 85% 65.1M 2s Step #1: 1931800K .......... .......... .......... .......... .......... 85% 198M 2s Step #1: 1931850K .......... .......... .......... .......... .......... 85% 200M 2s Step #1: 1931900K .......... .......... .......... .......... .......... 85% 217M 2s Step #1: 1931950K .......... .......... .......... .......... .......... 85% 165M 2s Step #1: 1932000K .......... .......... .......... .......... .......... 85% 192M 2s Step #1: 1932050K .......... .......... .......... .......... .......... 85% 195M 2s Step #1: 1932100K .......... .......... .......... .......... .......... 85% 208M 2s Step #1: 1932150K .......... .......... .......... .......... .......... 85% 145M 2s Step #1: 1932200K .......... .......... .......... .......... .......... 85% 192M 2s Step #1: 1932250K .......... .......... .......... .......... .......... 85% 204M 2s Step #1: 1932300K .......... .......... .......... .......... .......... 85% 198M 2s Step #1: 1932350K .......... .......... .......... .......... .......... 85% 177M 2s Step #1: 1932400K .......... .......... .......... .......... .......... 85% 217M 2s Step #1: 1932450K .......... .......... .......... .......... .......... 85% 201M 2s Step #1: 1932500K .......... .......... .......... .......... .......... 85% 182M 2s Step #1: 1932550K .......... .......... .......... .......... .......... 85% 168M 2s Step #1: 1932600K .......... .......... .......... .......... .......... 85% 204M 2s Step #1: 1932650K .......... .......... .......... .......... .......... 85% 210M 2s Step #1: 1932700K .......... .......... .......... .......... .......... 85% 187M 2s Step #1: 1932750K .......... .......... .......... .......... .......... 85% 174M 2s Step #1: 1932800K .......... .......... .......... .......... .......... 85% 210M 2s Step #1: 1932850K .......... .......... .......... .......... .......... 85% 194M 2s Step #1: 1932900K .......... .......... .......... .......... .......... 85% 211M 2s Step #1: 1932950K .......... .......... .......... .......... .......... 85% 181M 2s Step #1: 1933000K .......... .......... .......... .......... .......... 85% 188M 2s Step #1: 1933050K .......... .......... .......... .......... .......... 85% 188M 2s Step #1: 1933100K .......... .......... .......... .......... .......... 85% 189M 2s Step #1: 1933150K .......... .......... .......... .......... .......... 85% 163M 2s Step #1: 1933200K .......... .......... .......... .......... .......... 85% 193M 2s Step #1: 1933250K .......... .......... .......... .......... .......... 85% 207M 2s Step #1: 1933300K .......... .......... .......... .......... .......... 85% 212M 2s Step #1: 1933350K .......... .......... .......... .......... .......... 85% 178M 2s Step #1: 1933400K .......... .......... .......... .......... .......... 85% 197M 2s Step #1: 1933450K .......... .......... .......... .......... .......... 85% 184M 2s Step #1: 1933500K .......... .......... .......... .......... .......... 85% 191M 2s Step #1: 1933550K .......... .......... .......... .......... .......... 85% 162M 2s Step #1: 1933600K .......... .......... .......... .......... .......... 85% 203M 2s Step #1: 1933650K .......... .......... .......... .......... .......... 85% 207M 2s Step #1: 1933700K .......... .......... .......... .......... .......... 85% 197M 2s Step #1: 1933750K .......... .......... .......... .......... .......... 85% 172M 2s Step #1: 1933800K .......... .......... .......... .......... .......... 85% 67.9M 2s Step #1: 1933850K .......... .......... .......... .......... .......... 85% 203M 2s Step #1: 1933900K .......... .......... .......... .......... .......... 85% 217M 2s Step #1: 1933950K .......... .......... .......... .......... .......... 85% 172M 2s Step #1: 1934000K .......... .......... .......... .......... .......... 85% 171M 2s Step #1: 1934050K .......... .......... .......... .......... .......... 85% 201M 2s Step #1: 1934100K .......... .......... .......... .......... .......... 85% 208M 2s Step #1: 1934150K .......... .......... .......... .......... .......... 85% 185M 2s Step #1: 1934200K .......... .......... .......... .......... .......... 85% 211M 2s Step #1: 1934250K .......... .......... .......... .......... .......... 85% 182M 2s Step #1: 1934300K .......... .......... .......... .......... .......... 85% 209M 2s Step #1: 1934350K .......... .......... .......... .......... .......... 85% 167M 2s Step #1: 1934400K .......... .......... .......... .......... .......... 85% 189M 2s Step #1: 1934450K .......... .......... .......... .......... .......... 85% 204M 2s Step #1: 1934500K .......... .......... .......... .......... .......... 85% 198M 2s Step #1: 1934550K .......... .......... .......... .......... .......... 85% 168M 2s Step #1: 1934600K .......... .......... .......... .......... .......... 85% 192M 2s Step #1: 1934650K .......... .......... .......... .......... .......... 85% 204M 2s Step #1: 1934700K .......... .......... .......... .......... .......... 85% 204M 2s Step #1: 1934750K .......... .......... .......... .......... .......... 85% 152M 2s Step #1: 1934800K .......... .......... .......... .......... .......... 85% 183M 2s Step #1: 1934850K .......... .......... .......... .......... .......... 85% 203M 2s Step #1: 1934900K .......... .......... .......... .......... .......... 85% 205M 2s Step #1: 1934950K .......... .......... .......... .......... .......... 85% 175M 2s Step #1: 1935000K .......... .......... .......... .......... .......... 85% 161M 2s Step #1: 1935050K .......... .......... .......... .......... .......... 85% 195M 2s Step #1: 1935100K .......... .......... .......... .......... .......... 85% 207M 2s Step #1: 1935150K .......... .......... .......... .......... .......... 85% 178M 2s Step #1: 1935200K .......... .......... .......... .......... .......... 85% 197M 2s Step #1: 1935250K .......... .......... .......... .......... .......... 85% 178M 2s Step #1: 1935300K .......... .......... .......... .......... .......... 85% 193M 2s Step #1: 1935350K .......... .......... .......... .......... .......... 85% 177M 2s Step #1: 1935400K .......... .......... .......... .......... .......... 85% 212M 2s Step #1: 1935450K .......... .......... .......... .......... .......... 85% 215M 2s Step #1: 1935500K .......... .......... .......... .......... .......... 85% 209M 2s Step #1: 1935550K .......... .......... .......... .......... .......... 85% 163M 2s Step #1: 1935600K .......... .......... .......... .......... .......... 85% 216M 2s Step #1: 1935650K .......... .......... .......... .......... .......... 85% 218M 2s Step #1: 1935700K .......... .......... .......... .......... .......... 85% 211M 2s Step #1: 1935750K .......... .......... .......... .......... .......... 85% 171M 2s Step #1: 1935800K .......... .......... .......... .......... .......... 85% 184M 2s Step #1: 1935850K .......... .......... .......... .......... .......... 85% 68.0M 2s Step #1: 1935900K .......... .......... .......... .......... .......... 85% 195M 2s Step #1: 1935950K .......... .......... .......... .......... .......... 85% 166M 2s Step #1: 1936000K .......... .......... .......... .......... .......... 85% 216M 2s Step #1: 1936050K .......... .......... .......... .......... .......... 85% 196M 2s Step #1: 1936100K .......... .......... .......... .......... .......... 85% 209M 2s Step #1: 1936150K .......... .......... .......... .......... .......... 85% 182M 2s Step #1: 1936200K .......... .......... .......... .......... .......... 85% 188M 2s Step #1: 1936250K .......... .......... .......... .......... .......... 85% 196M 2s Step #1: 1936300K .......... .......... .......... .......... .......... 85% 173M 2s Step #1: 1936350K .......... .......... .......... .......... .......... 85% 177M 2s Step #1: 1936400K .......... .......... .......... .......... .......... 85% 214M 2s Step #1: 1936450K .......... .......... .......... .......... .......... 85% 185M 2s Step #1: 1936500K .......... .......... .......... .......... .......... 85% 198M 2s Step #1: 1936550K .......... .......... .......... .......... .......... 85% 171M 2s Step #1: 1936600K .......... .......... .......... .......... .......... 85% 205M 2s Step #1: 1936650K .......... .......... .......... .......... .......... 85% 200M 2s Step #1: 1936700K .......... .......... .......... .......... .......... 85% 177M 2s Step #1: 1936750K .......... .......... .......... .......... .......... 85% 171M 2s Step #1: 1936800K .......... .......... .......... .......... .......... 85% 192M 2s Step #1: 1936850K .......... .......... .......... .......... .......... 85% 181M 2s Step #1: 1936900K .......... .......... .......... .......... .......... 85% 189M 2s Step #1: 1936950K .......... .......... .......... .......... .......... 85% 176M 2s Step #1: 1937000K .......... .......... .......... .......... .......... 85% 208M 2s Step #1: 1937050K .......... .......... .......... .......... .......... 85% 180M 2s Step #1: 1937100K .......... .......... .......... .......... .......... 85% 200M 2s Step #1: 1937150K .......... .......... .......... .......... .......... 85% 167M 2s Step #1: 1937200K .......... .......... .......... .......... .......... 85% 198M 2s Step #1: 1937250K .......... .......... .......... .......... .......... 85% 189M 2s Step #1: 1937300K .......... .......... .......... .......... .......... 85% 185M 2s Step #1: 1937350K .......... .......... .......... .......... .......... 85% 187M 2s Step #1: 1937400K .......... .......... .......... .......... .......... 85% 205M 2s Step #1: 1937450K .......... .......... .......... .......... .......... 85% 213M 2s Step #1: 1937500K .......... .......... .......... .......... .......... 86% 214M 2s Step #1: 1937550K .......... .......... .......... .......... .......... 86% 176M 2s Step #1: 1937600K .......... .......... .......... .......... .......... 86% 175M 2s Step #1: 1937650K .......... .......... .......... .......... .......... 86% 183M 2s Step #1: 1937700K .......... .......... .......... .......... .......... 86% 190M 2s Step #1: 1937750K .......... .......... .......... .......... .......... 86% 180M 2s Step #1: 1937800K .......... .......... .......... .......... .......... 86% 191M 2s Step #1: 1937850K .......... .......... .......... .......... .......... 86% 176M 2s Step #1: 1937900K .......... .......... .......... .......... .......... 86% 63.3M 2s Step #1: 1937950K .......... .......... .......... .......... .......... 86% 182M 2s Step #1: 1938000K .......... .......... .......... .......... .......... 86% 210M 2s Step #1: 1938050K .......... .......... .......... .......... .......... 86% 211M 2s Step #1: 1938100K .......... .......... .......... .......... .......... 86% 179M 2s Step #1: 1938150K .......... .......... .......... .......... .......... 86% 181M 2s Step #1: 1938200K .......... .......... .......... .......... .......... 86% 208M 2s Step #1: 1938250K .......... .......... .......... .......... .......... 86% 214M 2s Step #1: 1938300K .......... .......... .......... .......... .......... 86% 201M 2s Step #1: 1938350K .......... .......... .......... .......... .......... 86% 150M 2s Step #1: 1938400K .......... .......... .......... .......... .......... 86% 215M 2s Step #1: 1938450K .......... .......... .......... .......... .......... 86% 199M 2s Step #1: 1938500K .......... .......... .......... .......... .......... 86% 204M 2s Step #1: 1938550K .......... .......... .......... .......... .......... 86% 191M 2s Step #1: 1938600K .......... .......... .......... .......... .......... 86% 182M 2s Step #1: 1938650K .......... .......... .......... .......... .......... 86% 203M 2s Step #1: 1938700K .......... .......... .......... .......... .......... 86% 194M 2s Step #1: 1938750K .......... .......... .......... .......... .......... 86% 173M 2s Step #1: 1938800K .......... .......... .......... .......... .......... 86% 203M 2s Step #1: 1938850K .......... .......... .......... .......... .......... 86% 185M 2s Step #1: 1938900K .......... .......... .......... .......... .......... 86% 201M 2s Step #1: 1938950K .......... .......... .......... .......... .......... 86% 180M 2s Step #1: 1939000K .......... .......... .......... .......... .......... 86% 202M 2s Step #1: 1939050K .......... .......... .......... .......... .......... 86% 202M 2s Step #1: 1939100K .......... .......... .......... .......... .......... 86% 176M 2s Step #1: 1939150K .......... .......... .......... .......... .......... 86% 175M 2s Step #1: 1939200K .......... .......... .......... .......... .......... 86% 208M 2s Step #1: 1939250K .......... .......... .......... .......... .......... 86% 207M 2s Step #1: 1939300K .......... .......... .......... .......... .......... 86% 198M 2s Step #1: 1939350K .......... .......... .......... .......... .......... 86% 198M 2s Step #1: 1939400K .......... .......... .......... .......... .......... 86% 196M 2s Step #1: 1939450K .......... .......... .......... .......... .......... 86% 206M 2s Step #1: 1939500K .......... .......... .......... .......... .......... 86% 193M 2s Step #1: 1939550K .......... .......... .......... .......... .......... 86% 163M 2s Step #1: 1939600K .......... .......... .......... .......... .......... 86% 173M 2s Step #1: 1939650K .......... .......... .......... .......... .......... 86% 192M 2s Step #1: 1939700K .......... .......... .......... .......... .......... 86% 184M 2s Step #1: 1939750K .......... .......... .......... .......... .......... 86% 170M 2s Step #1: 1939800K .......... .......... .......... .......... .......... 86% 195M 2s Step #1: 1939850K .......... .......... .......... .......... .......... 86% 197M 2s Step #1: 1939900K .......... .......... .......... .......... .......... 86% 185M 2s Step #1: 1939950K .......... .......... .......... .......... .......... 86% 64.6M 2s Step #1: 1940000K .......... .......... .......... .......... .......... 86% 185M 2s Step #1: 1940050K .......... .......... .......... .......... .......... 86% 188M 2s Step #1: 1940100K .......... .......... .......... .......... .......... 86% 206M 2s Step #1: 1940150K .......... .......... .......... .......... .......... 86% 171M 2s Step #1: 1940200K .......... .......... .......... .......... .......... 86% 207M 2s Step #1: 1940250K .......... .......... .......... .......... .......... 86% 213M 2s Step #1: 1940300K .......... .......... .......... .......... .......... 86% 227M 2s Step #1: 1940350K .......... .......... .......... .......... .......... 86% 179M 2s Step #1: 1940400K .......... .......... .......... .......... .......... 86% 203M 2s Step #1: 1940450K .......... .......... .......... .......... .......... 86% 189M 2s Step #1: 1940500K .......... .......... .......... .......... .......... 86% 193M 2s Step #1: 1940550K .......... .......... .......... .......... .......... 86% 183M 2s Step #1: 1940600K .......... .......... .......... .......... .......... 86% 200M 2s Step #1: 1940650K .......... .......... .......... .......... .......... 86% 183M 2s Step #1: 1940700K .......... .......... .......... .......... .......... 86% 204M 2s Step #1: 1940750K .......... .......... .......... .......... .......... 86% 171M 2s Step #1: 1940800K .......... .......... .......... .......... .......... 86% 209M 2s Step #1: 1940850K .......... .......... .......... .......... .......... 86% 205M 2s Step #1: 1940900K .......... .......... .......... .......... .......... 86% 189M 2s Step #1: 1940950K .......... .......... .......... .......... .......... 86% 160M 2s Step #1: 1941000K .......... .......... .......... .......... .......... 86% 204M 2s Step #1: 1941050K .......... .......... .......... .......... .......... 86% 209M 2s Step #1: 1941100K .......... .......... .......... .......... .......... 86% 206M 2s Step #1: 1941150K .......... .......... .......... .......... .......... 86% 160M 2s Step #1: 1941200K .......... .......... .......... .......... .......... 86% 190M 2s Step #1: 1941250K .......... .......... .......... .......... .......... 86% 209M 2s Step #1: 1941300K .......... .......... .......... .......... .......... 86% 205M 2s Step #1: 1941350K .......... .......... .......... .......... .......... 86% 181M 2s Step #1: 1941400K .......... .......... .......... .......... .......... 86% 188M 2s Step #1: 1941450K .......... .......... .......... .......... .......... 86% 191M 2s Step #1: 1941500K .......... .......... .......... .......... .......... 86% 181M 2s Step #1: 1941550K .......... .......... .......... .......... .......... 86% 161M 2s Step #1: 1941600K .......... .......... .......... .......... .......... 86% 196M 2s Step #1: 1941650K .......... .......... .......... .......... .......... 86% 180M 2s Step #1: 1941700K .......... .......... .......... .......... .......... 86% 200M 2s Step #1: 1941750K .......... .......... .......... .......... .......... 86% 174M 2s Step #1: 1941800K .......... .......... .......... .......... .......... 86% 209M 2s Step #1: 1941850K .......... .......... .......... .......... .......... 86% 203M 2s Step #1: 1941900K .......... .......... .......... .......... .......... 86% 200M 2s Step #1: 1941950K .......... .......... .......... .......... .......... 86% 166M 2s Step #1: 1942000K .......... .......... .......... .......... .......... 86% 65.9M 2s Step #1: 1942050K .......... .......... .......... .......... .......... 86% 212M 2s Step #1: 1942100K .......... .......... .......... .......... .......... 86% 219M 2s Step #1: 1942150K .......... .......... .......... .......... .......... 86% 162M 2s Step #1: 1942200K .......... .......... .......... .......... .......... 86% 193M 2s Step #1: 1942250K .......... .......... .......... .......... .......... 86% 207M 2s Step #1: 1942300K .......... .......... .......... .......... .......... 86% 219M 2s Step #1: 1942350K .......... .......... .......... .......... .......... 86% 184M 2s Step #1: 1942400K .......... .......... .......... .......... .......... 86% 181M 2s Step #1: 1942450K .......... .......... .......... .......... .......... 86% 196M 2s Step #1: 1942500K .......... .......... .......... .......... .......... 86% 203M 2s Step #1: 1942550K .......... .......... .......... .......... .......... 86% 177M 2s Step #1: 1942600K .......... .......... .......... .......... .......... 86% 202M 2s Step #1: 1942650K .......... .......... .......... .......... .......... 86% 194M 2s Step #1: 1942700K .......... .......... .......... .......... .......... 86% 189M 2s Step #1: 1942750K .......... .......... .......... .......... .......... 86% 173M 2s Step #1: 1942800K .......... .......... .......... .......... .......... 86% 204M 2s Step #1: 1942850K .......... .......... .......... .......... .......... 86% 208M 2s Step #1: 1942900K .......... .......... .......... .......... .......... 86% 200M 2s Step #1: 1942950K .......... .......... .......... .......... .......... 86% 174M 2s Step #1: 1943000K .......... .......... .......... .......... .......... 86% 205M 2s Step #1: 1943050K .......... .......... .......... .......... .......... 86% 211M 2s Step #1: 1943100K .......... .......... .......... .......... .......... 86% 185M 2s Step #1: 1943150K .......... .......... .......... .......... .......... 86% 168M 2s Step #1: 1943200K .......... .......... .......... .......... .......... 86% 185M 2s Step #1: 1943250K .......... .......... .......... .......... .......... 86% 206M 2s Step #1: 1943300K .......... .......... .......... .......... .......... 86% 216M 2s Step #1: 1943350K .......... .......... .......... .......... .......... 86% 169M 2s Step #1: 1943400K .......... .......... .......... .......... .......... 86% 187M 2s Step #1: 1943450K .......... .......... .......... .......... .......... 86% 190M 2s Step #1: 1943500K .......... .......... .......... .......... .......... 86% 197M 2s Step #1: 1943550K .......... .......... .......... .......... .......... 86% 167M 2s Step #1: 1943600K .......... .......... .......... .......... .......... 86% 202M 2s Step #1: 1943650K .......... .......... .......... .......... .......... 86% 201M 2s Step #1: 1943700K .......... .......... .......... .......... .......... 86% 173M 2s Step #1: 1943750K .......... .......... .......... .......... .......... 86% 183M 2s Step #1: 1943800K .......... .......... .......... .......... .......... 86% 205M 2s Step #1: 1943850K .......... .......... .......... .......... .......... 86% 200M 2s Step #1: 1943900K .......... .......... .......... .......... .......... 86% 206M 2s Step #1: 1943950K .......... .......... .......... .......... .......... 86% 179M 2s Step #1: 1944000K .......... .......... .......... .......... .......... 86% 164M 2s Step #1: 1944050K .......... .......... .......... .......... .......... 86% 69.6M 2s Step #1: 1944100K .......... .......... .......... .......... .......... 86% 196M 2s Step #1: 1944150K .......... .......... .......... .......... .......... 86% 186M 2s Step #1: 1944200K .......... .......... .......... .......... .......... 86% 212M 2s Step #1: 1944250K .......... .......... .......... .......... .......... 86% 213M 2s Step #1: 1944300K .......... .......... .......... .......... .......... 86% 190M 2s Step #1: 1944350K .......... .......... .......... .......... .......... 86% 169M 2s Step #1: 1944400K .......... .......... .......... .......... .......... 86% 198M 2s Step #1: 1944450K .......... .......... .......... .......... .......... 86% 185M 2s Step #1: 1944500K .......... .......... .......... .......... .......... 86% 193M 2s Step #1: 1944550K .......... .......... .......... .......... .......... 86% 183M 2s Step #1: 1944600K .......... .......... .......... .......... .......... 86% 203M 2s Step #1: 1944650K .......... .......... .......... .......... .......... 86% 196M 2s Step #1: 1944700K .......... .......... .......... .......... .......... 86% 208M 2s Step #1: 1944750K .......... .......... .......... .......... .......... 86% 163M 2s Step #1: 1944800K .......... .......... .......... .......... .......... 86% 198M 2s Step #1: 1944850K .......... .......... .......... .......... .......... 86% 195M 2s Step #1: 1944900K .......... .......... .......... .......... .......... 86% 208M 2s Step #1: 1944950K .......... .......... .......... .......... .......... 86% 193M 2s Step #1: 1945000K .......... .......... .......... .......... .......... 86% 194M 2s Step #1: 1945050K .......... .......... .......... .......... .......... 86% 103M 2s Step #1: 1945100K .......... .......... .......... .......... .......... 86% 189M 2s Step #1: 1945150K .......... .......... .......... .......... .......... 86% 158M 2s Step #1: 1945200K .......... .......... .......... .......... .......... 86% 183M 2s Step #1: 1945250K .......... .......... .......... .......... .......... 86% 177M 2s Step #1: 1945300K .......... .......... .......... .......... .......... 86% 192M 2s Step #1: 1945350K .......... .......... .......... .......... .......... 86% 163M 2s Step #1: 1945400K .......... .......... .......... .......... .......... 86% 175M 2s Step #1: 1945450K .......... .......... .......... .......... .......... 86% 194M 2s Step #1: 1945500K .......... .......... .......... .......... .......... 86% 184M 2s Step #1: 1945550K .......... .......... .......... .......... .......... 86% 170M 2s Step #1: 1945600K .......... .......... .......... .......... .......... 86% 198M 2s Step #1: 1945650K .......... .......... .......... .......... .......... 86% 201M 2s Step #1: 1945700K .......... .......... .......... .......... .......... 86% 164M 2s Step #1: 1945750K .......... .......... .......... .......... .......... 86% 197M 2s Step #1: 1945800K .......... .......... .......... .......... .......... 86% 185M 2s Step #1: 1945850K .......... .......... .......... .......... .......... 86% 186M 2s Step #1: 1945900K .......... .......... .......... .......... .......... 86% 194M 2s Step #1: 1945950K .......... .......... .......... .......... .......... 86% 178M 2s Step #1: 1946000K .......... .......... .......... .......... .......... 86% 197M 2s Step #1: 1946050K .......... .......... .......... .......... .......... 86% 178M 2s Step #1: 1946100K .......... .......... .......... .......... .......... 86% 64.5M 2s Step #1: 1946150K .......... .......... .......... .......... .......... 86% 162M 2s Step #1: 1946200K .......... .......... .......... .......... .......... 86% 215M 2s Step #1: 1946250K .......... .......... .......... .......... .......... 86% 208M 2s Step #1: 1946300K .......... .......... .......... .......... .......... 86% 197M 2s Step #1: 1946350K .......... .......... .......... .......... .......... 86% 169M 2s Step #1: 1946400K .......... .......... .......... .......... .......... 86% 191M 2s Step #1: 1946450K .......... .......... .......... .......... .......... 86% 200M 2s Step #1: 1946500K .......... .......... .......... .......... .......... 86% 205M 2s Step #1: 1946550K .......... .......... .......... .......... .......... 86% 168M 2s Step #1: 1946600K .......... .......... .......... .......... .......... 86% 205M 2s Step #1: 1946650K .......... .......... .......... .......... .......... 86% 203M 2s Step #1: 1946700K .......... .......... .......... .......... .......... 86% 205M 2s Step #1: 1946750K .......... .......... .......... .......... .......... 86% 166M 2s Step #1: 1946800K .......... .......... .......... .......... .......... 86% 191M 2s Step #1: 1946850K .......... .......... .......... .......... .......... 86% 193M 2s Step #1: 1946900K .......... .......... .......... .......... .......... 86% 192M 2s Step #1: 1946950K .......... .......... .......... .......... .......... 86% 182M 2s Step #1: 1947000K .......... .......... .......... .......... .......... 86% 193M 2s Step #1: 1947050K .......... .......... .......... .......... .......... 86% 178M 2s Step #1: 1947100K .......... .......... .......... .......... .......... 86% 195M 2s Step #1: 1947150K .......... .......... .......... .......... .......... 86% 170M 2s Step #1: 1947200K .......... .......... .......... .......... .......... 86% 191M 2s Step #1: 1947250K .......... .......... .......... .......... .......... 86% 201M 2s Step #1: 1947300K .......... .......... .......... .......... .......... 86% 181M 2s Step #1: 1947350K .......... .......... .......... .......... .......... 86% 177M 2s Step #1: 1947400K .......... .......... .......... .......... .......... 86% 203M 2s Step #1: 1947450K .......... .......... .......... .......... .......... 86% 202M 2s Step #1: 1947500K .......... .......... .......... .......... .......... 86% 200M 2s Step #1: 1947550K .......... .......... .......... .......... .......... 86% 148M 2s Step #1: 1947600K .......... .......... .......... .......... .......... 86% 202M 2s Step #1: 1947650K .......... .......... .......... .......... .......... 86% 225M 2s Step #1: 1947700K .......... .......... .......... .......... .......... 86% 236M 2s Step #1: 1947750K .......... .......... .......... .......... .......... 86% 220M 2s Step #1: 1947800K .......... .......... .......... .......... .......... 86% 235M 2s Step #1: 1947850K .......... .......... .......... .......... .......... 86% 244M 2s Step #1: 1947900K .......... .......... .......... .......... .......... 86% 237M 2s Step #1: 1947950K .......... .......... .......... .......... .......... 86% 202M 2s Step #1: 1948000K .......... .......... .......... .......... .......... 86% 248M 2s Step #1: 1948050K .......... .......... .......... .......... .......... 86% 233M 2s Step #1: 1948100K .......... .......... .......... .......... .......... 86% 219M 2s Step #1: 1948150K .......... .......... .......... .......... .......... 86% 64.6M 2s Step #1: 1948200K .......... .......... .......... .......... .......... 86% 252M 2s Step #1: 1948250K .......... .......... .......... .......... .......... 86% 244M 2s Step #1: 1948300K .......... .......... .......... .......... .......... 86% 248M 2s Step #1: 1948350K .......... .......... .......... .......... .......... 86% 203M 2s Step #1: 1948400K .......... .......... .......... .......... .......... 86% 204M 2s Step #1: 1948450K .......... .......... .......... .......... .......... 86% 215M 2s Step #1: 1948500K .......... .......... .......... .......... .......... 86% 213M 2s Step #1: 1948550K .......... .......... .......... .......... .......... 86% 193M 2s Step #1: 1948600K .......... .......... .......... .......... .......... 86% 186M 2s Step #1: 1948650K .......... .......... .......... .......... .......... 86% 178M 2s Step #1: 1948700K .......... .......... .......... .......... .......... 86% 189M 2s Step #1: 1948750K .......... .......... .......... .......... .......... 86% 179M 2s Step #1: 1948800K .......... .......... .......... .......... .......... 86% 195M 2s Step #1: 1948850K .......... .......... .......... .......... .......... 86% 200M 2s Step #1: 1948900K .......... .......... .......... .......... .......... 86% 152M 2s Step #1: 1948950K .......... .......... .......... .......... .......... 86% 178M 2s Step #1: 1949000K .......... .......... .......... .......... .......... 86% 190M 2s Step #1: 1949050K .......... .......... .......... .......... .......... 86% 201M 2s Step #1: 1949100K .......... .......... .......... .......... .......... 86% 193M 2s Step #1: 1949150K .......... .......... .......... .......... .......... 86% 164M 2s Step #1: 1949200K .......... .......... .......... .......... .......... 86% 180M 2s Step #1: 1949250K .......... .......... .......... .......... .......... 86% 178M 2s Step #1: 1949300K .......... .......... .......... .......... .......... 86% 183M 2s Step #1: 1949350K .......... .......... .......... .......... .......... 86% 159M 2s Step #1: 1949400K .......... .......... .......... .......... .......... 86% 189M 2s Step #1: 1949450K .......... .......... .......... .......... .......... 86% 197M 2s Step #1: 1949500K .......... .......... .......... .......... .......... 86% 192M 2s Step #1: 1949550K .......... .......... .......... .......... .......... 86% 152M 2s Step #1: 1949600K .......... .......... .......... .......... .......... 86% 178M 2s Step #1: 1949650K .......... .......... .......... .......... .......... 86% 205M 2s Step #1: 1949700K .......... .......... .......... .......... .......... 86% 190M 2s Step #1: 1949750K .......... .......... .......... .......... .......... 86% 182M 2s Step #1: 1949800K .......... .......... .......... .......... .......... 86% 193M 2s Step #1: 1949850K .......... .......... .......... .......... .......... 86% 185M 2s Step #1: 1949900K .......... .......... .......... .......... .......... 86% 194M 2s Step #1: 1949950K .......... .......... .......... .......... .......... 86% 162M 2s Step #1: 1950000K .......... .......... .......... .......... .......... 86% 196M 2s Step #1: 1950050K .......... .......... .......... .......... .......... 86% 199M 2s Step #1: 1950100K .......... .......... .......... .......... .......... 86% 181M 2s Step #1: 1950150K .......... .......... .......... .......... .......... 86% 66.6M 2s Step #1: 1950200K .......... .......... .......... .......... .......... 86% 197M 2s Step #1: 1950250K .......... .......... .......... .......... .......... 86% 192M 2s Step #1: 1950300K .......... .......... .......... .......... .......... 86% 172M 2s Step #1: 1950350K .......... .......... .......... .......... .......... 86% 179M 2s Step #1: 1950400K .......... .......... .......... .......... .......... 86% 186M 2s Step #1: 1950450K .......... .......... .......... .......... .......... 86% 196M 2s Step #1: 1950500K .......... .......... .......... .......... .......... 86% 191M 2s Step #1: 1950550K .......... .......... .......... .......... .......... 86% 170M 2s Step #1: 1950600K .......... .......... .......... .......... .......... 86% 196M 2s Step #1: 1950650K .......... .......... .......... .......... .......... 86% 185M 2s Step #1: 1950700K .......... .......... .......... .......... .......... 86% 206M 2s Step #1: 1950750K .......... .......... .......... .......... .......... 86% 147M 2s Step #1: 1950800K .......... .......... .......... .......... .......... 86% 196M 2s Step #1: 1950850K .......... .......... .......... .......... .......... 86% 201M 2s Step #1: 1950900K .......... .......... .......... .......... .......... 86% 192M 2s Step #1: 1950950K .......... .......... .......... .......... .......... 86% 182M 2s Step #1: 1951000K .......... .......... .......... .......... .......... 86% 201M 2s Step #1: 1951050K .......... .......... .......... .......... .......... 86% 182M 2s Step #1: 1951100K .......... .......... .......... .......... .......... 86% 198M 2s Step #1: 1951150K .......... .......... .......... .......... .......... 86% 167M 2s Step #1: 1951200K .......... .......... .......... .......... .......... 86% 215M 2s Step #1: 1951250K .......... .......... .......... .......... .......... 86% 171M 2s Step #1: 1951300K .......... .......... .......... .......... .......... 86% 184M 2s Step #1: 1951350K .......... .......... .......... .......... .......... 86% 168M 2s Step #1: 1951400K .......... .......... .......... .......... .......... 86% 187M 2s Step #1: 1951450K .......... .......... .......... .......... .......... 86% 175M 2s Step #1: 1951500K .......... .......... .......... .......... .......... 86% 216M 2s Step #1: 1951550K .......... .......... .......... .......... .......... 86% 186M 2s Step #1: 1951600K .......... .......... .......... .......... .......... 86% 207M 2s Step #1: 1951650K .......... .......... .......... .......... .......... 86% 119M 2s Step #1: 1951700K .......... .......... .......... .......... .......... 86% 200M 2s Step #1: 1951750K .......... .......... .......... .......... .......... 86% 180M 2s Step #1: 1951800K .......... .......... .......... .......... .......... 86% 172M 2s Step #1: 1951850K .......... .......... .......... .......... .......... 86% 194M 2s Step #1: 1951900K .......... .......... .......... .......... .......... 86% 195M 2s Step #1: 1951950K .......... .......... .......... .......... .......... 86% 164M 2s Step #1: 1952000K .......... .......... .......... .......... .......... 86% 196M 2s Step #1: 1952050K .......... .......... .......... .......... .......... 86% 202M 2s Step #1: 1952100K .......... .......... .......... .......... .......... 86% 193M 2s Step #1: 1952150K .......... .......... .......... .......... .......... 86% 173M 2s Step #1: 1952200K .......... .......... .......... .......... .......... 86% 177M 2s Step #1: 1952250K .......... .......... .......... .......... .......... 86% 206M 2s Step #1: 1952300K .......... .......... .......... .......... .......... 86% 209M 2s Step #1: 1952350K .......... .......... .......... .......... .......... 86% 167M 2s Step #1: 1952400K .......... .......... .......... .......... .......... 86% 206M 2s Step #1: 1952450K .......... .......... .......... .......... .......... 86% 220M 2s Step #1: 1952500K .......... .......... .......... .......... .......... 86% 222M 2s Step #1: 1952550K .......... .......... .......... .......... .......... 86% 182M 2s Step #1: 1952600K .......... .......... .......... .......... .......... 86% 207M 2s Step #1: 1952650K .......... .......... .......... .......... .......... 86% 209M 2s Step #1: 1952700K .......... .......... .......... .......... .......... 86% 179M 2s Step #1: 1952750K .......... .......... .......... .......... .......... 86% 156M 2s Step #1: 1952800K .......... .......... .......... .......... .......... 86% 207M 2s Step #1: 1952850K .......... .......... .......... .......... .......... 86% 194M 2s Step #1: 1952900K .......... .......... .......... .......... .......... 86% 203M 2s Step #1: 1952950K .......... .......... .......... .......... .......... 86% 171M 2s Step #1: 1953000K .......... .......... .......... .......... .......... 86% 209M 2s Step #1: 1953050K .......... .......... .......... .......... .......... 86% 190M 2s Step #1: 1953100K .......... .......... .......... .......... .......... 86% 202M 2s Step #1: 1953150K .......... .......... .......... .......... .......... 86% 154M 2s Step #1: 1953200K .......... .......... .......... .......... .......... 86% 191M 2s Step #1: 1953250K .......... .......... .......... .......... .......... 86% 198M 2s Step #1: 1953300K .......... .......... .......... .......... .......... 86% 203M 2s Step #1: 1953350K .......... .......... .......... .......... .......... 86% 186M 2s Step #1: 1953400K .......... .......... .......... .......... .......... 86% 195M 2s Step #1: 1953450K .......... .......... .......... .......... .......... 86% 190M 2s Step #1: 1953500K .......... .......... .......... .......... .......... 86% 185M 2s Step #1: 1953550K .......... .......... .......... .......... .......... 86% 163M 2s Step #1: 1953600K .......... .......... .......... .......... .......... 86% 191M 2s Step #1: 1953650K .......... .......... .......... .......... .......... 86% 186M 2s Step #1: 1953700K .......... .......... .......... .......... .......... 86% 126M 2s Step #1: 1953750K .......... .......... .......... .......... .......... 86% 184M 2s Step #1: 1953800K .......... .......... .......... .......... .......... 86% 189M 2s Step #1: 1953850K .......... .......... .......... .......... .......... 86% 215M 2s Step #1: 1953900K .......... .......... .......... .......... .......... 86% 212M 2s Step #1: 1953950K .......... .......... .......... .......... .......... 86% 155M 2s Step #1: 1954000K .......... .......... .......... .......... .......... 86% 186M 2s Step #1: 1954050K .......... .......... .......... .......... .......... 86% 206M 2s Step #1: 1954100K .......... .......... .......... .......... .......... 86% 200M 2s Step #1: 1954150K .......... .......... .......... .......... .......... 86% 174M 2s Step #1: 1954200K .......... .......... .......... .......... .......... 86% 184M 2s Step #1: 1954250K .......... .......... .......... .......... .......... 86% 200M 2s Step #1: 1954300K .......... .......... .......... .......... .......... 86% 222M 2s Step #1: 1954350K .......... .......... .......... .......... .......... 86% 175M 2s Step #1: 1954400K .......... .......... .......... .......... .......... 86% 201M 2s Step #1: 1954450K .......... .......... .......... .......... .......... 86% 201M 2s Step #1: 1954500K .......... .......... .......... .......... .......... 86% 216M 2s Step #1: 1954550K .......... .......... .......... .......... .......... 86% 190M 2s Step #1: 1954600K .......... .......... .......... .......... .......... 86% 214M 2s Step #1: 1954650K .......... .......... .......... .......... .......... 86% 184M 2s Step #1: 1954700K .......... .......... .......... .......... .......... 86% 185M 2s Step #1: 1954750K .......... .......... .......... .......... .......... 86% 152M 2s Step #1: 1954800K .......... .......... .......... .......... .......... 86% 201M 2s Step #1: 1954850K .......... .......... .......... .......... .......... 86% 193M 2s Step #1: 1954900K .......... .......... .......... .......... .......... 86% 203M 2s Step #1: 1954950K .......... .......... .......... .......... .......... 86% 68.1M 2s Step #1: 1955000K .......... .......... .......... .......... .......... 86% 189M 2s Step #1: 1955050K .......... .......... .......... .......... .......... 86% 218M 2s Step #1: 1955100K .......... .......... .......... .......... .......... 86% 220M 2s Step #1: 1955150K .......... .......... .......... .......... .......... 86% 181M 2s Step #1: 1955200K .......... .......... .......... .......... .......... 86% 205M 2s Step #1: 1955250K .......... .......... .......... .......... .......... 86% 196M 2s Step #1: 1955300K .......... .......... .......... .......... .......... 86% 191M 2s Step #1: 1955350K .......... .......... .......... .......... .......... 86% 171M 2s Step #1: 1955400K .......... .......... .......... .......... .......... 86% 205M 2s Step #1: 1955450K .......... .......... .......... .......... .......... 86% 206M 2s Step #1: 1955500K .......... .......... .......... .......... .......... 86% 182M 2s Step #1: 1955550K .......... .......... .......... .......... .......... 86% 169M 2s Step #1: 1955600K .......... .......... .......... .......... .......... 86% 201M 2s Step #1: 1955650K .......... .......... .......... .......... .......... 86% 202M 2s Step #1: 1955700K .......... .......... .......... .......... .......... 86% 188M 2s Step #1: 1955750K .......... .......... .......... .......... .......... 86% 159M 2s Step #1: 1955800K .......... .......... .......... .......... .......... 86% 197M 2s Step #1: 1955850K .......... .......... .......... .......... .......... 86% 199M 2s Step #1: 1955900K .......... .......... .......... .......... .......... 86% 199M 2s Step #1: 1955950K .......... .......... .......... .......... .......... 86% 135M 2s Step #1: 1956000K .......... .......... .......... .......... .......... 86% 193M 2s Step #1: 1956050K .......... .......... .......... .......... .......... 86% 209M 2s Step #1: 1956100K .......... .......... .......... .......... .......... 86% 197M 2s Step #1: 1956150K .......... .......... .......... .......... .......... 86% 180M 2s Step #1: 1956200K .......... .......... .......... .......... .......... 86% 71.2M 2s Step #1: 1956250K .......... .......... .......... .......... .......... 86% 201M 2s Step #1: 1956300K .......... .......... .......... .......... .......... 86% 219M 2s Step #1: 1956350K .......... .......... .......... .......... .......... 86% 185M 2s Step #1: 1956400K .......... .......... .......... .......... .......... 86% 215M 2s Step #1: 1956450K .......... .......... .......... .......... .......... 86% 179M 2s Step #1: 1956500K .......... .......... .......... .......... .......... 86% 164M 2s Step #1: 1956550K .......... .......... .......... .......... .......... 86% 174M 2s Step #1: 1956600K .......... .......... .......... .......... .......... 86% 212M 2s Step #1: 1956650K .......... .......... .......... .......... .......... 86% 210M 2s Step #1: 1956700K .......... .......... .......... .......... .......... 86% 207M 2s Step #1: 1956750K .......... .......... .......... .......... .......... 86% 183M 2s Step #1: 1956800K .......... .......... .......... .......... .......... 86% 197M 2s Step #1: 1956850K .......... .......... .......... .......... .......... 86% 190M 2s Step #1: 1956900K .......... .......... .......... .......... .......... 86% 188M 2s Step #1: 1956950K .......... .......... .......... .......... .......... 86% 175M 2s Step #1: 1957000K .......... .......... .......... .......... .......... 86% 230M 2s Step #1: 1957050K .......... .......... .......... .......... .......... 86% 190M 2s Step #1: 1957100K .......... .......... .......... .......... .......... 86% 197M 2s Step #1: 1957150K .......... .......... .......... .......... .......... 86% 201M 2s Step #1: 1957200K .......... .......... .......... .......... .......... 86% 197M 2s Step #1: 1957250K .......... .......... .......... .......... .......... 86% 185M 2s Step #1: 1957300K .......... .......... .......... .......... .......... 86% 188M 2s Step #1: 1957350K .......... .......... .......... .......... .......... 86% 184M 2s Step #1: 1957400K .......... .......... .......... .......... .......... 86% 235M 2s Step #1: 1957450K .......... .......... .......... .......... .......... 86% 231M 2s Step #1: 1957500K .......... .......... .......... .......... .......... 86% 243M 2s Step #1: 1957550K .......... .......... .......... .......... .......... 86% 175M 2s Step #1: 1957600K .......... .......... .......... .......... .......... 86% 187M 2s Step #1: 1957650K .......... .......... .......... .......... .......... 86% 191M 2s Step #1: 1957700K .......... .......... .......... .......... .......... 86% 201M 2s Step #1: 1957750K .......... .......... .......... .......... .......... 86% 185M 2s Step #1: 1957800K .......... .......... .......... .......... .......... 86% 181M 2s Step #1: 1957850K .......... .......... .......... .......... .......... 86% 186M 2s Step #1: 1957900K .......... .......... .......... .......... .......... 86% 198M 2s Step #1: 1957950K .......... .......... .......... .......... .......... 86% 181M 2s Step #1: 1958000K .......... .......... .......... .......... .......... 86% 202M 2s Step #1: 1958050K .......... .......... .......... .......... .......... 86% 176M 2s Step #1: 1958100K .......... .......... .......... .......... .......... 86% 191M 2s Step #1: 1958150K .......... .......... .......... .......... .......... 86% 176M 2s Step #1: 1958200K .......... .......... .......... .......... .......... 86% 206M 2s Step #1: 1958250K .......... .......... .......... .......... .......... 86% 187M 2s Step #1: 1958300K .......... .......... .......... .......... .......... 86% 191M 2s Step #1: 1958350K .......... .......... .......... .......... .......... 86% 178M 2s Step #1: 1958400K .......... .......... .......... .......... .......... 86% 206M 2s Step #1: 1958450K .......... .......... .......... .......... .......... 86% 194M 2s Step #1: 1958500K .......... .......... .......... .......... .......... 86% 192M 2s Step #1: 1958550K .......... .......... .......... .......... .......... 86% 185M 2s Step #1: 1958600K .......... .......... .......... .......... .......... 86% 192M 2s Step #1: 1958650K .......... .......... .......... .......... .......... 86% 184M 2s Step #1: 1958700K .......... .......... .......... .......... .......... 86% 176M 2s Step #1: 1958750K .......... .......... .......... .......... .......... 86% 170M 2s Step #1: 1958800K .......... .......... .......... .......... .......... 86% 66.4M 2s Step #1: 1958850K .......... .......... .......... .......... .......... 86% 194M 2s Step #1: 1958900K .......... .......... .......... .......... .......... 86% 216M 2s Step #1: 1958950K .......... .......... .......... .......... .......... 86% 176M 2s Step #1: 1959000K .......... .......... .......... .......... .......... 86% 203M 2s Step #1: 1959050K .......... .......... .......... .......... .......... 86% 200M 2s Step #1: 1959100K .......... .......... .......... .......... .......... 86% 195M 2s Step #1: 1959150K .......... .......... .......... .......... .......... 86% 158M 2s Step #1: 1959200K .......... .......... .......... .......... .......... 86% 182M 2s Step #1: 1959250K .......... .......... .......... .......... .......... 86% 206M 2s Step #1: 1959300K .......... .......... .......... .......... .......... 86% 200M 2s Step #1: 1959350K .......... .......... .......... .......... .......... 86% 171M 2s Step #1: 1959400K .......... .......... .......... .......... .......... 86% 199M 2s Step #1: 1959450K .......... .......... .......... .......... .......... 86% 203M 2s Step #1: 1959500K .......... .......... .......... .......... .......... 86% 202M 2s Step #1: 1959550K .......... .......... .......... .......... .......... 86% 152M 2s Step #1: 1959600K .......... .......... .......... .......... .......... 86% 181M 2s Step #1: 1959650K .......... .......... .......... .......... .......... 86% 204M 2s Step #1: 1959700K .......... .......... .......... .......... .......... 86% 182M 2s Step #1: 1959750K .......... .......... .......... .......... .......... 86% 172M 2s Step #1: 1959800K .......... .......... .......... .......... .......... 86% 207M 2s Step #1: 1959850K .......... .......... .......... .......... .......... 86% 190M 2s Step #1: 1959900K .......... .......... .......... .......... .......... 86% 190M 2s Step #1: 1959950K .......... .......... .......... .......... .......... 86% 171M 2s Step #1: 1960000K .......... .......... .......... .......... .......... 87% 209M 2s Step #1: 1960050K .......... .......... .......... .......... .......... 87% 205M 2s Step #1: 1960100K .......... .......... .......... .......... .......... 87% 183M 2s Step #1: 1960150K .......... .......... .......... .......... .......... 87% 181M 2s Step #1: 1960200K .......... .......... .......... .......... .......... 87% 204M 2s Step #1: 1960250K .......... .......... .......... .......... .......... 87% 201M 2s Step #1: 1960300K .......... .......... .......... .......... .......... 87% 202M 2s Step #1: 1960350K .......... .......... .......... .......... .......... 87% 141M 2s Step #1: 1960400K .......... .......... .......... .......... .......... 87% 183M 2s Step #1: 1960450K .......... .......... .......... .......... .......... 87% 211M 2s Step #1: 1960500K .......... .......... .......... .......... .......... 87% 202M 2s Step #1: 1960550K .......... .......... .......... .......... .......... 87% 166M 2s Step #1: 1960600K .......... .......... .......... .......... .......... 87% 187M 2s Step #1: 1960650K .......... .......... .......... .......... .......... 87% 199M 2s Step #1: 1960700K .......... .......... .......... .......... .......... 87% 200M 2s Step #1: 1960750K .......... .......... .......... .......... .......... 87% 175M 2s Step #1: 1960800K .......... .......... .......... .......... .......... 87% 190M 2s Step #1: 1960850K .......... .......... .......... .......... .......... 87% 179M 2s Step #1: 1960900K .......... .......... .......... .......... .......... 87% 196M 2s Step #1: 1960950K .......... .......... .......... .......... .......... 87% 177M 2s Step #1: 1961000K .......... .......... .......... .......... .......... 87% 204M 2s Step #1: 1961050K .......... .......... .......... .......... .......... 87% 200M 2s Step #1: 1961100K .......... .......... .......... .......... .......... 87% 205M 2s Step #1: 1961150K .......... .......... .......... .......... .......... 87% 136M 2s Step #1: 1961200K .......... .......... .......... .......... .......... 87% 185M 2s Step #1: 1961250K .......... .......... .......... .......... .......... 87% 202M 2s Step #1: 1961300K .......... .......... .......... .......... .......... 87% 208M 2s Step #1: 1961350K .......... .......... .......... .......... .......... 87% 64.8M 2s Step #1: 1961400K .......... .......... .......... .......... .......... 87% 200M 2s Step #1: 1961450K .......... .......... .......... .......... .......... 87% 189M 2s Step #1: 1961500K .......... .......... .......... .......... .......... 87% 207M 2s Step #1: 1961550K .......... .......... .......... .......... .......... 87% 173M 2s Step #1: 1961600K .......... .......... .......... .......... .......... 87% 204M 2s Step #1: 1961650K .......... .......... .......... .......... .......... 87% 198M 2s Step #1: 1961700K .......... .......... .......... .......... .......... 87% 224M 2s Step #1: 1961750K .......... .......... .......... .......... .......... 87% 194M 2s Step #1: 1961800K .......... .......... .......... .......... .......... 87% 207M 2s Step #1: 1961850K .......... .......... .......... .......... .......... 87% 197M 2s Step #1: 1961900K .......... .......... .......... .......... .......... 87% 208M 2s Step #1: 1961950K .......... .......... .......... .......... .......... 87% 171M 2s Step #1: 1962000K .......... .......... .......... .......... .......... 87% 200M 2s Step #1: 1962050K .......... .......... .......... .......... .......... 87% 210M 2s Step #1: 1962100K .......... .......... .......... .......... .......... 87% 213M 2s Step #1: 1962150K .......... .......... .......... .......... .......... 87% 169M 2s Step #1: 1962200K .......... .......... .......... .......... .......... 87% 193M 2s Step #1: 1962250K .......... .......... .......... .......... .......... 87% 206M 2s Step #1: 1962300K .......... .......... .......... .......... .......... 87% 179M 2s Step #1: 1962350K .......... .......... .......... .......... .......... 87% 174M 2s Step #1: 1962400K .......... .......... .......... .......... .......... 87% 179M 2s Step #1: 1962450K .......... .......... .......... .......... .......... 87% 187M 2s Step #1: 1962500K .......... .......... .......... .......... .......... 87% 200M 2s Step #1: 1962550K .......... .......... .......... .......... .......... 87% 186M 2s Step #1: 1962600K .......... .......... .......... .......... .......... 87% 215M 2s Step #1: 1962650K .......... .......... .......... .......... .......... 87% 180M 2s Step #1: 1962700K .......... .......... .......... .......... .......... 87% 198M 2s Step #1: 1962750K .......... .......... .......... .......... .......... 87% 164M 2s Step #1: 1962800K .......... .......... .......... .......... .......... 87% 207M 2s Step #1: 1962850K .......... .......... .......... .......... .......... 87% 207M 2s Step #1: 1962900K .......... .......... .......... .......... .......... 87% 170M 2s Step #1: 1962950K .......... .......... .......... .......... .......... 87% 178M 2s Step #1: 1963000K .......... .......... .......... .......... .......... 87% 195M 2s Step #1: 1963050K .......... .......... .......... .......... .......... 87% 201M 2s Step #1: 1963100K .......... .......... .......... .......... .......... 87% 187M 2s Step #1: 1963150K .......... .......... .......... .......... .......... 87% 171M 2s Step #1: 1963200K .......... .......... .......... .......... .......... 87% 197M 2s Step #1: 1963250K .......... .......... .......... .......... .......... 87% 68.1M 2s Step #1: 1963300K .......... .......... .......... .......... .......... 87% 173M 2s Step #1: 1963350K .......... .......... .......... .......... .......... 87% 177M 2s Step #1: 1963400K .......... .......... .......... .......... .......... 87% 181M 2s Step #1: 1963450K .......... .......... .......... .......... .......... 87% 186M 2s Step #1: 1963500K .......... .......... .......... .......... .......... 87% 193M 2s Step #1: 1963550K .......... .......... .......... .......... .......... 87% 170M 2s Step #1: 1963600K .......... .......... .......... .......... .......... 87% 204M 2s Step #1: 1963650K .......... .......... .......... .......... .......... 87% 205M 2s Step #1: 1963700K .......... .......... .......... .......... .......... 87% 172M 2s Step #1: 1963750K .......... .......... .......... .......... .......... 87% 153M 2s Step #1: 1963800K .......... .......... .......... .......... .......... 87% 203M 2s Step #1: 1963850K .......... .......... .......... .......... .......... 87% 173M 2s Step #1: 1963900K .......... .......... .......... .......... .......... 87% 210M 2s Step #1: 1963950K .......... .......... .......... .......... .......... 87% 168M 2s Step #1: 1964000K .......... .......... .......... .......... .......... 87% 199M 2s Step #1: 1964050K .......... .......... .......... .......... .......... 87% 177M 2s Step #1: 1964100K .......... .......... .......... .......... .......... 87% 231M 2s Step #1: 1964150K .......... .......... .......... .......... .......... 87% 166M 2s Step #1: 1964200K .......... .......... .......... .......... .......... 87% 198M 2s Step #1: 1964250K .......... .......... .......... .......... .......... 87% 198M 2s Step #1: 1964300K .......... .......... .......... .......... .......... 87% 189M 2s Step #1: 1964350K .......... .......... .......... .......... .......... 87% 156M 2s Step #1: 1964400K .......... .......... .......... .......... .......... 87% 197M 2s Step #1: 1964450K .......... .......... .......... .......... .......... 87% 195M 2s Step #1: 1964500K .......... .......... .......... .......... .......... 87% 202M 2s Step #1: 1964550K .......... .......... .......... .......... .......... 87% 171M 2s Step #1: 1964600K .......... .......... .......... .......... .......... 87% 187M 2s Step #1: 1964650K .......... .......... .......... .......... .......... 87% 195M 2s Step #1: 1964700K .......... .......... .......... .......... .......... 87% 188M 2s Step #1: 1964750K .......... .......... .......... .......... .......... 87% 182M 2s Step #1: 1964800K .......... .......... .......... .......... .......... 87% 201M 2s Step #1: 1964850K .......... .......... .......... .......... .......... 87% 199M 2s Step #1: 1964900K .......... .......... .......... .......... .......... 87% 192M 2s Step #1: 1964950K .......... .......... .......... .......... .......... 87% 186M 2s Step #1: 1965000K .......... .......... .......... .......... .......... 87% 172M 2s Step #1: 1965050K .......... .......... .......... .......... .......... 87% 206M 2s Step #1: 1965100K .......... .......... .......... .......... .......... 87% 204M 2s Step #1: 1965150K .......... .......... .......... .......... .......... 87% 166M 2s Step #1: 1965200K .......... .......... .......... .......... .......... 87% 172M 2s Step #1: 1965250K .......... .......... .......... .......... .......... 87% 211M 2s Step #1: 1965300K .......... .......... .......... .......... .......... 87% 186M 2s Step #1: 1965350K .......... .......... .......... .......... .......... 87% 178M 2s Step #1: 1965400K .......... .......... .......... .......... .......... 87% 190M 2s Step #1: 1965450K .......... .......... .......... .......... .......... 87% 196M 2s Step #1: 1965500K .......... .......... .......... .......... .......... 87% 188M 2s Step #1: 1965550K .......... .......... .......... .......... .......... 87% 161M 2s Step #1: 1965600K .......... .......... .......... .......... .......... 87% 198M 2s Step #1: 1965650K .......... .......... .......... .......... .......... 87% 177M 2s Step #1: 1965700K .......... .......... .......... .......... .......... 87% 213M 2s Step #1: 1965750K .......... .......... .......... .......... .......... 87% 180M 2s Step #1: 1965800K .......... .......... .......... .......... .......... 87% 189M 2s Step #1: 1965850K .......... .......... .......... .......... .......... 87% 182M 2s Step #1: 1965900K .......... .......... .......... .......... .......... 87% 197M 2s Step #1: 1965950K .......... .......... .......... .......... .......... 87% 167M 2s Step #1: 1966000K .......... .......... .......... .......... .......... 87% 191M 2s Step #1: 1966050K .......... .......... .......... .......... .......... 87% 184M 2s Step #1: 1966100K .......... .......... .......... .......... .......... 87% 169M 2s Step #1: 1966150K .......... .......... .......... .......... .......... 87% 164M 2s Step #1: 1966200K .......... .......... .......... .......... .......... 87% 173M 2s Step #1: 1966250K .......... .......... .......... .......... .......... 87% 164M 2s Step #1: 1966300K .......... .......... .......... .......... .......... 87% 174M 2s Step #1: 1966350K .......... .......... .......... .......... .......... 87% 164M 2s Step #1: 1966400K .......... .......... .......... .......... .......... 87% 199M 2s Step #1: 1966450K .......... .......... .......... .......... .......... 87% 210M 2s Step #1: 1966500K .......... .......... .......... .......... .......... 87% 177M 2s Step #1: 1966550K .......... .......... .......... .......... .......... 87% 167M 2s Step #1: 1966600K .......... .......... .......... .......... .......... 87% 201M 2s Step #1: 1966650K .......... .......... .......... .......... .......... 87% 213M 2s Step #1: 1966700K .......... .......... .......... .......... .......... 87% 201M 2s Step #1: 1966750K .......... .......... .......... .......... .......... 87% 165M 2s Step #1: 1966800K .......... .......... .......... .......... .......... 87% 192M 2s Step #1: 1966850K .......... .......... .......... .......... .......... 87% 189M 2s Step #1: 1966900K .......... .......... .......... .......... .......... 87% 196M 2s Step #1: 1966950K .......... .......... .......... .......... .......... 87% 178M 2s Step #1: 1967000K .......... .......... .......... .......... .......... 87% 183M 2s Step #1: 1967050K .......... .......... .......... .......... .......... 87% 211M 2s Step #1: 1967100K .......... .......... .......... .......... .......... 87% 192M 2s Step #1: 1967150K .......... .......... .......... .......... .......... 87% 176M 2s Step #1: 1967200K .......... .......... .......... .......... .......... 87% 188M 2s Step #1: 1967250K .......... .......... .......... .......... .......... 87% 175M 2s Step #1: 1967300K .......... .......... .......... .......... .......... 87% 204M 2s Step #1: 1967350K .......... .......... .......... .......... .......... 87% 167M 2s Step #1: 1967400K .......... .......... .......... .......... .......... 87% 209M 2s Step #1: 1967450K .......... .......... .......... .......... .......... 87% 210M 2s Step #1: 1967500K .......... .......... .......... .......... .......... 87% 199M 2s Step #1: 1967550K .......... .......... .......... .......... .......... 87% 170M 2s Step #1: 1967600K .......... .......... .......... .......... .......... 87% 186M 2s Step #1: 1967650K .......... .......... .......... .......... .......... 87% 179M 2s Step #1: 1967700K .......... .......... .......... .......... .......... 87% 205M 2s Step #1: 1967750K .......... .......... .......... .......... .......... 87% 167M 2s Step #1: 1967800K .......... .......... .......... .......... .......... 87% 185M 2s Step #1: 1967850K .......... .......... .......... .......... .......... 87% 185M 2s Step #1: 1967900K .......... .......... .......... .......... .......... 87% 201M 2s Step #1: 1967950K .......... .......... .......... .......... .......... 87% 167M 2s Step #1: 1968000K .......... .......... .......... .......... .......... 87% 205M 2s Step #1: 1968050K .......... .......... .......... .......... .......... 87% 181M 2s Step #1: 1968100K .......... .......... .......... .......... .......... 87% 202M 2s Step #1: 1968150K .......... .......... .......... .......... .......... 87% 178M 2s Step #1: 1968200K .......... .......... .......... .......... .......... 87% 212M 2s Step #1: 1968250K .......... .......... .......... .......... .......... 87% 200M 2s Step #1: 1968300K .......... .......... .......... .......... .......... 87% 193M 2s Step #1: 1968350K .......... .......... .......... .......... .......... 87% 171M 2s Step #1: 1968400K .......... .......... .......... .......... .......... 87% 193M 2s Step #1: 1968450K .......... .......... .......... .......... .......... 87% 220M 2s Step #1: 1968500K .......... .......... .......... .......... .......... 87% 198M 2s Step #1: 1968550K .......... .......... .......... .......... .......... 87% 162M 2s Step #1: 1968600K .......... .......... .......... .......... .......... 87% 212M 2s Step #1: 1968650K .......... .......... .......... .......... .......... 87% 199M 2s Step #1: 1968700K .......... .......... .......... .......... .......... 87% 193M 2s Step #1: 1968750K .......... .......... .......... .......... .......... 87% 166M 2s Step #1: 1968800K .......... .......... .......... .......... .......... 87% 179M 2s Step #1: 1968850K .......... .......... .......... .......... .......... 87% 200M 2s Step #1: 1968900K .......... .......... .......... .......... .......... 87% 197M 2s Step #1: 1968950K .......... .......... .......... .......... .......... 87% 173M 2s Step #1: 1969000K .......... .......... .......... .......... .......... 87% 216M 2s Step #1: 1969050K .......... .......... .......... .......... .......... 87% 193M 2s Step #1: 1969100K .......... .......... .......... .......... .......... 87% 204M 2s Step #1: 1969150K .......... .......... .......... .......... .......... 87% 158M 2s Step #1: 1969200K .......... .......... .......... .......... .......... 87% 195M 2s Step #1: 1969250K .......... .......... .......... .......... .......... 87% 193M 2s Step #1: 1969300K .......... .......... .......... .......... .......... 87% 179M 2s Step #1: 1969350K .......... .......... .......... .......... .......... 87% 177M 2s Step #1: 1969400K .......... .......... .......... .......... .......... 87% 195M 2s Step #1: 1969450K .......... .......... .......... .......... .......... 87% 208M 2s Step #1: 1969500K .......... .......... .......... .......... .......... 87% 184M 2s Step #1: 1969550K .......... .......... .......... .......... .......... 87% 164M 2s Step #1: 1969600K .......... .......... .......... .......... .......... 87% 125M 2s Step #1: 1969650K .......... .......... .......... .......... .......... 87% 201M 2s Step #1: 1969700K .......... .......... .......... .......... .......... 87% 175M 2s Step #1: 1969750K .......... .......... .......... .......... .......... 87% 190M 2s Step #1: 1969800K .......... .......... .......... .......... .......... 87% 207M 2s Step #1: 1969850K .......... .......... .......... .......... .......... 87% 189M 2s Step #1: 1969900K .......... .......... .......... .......... .......... 87% 204M 2s Step #1: 1969950K .......... .......... .......... .......... .......... 87% 163M 2s Step #1: 1970000K .......... .......... .......... .......... .......... 87% 196M 2s Step #1: 1970050K .......... .......... .......... .......... .......... 87% 183M 2s Step #1: 1970100K .......... .......... .......... .......... .......... 87% 176M 2s Step #1: 1970150K .......... .......... .......... .......... .......... 87% 180M 2s Step #1: 1970200K .......... .......... .......... .......... .......... 87% 186M 2s Step #1: 1970250K .......... .......... .......... .......... .......... 87% 199M 2s Step #1: 1970300K .......... .......... .......... .......... .......... 87% 207M 2s Step #1: 1970350K .......... .......... .......... .......... .......... 87% 171M 2s Step #1: 1970400K .......... .......... .......... .......... .......... 87% 197M 2s Step #1: 1970450K .......... .......... .......... .......... .......... 87% 192M 2s Step #1: 1970500K .......... .......... .......... .......... .......... 87% 207M 2s Step #1: 1970550K .......... .......... .......... .......... .......... 87% 180M 2s Step #1: 1970600K .......... .......... .......... .......... .......... 87% 188M 2s Step #1: 1970650K .......... .......... .......... .......... .......... 87% 199M 2s Step #1: 1970700K .......... .......... .......... .......... .......... 87% 209M 2s Step #1: 1970750K .......... .......... .......... .......... .......... 87% 159M 2s Step #1: 1970800K .......... .......... .......... .......... .......... 87% 181M 2s Step #1: 1970850K .......... .......... .......... .......... .......... 87% 186M 2s Step #1: 1970900K .......... .......... .......... .......... .......... 87% 223M 2s Step #1: 1970950K .......... .......... .......... .......... .......... 87% 155M 2s Step #1: 1971000K .......... .......... .......... .......... .......... 87% 188M 2s Step #1: 1971050K .......... .......... .......... .......... .......... 87% 203M 2s Step #1: 1971100K .......... .......... .......... .......... .......... 87% 180M 2s Step #1: 1971150K .......... .......... .......... .......... .......... 87% 170M 2s Step #1: 1971200K .......... .......... .......... .......... .......... 87% 189M 2s Step #1: 1971250K .......... .......... .......... .......... .......... 87% 200M 2s Step #1: 1971300K .......... .......... .......... .......... .......... 87% 210M 2s Step #1: 1971350K .......... .......... .......... .......... .......... 87% 186M 2s Step #1: 1971400K .......... .......... .......... .......... .......... 87% 174M 2s Step #1: 1971450K .......... .......... .......... .......... .......... 87% 187M 2s Step #1: 1971500K .......... .......... .......... .......... .......... 87% 203M 2s Step #1: 1971550K .......... .......... .......... .......... .......... 87% 157M 2s Step #1: 1971600K .......... .......... .......... .......... .......... 87% 189M 2s Step #1: 1971650K .......... .......... .......... .......... .......... 87% 201M 2s Step #1: 1971700K .......... .......... .......... .......... .......... 87% 192M 2s Step #1: 1971750K .......... .......... .......... .......... .......... 87% 174M 2s Step #1: 1971800K .......... .......... .......... .......... .......... 87% 214M 2s Step #1: 1971850K .......... .......... .......... .......... .......... 87% 212M 2s Step #1: 1971900K .......... .......... .......... .......... .......... 87% 196M 2s Step #1: 1971950K .......... .......... .......... .......... .......... 87% 160M 2s Step #1: 1972000K .......... .......... .......... .......... .......... 87% 184M 2s Step #1: 1972050K .......... .......... .......... .......... .......... 87% 196M 2s Step #1: 1972100K .......... .......... .......... .......... .......... 87% 195M 2s Step #1: 1972150K .......... .......... .......... .......... .......... 87% 131M 2s Step #1: 1972200K .......... .......... .......... .......... .......... 87% 136M 2s Step #1: 1972250K .......... .......... .......... .......... .......... 87% 189M 2s Step #1: 1972300K .......... .......... .......... .......... .......... 87% 194M 2s Step #1: 1972350K .......... .......... .......... .......... .......... 87% 157M 2s Step #1: 1972400K .......... .......... .......... .......... .......... 87% 162M 2s Step #1: 1972450K .......... .......... .......... .......... .......... 87% 202M 2s Step #1: 1972500K .......... .......... .......... .......... .......... 87% 166M 2s Step #1: 1972550K .......... .......... .......... .......... .......... 87% 169M 2s Step #1: 1972600K .......... .......... .......... .......... .......... 87% 187M 2s Step #1: 1972650K .......... .......... .......... .......... .......... 87% 181M 2s Step #1: 1972700K .......... .......... .......... .......... .......... 87% 191M 2s Step #1: 1972750K .......... .......... .......... .......... .......... 87% 165M 2s Step #1: 1972800K .......... .......... .......... .......... .......... 87% 200M 2s Step #1: 1972850K .......... .......... .......... .......... .......... 87% 187M 2s Step #1: 1972900K .......... .......... .......... .......... .......... 87% 188M 2s Step #1: 1972950K .......... .......... .......... .......... .......... 87% 174M 2s Step #1: 1973000K .......... .......... .......... .......... .......... 87% 183M 2s Step #1: 1973050K .......... .......... .......... .......... .......... 87% 196M 2s Step #1: 1973100K .......... .......... .......... .......... .......... 87% 198M 2s Step #1: 1973150K .......... .......... .......... .......... .......... 87% 152M 2s Step #1: 1973200K .......... .......... .......... .......... .......... 87% 188M 2s Step #1: 1973250K .......... .......... .......... .......... .......... 87% 193M 2s Step #1: 1973300K .......... .......... .......... .......... .......... 87% 189M 2s Step #1: 1973350K .......... .......... .......... .......... .......... 87% 168M 2s Step #1: 1973400K .......... .......... .......... .......... .......... 87% 190M 2s Step #1: 1973450K .......... .......... .......... .......... .......... 87% 189M 2s Step #1: 1973500K .......... .......... .......... .......... .......... 87% 194M 2s Step #1: 1973550K .......... .......... .......... .......... .......... 87% 160M 2s Step #1: 1973600K .......... .......... .......... .......... .......... 87% 198M 2s Step #1: 1973650K .......... .......... .......... .......... .......... 87% 187M 2s Step #1: 1973700K .......... .......... .......... .......... .......... 87% 202M 2s Step #1: 1973750K .......... .......... .......... .......... .......... 87% 175M 2s Step #1: 1973800K .......... .......... .......... .......... .......... 87% 207M 2s Step #1: 1973850K .......... .......... .......... .......... .......... 87% 179M 2s Step #1: 1973900K .......... .......... .......... .......... .......... 87% 177M 2s Step #1: 1973950K .......... .......... .......... .......... .......... 87% 148M 2s Step #1: 1974000K .......... .......... .......... .......... .......... 87% 199M 2s Step #1: 1974050K .......... .......... .......... .......... .......... 87% 200M 2s Step #1: 1974100K .......... .......... .......... .......... .......... 87% 189M 2s Step #1: 1974150K .......... .......... .......... .......... .......... 87% 180M 2s Step #1: 1974200K .......... .......... .......... .......... .......... 87% 193M 2s Step #1: 1974250K .......... .......... .......... .......... .......... 87% 191M 2s Step #1: 1974300K .......... .......... .......... .......... .......... 87% 189M 2s Step #1: 1974350K .......... .......... .......... .......... .......... 87% 173M 2s Step #1: 1974400K .......... .......... .......... .......... .......... 87% 208M 2s Step #1: 1974450K .......... .......... .......... .......... .......... 87% 184M 2s Step #1: 1974500K .......... .......... .......... .......... .......... 87% 191M 2s Step #1: 1974550K .......... .......... .......... .......... .......... 87% 178M 2s Step #1: 1974600K .......... .......... .......... .......... .......... 87% 202M 2s Step #1: 1974650K .......... .......... .......... .......... .......... 87% 217M 2s Step #1: 1974700K .......... .......... .......... .......... .......... 87% 165M 2s Step #1: 1974750K .......... .......... .......... .......... .......... 87% 165M 2s Step #1: 1974800K .......... .......... .......... .......... .......... 87% 197M 2s Step #1: 1974850K .......... .......... .......... .......... .......... 87% 182M 2s Step #1: 1974900K .......... .......... .......... .......... .......... 87% 203M 2s Step #1: 1974950K .......... .......... .......... .......... .......... 87% 149M 2s Step #1: 1975000K .......... .......... .......... .......... .......... 87% 195M 2s Step #1: 1975050K .......... .......... .......... .......... .......... 87% 197M 2s Step #1: 1975100K .......... .......... .......... .......... .......... 87% 202M 2s Step #1: 1975150K .......... .......... .......... .......... .......... 87% 168M 2s Step #1: 1975200K .......... .......... .......... .......... .......... 87% 185M 2s Step #1: 1975250K .......... .......... .......... .......... .......... 87% 183M 2s Step #1: 1975300K .......... .......... .......... .......... .......... 87% 189M 2s Step #1: 1975350K .......... .......... .......... .......... .......... 87% 173M 2s Step #1: 1975400K .......... .......... .......... .......... .......... 87% 212M 2s Step #1: 1975450K .......... .......... .......... .......... .......... 87% 172M 2s Step #1: 1975500K .......... .......... .......... .......... .......... 87% 197M 2s Step #1: 1975550K .......... .......... .......... .......... .......... 87% 172M 2s Step #1: 1975600K .......... .......... .......... .......... .......... 87% 194M 2s Step #1: 1975650K .......... .......... .......... .......... .......... 87% 205M 2s Step #1: 1975700K .......... .......... .......... .......... .......... 87% 195M 2s Step #1: 1975750K .......... .......... .......... .......... .......... 87% 175M 2s Step #1: 1975800K .......... .......... .......... .......... .......... 87% 203M 2s Step #1: 1975850K .......... .......... .......... .......... .......... 87% 189M 2s Step #1: 1975900K .......... .......... .......... .......... .......... 87% 210M 2s Step #1: 1975950K .......... .......... .......... .......... .......... 87% 167M 2s Step #1: 1976000K .......... .......... .......... .......... .......... 87% 186M 2s Step #1: 1976050K .......... .......... .......... .......... .......... 87% 189M 2s Step #1: 1976100K .......... .......... .......... .......... .......... 87% 183M 2s Step #1: 1976150K .......... .......... .......... .......... .......... 87% 183M 2s Step #1: 1976200K .......... .......... .......... .......... .......... 87% 196M 2s Step #1: 1976250K .......... .......... .......... .......... .......... 87% 184M 2s Step #1: 1976300K .......... .......... .......... .......... .......... 87% 199M 2s Step #1: 1976350K .......... .......... .......... .......... .......... 87% 160M 2s Step #1: 1976400K .......... .......... .......... .......... .......... 87% 184M 2s Step #1: 1976450K .......... .......... .......... .......... .......... 87% 202M 2s Step #1: 1976500K .......... .......... .......... .......... .......... 87% 199M 2s Step #1: 1976550K .......... .......... .......... .......... .......... 87% 179M 2s Step #1: 1976600K .......... .......... .......... .......... .......... 87% 182M 2s Step #1: 1976650K .......... .......... .......... .......... .......... 87% 194M 2s Step #1: 1976700K .......... .......... .......... .......... .......... 87% 194M 2s Step #1: 1976750K .......... .......... .......... .......... .......... 87% 159M 2s Step #1: 1976800K .......... .......... .......... .......... .......... 87% 198M 2s Step #1: 1976850K .......... .......... .......... .......... .......... 87% 203M 2s Step #1: 1976900K .......... .......... .......... .......... .......... 87% 198M 2s Step #1: 1976950K .......... .......... .......... .......... .......... 87% 164M 2s Step #1: 1977000K .......... .......... .......... .......... .......... 87% 188M 2s Step #1: 1977050K .......... .......... .......... .......... .......... 87% 197M 2s Step #1: 1977100K .......... .......... .......... .......... .......... 87% 197M 2s Step #1: 1977150K .......... .......... .......... .......... .......... 87% 155M 2s Step #1: 1977200K .......... .......... .......... .......... .......... 87% 190M 2s Step #1: 1977250K .......... .......... .......... .......... .......... 87% 189M 2s Step #1: 1977300K .......... .......... .......... .......... .......... 87% 202M 2s Step #1: 1977350K .......... .......... .......... .......... .......... 87% 175M 2s Step #1: 1977400K .......... .......... .......... .......... .......... 87% 182M 2s Step #1: 1977450K .......... .......... .......... .......... .......... 87% 183M 2s Step #1: 1977500K .......... .......... .......... .......... .......... 87% 192M 2s Step #1: 1977550K .......... .......... .......... .......... .......... 87% 197M 2s Step #1: 1977600K .......... .......... .......... .......... .......... 87% 240M 2s Step #1: 1977650K .......... .......... .......... .......... .......... 87% 240M 2s Step #1: 1977700K .......... .......... .......... .......... .......... 87% 218M 2s Step #1: 1977750K .......... .......... .......... .......... .......... 87% 192M 2s Step #1: 1977800K .......... .......... .......... .......... .......... 87% 166M 2s Step #1: 1977850K .......... .......... .......... .......... .......... 87% 212M 2s Step #1: 1977900K .......... .......... .......... .......... .......... 87% 187M 2s Step #1: 1977950K .......... .......... .......... .......... .......... 87% 165M 2s Step #1: 1978000K .......... .......... .......... .......... .......... 87% 187M 2s Step #1: 1978050K .......... .......... .......... .......... .......... 87% 206M 2s Step #1: 1978100K .......... .......... .......... .......... .......... 87% 198M 2s Step #1: 1978150K .......... .......... .......... .......... .......... 87% 173M 2s Step #1: 1978200K .......... .......... .......... .......... .......... 87% 197M 2s Step #1: 1978250K .......... .......... .......... .......... .......... 87% 182M 2s Step #1: 1978300K .......... .......... .......... .......... .......... 87% 184M 2s Step #1: 1978350K .......... .......... .......... .......... .......... 87% 153M 2s Step #1: 1978400K .......... .......... .......... .......... .......... 87% 192M 2s Step #1: 1978450K .......... .......... .......... .......... .......... 87% 187M 2s Step #1: 1978500K .......... .......... .......... .......... .......... 87% 186M 2s Step #1: 1978550K .......... .......... .......... .......... .......... 87% 164M 2s Step #1: 1978600K .......... .......... .......... .......... .......... 87% 193M 2s Step #1: 1978650K .......... .......... .......... .......... .......... 87% 196M 2s Step #1: 1978700K .......... .......... .......... .......... .......... 87% 187M 2s Step #1: 1978750K .......... .......... .......... .......... .......... 87% 155M 2s Step #1: 1978800K .......... .......... .......... .......... .......... 87% 178M 2s Step #1: 1978850K .......... .......... .......... .......... .......... 87% 177M 2s Step #1: 1978900K .......... .......... .......... .......... .......... 87% 202M 2s Step #1: 1978950K .......... .......... .......... .......... .......... 87% 180M 2s Step #1: 1979000K .......... .......... .......... .......... .......... 87% 201M 2s Step #1: 1979050K .......... .......... .......... .......... .......... 87% 182M 2s Step #1: 1979100K .......... .......... .......... .......... .......... 87% 200M 2s Step #1: 1979150K .......... .......... .......... .......... .......... 87% 160M 2s Step #1: 1979200K .......... .......... .......... .......... .......... 87% 192M 2s Step #1: 1979250K .......... .......... .......... .......... .......... 87% 170M 2s Step #1: 1979300K .......... .......... .......... .......... .......... 87% 192M 2s Step #1: 1979350K .......... .......... .......... .......... .......... 87% 185M 2s Step #1: 1979400K .......... .......... .......... .......... .......... 87% 183M 2s Step #1: 1979450K .......... .......... .......... .......... .......... 87% 182M 2s Step #1: 1979500K .......... .......... .......... .......... .......... 87% 208M 2s Step #1: 1979550K .......... .......... .......... .......... .......... 87% 161M 2s Step #1: 1979600K .......... .......... .......... .......... .......... 87% 205M 2s Step #1: 1979650K .......... .......... .......... .......... .......... 87% 171M 2s Step #1: 1979700K .......... .......... .......... .......... .......... 87% 189M 2s Step #1: 1979750K .......... .......... .......... .......... .......... 87% 165M 2s Step #1: 1979800K .......... .......... .......... .......... .......... 87% 187M 2s Step #1: 1979850K .......... .......... .......... .......... .......... 87% 199M 2s Step #1: 1979900K .......... .......... .......... .......... .......... 87% 209M 2s Step #1: 1979950K .......... .......... .......... .......... .......... 87% 162M 2s Step #1: 1980000K .......... .......... .......... .......... .......... 87% 185M 2s Step #1: 1980050K .......... .......... .......... .......... .......... 87% 186M 2s Step #1: 1980100K .......... .......... .......... .......... .......... 87% 217M 2s Step #1: 1980150K .......... .......... .......... .......... .......... 87% 158M 2s Step #1: 1980200K .......... .......... .......... .......... .......... 87% 185M 2s Step #1: 1980250K .......... .......... .......... .......... .......... 87% 204M 2s Step #1: 1980300K .......... .......... .......... .......... .......... 87% 191M 2s Step #1: 1980350K .......... .......... .......... .......... .......... 87% 164M 2s Step #1: 1980400K .......... .......... .......... .......... .......... 87% 202M 2s Step #1: 1980450K .......... .......... .......... .......... .......... 87% 196M 2s Step #1: 1980500K .......... .......... .......... .......... .......... 87% 189M 2s Step #1: 1980550K .......... .......... .......... .......... .......... 87% 179M 2s Step #1: 1980600K .......... .......... .......... .......... .......... 87% 192M 2s Step #1: 1980650K .......... .......... .......... .......... .......... 87% 211M 2s Step #1: 1980700K .......... .......... .......... .......... .......... 87% 182M 2s Step #1: 1980750K .......... .......... .......... .......... .......... 87% 126M 2s Step #1: 1980800K .......... .......... .......... .......... .......... 87% 197M 2s Step #1: 1980850K .......... .......... .......... .......... .......... 87% 198M 2s Step #1: 1980900K .......... .......... .......... .......... .......... 87% 200M 2s Step #1: 1980950K .......... .......... .......... .......... .......... 87% 184M 2s Step #1: 1981000K .......... .......... .......... .......... .......... 87% 194M 2s Step #1: 1981050K .......... .......... .......... .......... .......... 87% 203M 2s Step #1: 1981100K .......... .......... .......... .......... .......... 87% 210M 2s Step #1: 1981150K .......... .......... .......... .......... .......... 87% 159M 2s Step #1: 1981200K .......... .......... .......... .......... .......... 87% 206M 2s Step #1: 1981250K .......... .......... .......... .......... .......... 87% 206M 2s Step #1: 1981300K .......... .......... .......... .......... .......... 87% 205M 2s Step #1: 1981350K .......... .......... .......... .......... .......... 87% 159M 2s Step #1: 1981400K .......... .......... .......... .......... .......... 87% 187M 2s Step #1: 1981450K .......... .......... .......... .......... .......... 87% 196M 2s Step #1: 1981500K .......... .......... .......... .......... .......... 87% 210M 2s Step #1: 1981550K .......... .......... .......... .......... .......... 87% 160M 2s Step #1: 1981600K .......... .......... .......... .......... .......... 87% 188M 2s Step #1: 1981650K .......... .......... .......... .......... .......... 87% 202M 2s Step #1: 1981700K .......... .......... .......... .......... .......... 87% 206M 2s Step #1: 1981750K .......... .......... .......... .......... .......... 87% 186M 2s Step #1: 1981800K .......... .......... .......... .......... .......... 87% 183M 2s Step #1: 1981850K .......... .......... .......... .......... .......... 87% 185M 2s Step #1: 1981900K .......... .......... .......... .......... .......... 87% 184M 2s Step #1: 1981950K .......... .......... .......... .......... .......... 87% 174M 2s Step #1: 1982000K .......... .......... .......... .......... .......... 87% 209M 2s Step #1: 1982050K .......... .......... .......... .......... .......... 87% 192M 2s Step #1: 1982100K .......... .......... .......... .......... .......... 87% 174M 2s Step #1: 1982150K .......... .......... .......... .......... .......... 87% 168M 2s Step #1: 1982200K .......... .......... .......... .......... .......... 87% 204M 2s Step #1: 1982250K .......... .......... .......... .......... .......... 87% 204M 2s Step #1: 1982300K .......... .......... .......... .......... .......... 87% 184M 2s Step #1: 1982350K .......... .......... .......... .......... .......... 87% 174M 2s Step #1: 1982400K .......... .......... .......... .......... .......... 87% 171M 2s Step #1: 1982450K .......... .......... .......... .......... .......... 87% 198M 2s Step #1: 1982500K .......... .......... .......... .......... .......... 87% 199M 2s Step #1: 1982550K .......... .......... .......... .......... .......... 88% 180M 2s Step #1: 1982600K .......... .......... .......... .......... .......... 88% 205M 2s Step #1: 1982650K .......... .......... .......... .......... .......... 88% 185M 2s Step #1: 1982700K .......... .......... .......... .......... .......... 88% 202M 2s Step #1: 1982750K .......... .......... .......... .......... .......... 88% 161M 2s Step #1: 1982800K .......... .......... .......... .......... .......... 88% 203M 2s Step #1: 1982850K .......... .......... .......... .......... .......... 88% 210M 2s Step #1: 1982900K .......... .......... .......... .......... .......... 88% 192M 2s Step #1: 1982950K .......... .......... .......... .......... .......... 88% 179M 2s Step #1: 1983000K .......... .......... .......... .......... .......... 88% 192M 2s Step #1: 1983050K .......... .......... .......... .......... .......... 88% 157M 2s Step #1: 1983100K .......... .......... .......... .......... .......... 88% 196M 2s Step #1: 1983150K .......... .......... .......... .......... .......... 88% 170M 2s Step #1: 1983200K .......... .......... .......... .......... .......... 88% 216M 2s Step #1: 1983250K .......... .......... .......... .......... .......... 88% 201M 2s Step #1: 1983300K .......... .......... .......... .......... .......... 88% 202M 2s Step #1: 1983350K .......... .......... .......... .......... .......... 88% 187M 2s Step #1: 1983400K .......... .......... .......... .......... .......... 88% 181M 2s Step #1: 1983450K .......... .......... .......... .......... .......... 88% 205M 2s Step #1: 1983500K .......... .......... .......... .......... .......... 88% 217M 2s Step #1: 1983550K .......... .......... .......... .......... .......... 88% 165M 2s Step #1: 1983600K .......... .......... .......... .......... .......... 88% 182M 2s Step #1: 1983650K .......... .......... .......... .......... .......... 88% 187M 2s Step #1: 1983700K .......... .......... .......... .......... .......... 88% 209M 2s Step #1: 1983750K .......... .......... .......... .......... .......... 88% 179M 2s Step #1: 1983800K .......... .......... .......... .......... .......... 88% 199M 2s Step #1: 1983850K .......... .......... .......... .......... .......... 88% 180M 2s Step #1: 1983900K .......... .......... .......... .......... .......... 88% 183M 2s Step #1: 1983950K .......... .......... .......... .......... .......... 88% 175M 2s Step #1: 1984000K .......... .......... .......... .......... .......... 88% 200M 2s Step #1: 1984050K .......... .......... .......... .......... .......... 88% 197M 2s Step #1: 1984100K .......... .......... .......... .......... .......... 88% 201M 2s Step #1: 1984150K .......... .......... .......... .......... .......... 88% 187M 2s Step #1: 1984200K .......... .......... .......... .......... .......... 88% 177M 2s Step #1: 1984250K .......... .......... .......... .......... .......... 88% 174M 2s Step #1: 1984300K .......... .......... .......... .......... .......... 88% 209M 2s Step #1: 1984350K .......... .......... .......... .......... .......... 88% 163M 2s Step #1: 1984400K .......... .......... .......... .......... .......... 88% 168M 2s Step #1: 1984450K .......... .......... .......... .......... .......... 88% 210M 2s Step #1: 1984500K .......... .......... .......... .......... .......... 88% 205M 2s Step #1: 1984550K .......... .......... .......... .......... .......... 88% 183M 2s Step #1: 1984600K .......... .......... .......... .......... .......... 88% 185M 2s Step #1: 1984650K .......... .......... .......... .......... .......... 88% 186M 2s Step #1: 1984700K .......... .......... .......... .......... .......... 88% 190M 2s Step #1: 1984750K .......... .......... .......... .......... .......... 88% 159M 2s Step #1: 1984800K .......... .......... .......... .......... .......... 88% 200M 2s Step #1: 1984850K .......... .......... .......... .......... .......... 88% 198M 2s Step #1: 1984900K .......... .......... .......... .......... .......... 88% 206M 2s Step #1: 1984950K .......... .......... .......... .......... .......... 88% 159M 2s Step #1: 1985000K .......... .......... .......... .......... .......... 88% 186M 2s Step #1: 1985050K .......... .......... .......... .......... .......... 88% 198M 2s Step #1: 1985100K .......... .......... .......... .......... .......... 88% 218M 2s Step #1: 1985150K .......... .......... .......... .......... .......... 88% 183M 2s Step #1: 1985200K .......... .......... .......... .......... .......... 88% 190M 2s Step #1: 1985250K .......... .......... .......... .......... .......... 88% 199M 2s Step #1: 1985300K .......... .......... .......... .......... .......... 88% 199M 2s Step #1: 1985350K .......... .......... .......... .......... .......... 88% 155M 2s Step #1: 1985400K .......... .......... .......... .......... .......... 88% 196M 2s Step #1: 1985450K .......... .......... .......... .......... .......... 88% 183M 2s Step #1: 1985500K .......... .......... .......... .......... .......... 88% 201M 2s Step #1: 1985550K .......... .......... .......... .......... .......... 88% 158M 2s Step #1: 1985600K .......... .......... .......... .......... .......... 88% 201M 2s Step #1: 1985650K .......... .......... .......... .......... .......... 88% 205M 2s Step #1: 1985700K .......... .......... .......... .......... .......... 88% 181M 2s Step #1: 1985750K .......... .......... .......... .......... .......... 88% 165M 2s Step #1: 1985800K .......... .......... .......... .......... .......... 88% 209M 2s Step #1: 1985850K .......... .......... .......... .......... .......... 88% 189M 2s Step #1: 1985900K .......... .......... .......... .......... .......... 88% 205M 2s Step #1: 1985950K .......... .......... .......... .......... .......... 88% 163M 2s Step #1: 1986000K .......... .......... .......... .......... .......... 88% 197M 2s Step #1: 1986050K .......... .......... .......... .......... .......... 88% 205M 2s Step #1: 1986100K .......... .......... .......... .......... .......... 88% 210M 2s Step #1: 1986150K .......... .......... .......... .......... .......... 88% 168M 2s Step #1: 1986200K .......... .......... .......... .......... .......... 88% 174M 2s Step #1: 1986250K .......... .......... .......... .......... .......... 88% 236M 2s Step #1: 1986300K .......... .......... .......... .......... .......... 88% 212M 2s Step #1: 1986350K .......... .......... .......... .......... .......... 88% 166M 2s Step #1: 1986400K .......... .......... .......... .......... .......... 88% 195M 2s Step #1: 1986450K .......... .......... .......... .......... .......... 88% 190M 2s Step #1: 1986500K .......... .......... .......... .......... .......... 88% 210M 2s Step #1: 1986550K .......... .......... .......... .......... .......... 88% 166M 2s Step #1: 1986600K .......... .......... .......... .......... .......... 88% 193M 2s Step #1: 1986650K .......... .......... .......... .......... .......... 88% 206M 2s Step #1: 1986700K .......... .......... .......... .......... .......... 88% 204M 2s Step #1: 1986750K .......... .......... .......... .......... .......... 88% 168M 2s Step #1: 1986800K .......... .......... .......... .......... .......... 88% 200M 2s Step #1: 1986850K .......... .......... .......... .......... .......... 88% 215M 2s Step #1: 1986900K .......... .......... .......... .......... .......... 88% 230M 2s Step #1: 1986950K .......... .......... .......... .......... .......... 88% 170M 2s Step #1: 1987000K .......... .......... .......... .......... .......... 88% 172M 2s Step #1: 1987050K .......... .......... .......... .......... .......... 88% 200M 2s Step #1: 1987100K .......... .......... .......... .......... .......... 88% 205M 2s Step #1: 1987150K .......... .......... .......... .......... .......... 88% 170M 2s Step #1: 1987200K .......... .......... .......... .......... .......... 88% 203M 2s Step #1: 1987250K .......... .......... .......... .......... .......... 88% 190M 2s Step #1: 1987300K .......... .......... .......... .......... .......... 88% 197M 2s Step #1: 1987350K .......... .......... .......... .......... .......... 88% 186M 2s Step #1: 1987400K .......... .......... .......... .......... .......... 88% 216M 2s Step #1: 1987450K .......... .......... .......... .......... .......... 88% 243M 2s Step #1: 1987500K .......... .......... .......... .......... .......... 88% 218M 1s Step #1: 1987550K .......... .......... .......... .......... .......... 88% 180M 1s Step #1: 1987600K .......... .......... .......... .......... .......... 88% 216M 1s Step #1: 1987650K .......... .......... .......... .......... .......... 88% 204M 1s Step #1: 1987700K .......... .......... .......... .......... .......... 88% 201M 1s Step #1: 1987750K .......... .......... .......... .......... .......... 88% 158M 1s Step #1: 1987800K .......... .......... .......... .......... .......... 88% 197M 1s Step #1: 1987850K .......... .......... .......... .......... .......... 88% 182M 1s Step #1: 1987900K .......... .......... .......... .......... .......... 88% 212M 1s Step #1: 1987950K .......... .......... .......... .......... .......... 88% 165M 1s Step #1: 1988000K .......... .......... .......... .......... .......... 88% 201M 1s Step #1: 1988050K .......... .......... .......... .......... .......... 88% 188M 1s Step #1: 1988100K .......... .......... .......... .......... .......... 88% 191M 1s Step #1: 1988150K .......... .......... .......... .......... .......... 88% 182M 1s Step #1: 1988200K .......... .......... .......... .......... .......... 88% 197M 1s Step #1: 1988250K .......... .......... .......... .......... .......... 88% 183M 1s Step #1: 1988300K .......... .......... .......... .......... .......... 88% 209M 1s Step #1: 1988350K .......... .......... .......... .......... .......... 88% 156M 1s Step #1: 1988400K .......... .......... .......... .......... .......... 88% 173M 1s Step #1: 1988450K .......... .......... .......... .......... .......... 88% 200M 1s Step #1: 1988500K .......... .......... .......... .......... .......... 88% 176M 1s Step #1: 1988550K .......... .......... .......... .......... .......... 88% 170M 1s Step #1: 1988600K .......... .......... .......... .......... .......... 88% 195M 1s Step #1: 1988650K .......... .......... .......... .......... .......... 88% 210M 1s Step #1: 1988700K .......... .......... .......... .......... .......... 88% 201M 1s Step #1: 1988750K .......... .......... .......... .......... .......... 88% 170M 1s Step #1: 1988800K .......... .......... .......... .......... .......... 88% 191M 1s Step #1: 1988850K .......... .......... .......... .......... .......... 88% 205M 1s Step #1: 1988900K .......... .......... .......... .......... .......... 88% 203M 1s Step #1: 1988950K .......... .......... .......... .......... .......... 88% 203M 1s Step #1: 1989000K .......... .......... .......... .......... .......... 88% 193M 1s Step #1: 1989050K .......... .......... .......... .......... .......... 88% 188M 1s Step #1: 1989100K .......... .......... .......... .......... .......... 88% 217M 1s Step #1: 1989150K .......... .......... .......... .......... .......... 88% 175M 1s Step #1: 1989200K .......... .......... .......... .......... .......... 88% 201M 1s Step #1: 1989250K .......... .......... .......... .......... .......... 88% 207M 1s Step #1: 1989300K .......... .......... .......... .......... .......... 88% 187M 1s Step #1: 1989350K .......... .......... .......... .......... .......... 88% 179M 1s Step #1: 1989400K .......... .......... .......... .......... .......... 88% 181M 1s Step #1: 1989450K .......... .......... .......... .......... .......... 88% 184M 1s Step #1: 1989500K .......... .......... .......... .......... .......... 88% 182M 1s Step #1: 1989550K .......... .......... .......... .......... .......... 88% 149M 1s Step #1: 1989600K .......... .......... .......... .......... .......... 88% 195M 1s Step #1: 1989650K .......... .......... .......... .......... .......... 88% 201M 1s Step #1: 1989700K .......... .......... .......... .......... .......... 88% 206M 1s Step #1: 1989750K .......... .......... .......... .......... .......... 88% 170M 1s Step #1: 1989800K .......... .......... .......... .......... .......... 88% 181M 1s Step #1: 1989850K .......... .......... .......... .......... .......... 88% 66.9M 1s Step #1: 1989900K .......... .......... .......... .......... .......... 88% 166M 1s Step #1: 1989950K .......... .......... .......... .......... .......... 88% 148M 1s Step #1: 1990000K .......... .......... .......... .......... .......... 88% 217M 1s Step #1: 1990050K .......... .......... .......... .......... .......... 88% 204M 1s Step #1: 1990100K .......... .......... .......... .......... .......... 88% 206M 1s Step #1: 1990150K .......... .......... .......... .......... .......... 88% 184M 1s Step #1: 1990200K .......... .......... .......... .......... .......... 88% 185M 1s Step #1: 1990250K .......... .......... .......... .......... .......... 88% 199M 1s Step #1: 1990300K .......... .......... .......... .......... .......... 88% 194M 1s Step #1: 1990350K .......... .......... .......... .......... .......... 88% 173M 1s Step #1: 1990400K .......... .......... .......... .......... .......... 88% 199M 1s Step #1: 1990450K .......... .......... .......... .......... .......... 88% 183M 1s Step #1: 1990500K .......... .......... .......... .......... .......... 88% 204M 1s Step #1: 1990550K .......... .......... .......... .......... .......... 88% 193M 1s Step #1: 1990600K .......... .......... .......... .......... .......... 88% 186M 1s Step #1: 1990650K .......... .......... .......... .......... .......... 88% 191M 1s Step #1: 1990700K .......... .......... .......... .......... .......... 88% 179M 1s Step #1: 1990750K .......... .......... .......... .......... .......... 88% 180M 1s Step #1: 1990800K .......... .......... .......... .......... .......... 88% 200M 1s Step #1: 1990850K .......... .......... .......... .......... .......... 88% 203M 1s Step #1: 1990900K .......... .......... .......... .......... .......... 88% 205M 1s Step #1: 1990950K .......... .......... .......... .......... .......... 88% 174M 1s Step #1: 1991000K .......... .......... .......... .......... .......... 88% 210M 1s Step #1: 1991050K .......... .......... .......... .......... .......... 88% 202M 1s Step #1: 1991100K .......... .......... .......... .......... .......... 88% 196M 1s Step #1: 1991150K .......... .......... .......... .......... .......... 88% 62.5M 1s Step #1: 1991200K .......... .......... .......... .......... .......... 88% 170M 1s Step #1: 1991250K .......... .......... .......... .......... .......... 88% 68.8M 1s Step #1: 1991300K .......... .......... .......... .......... .......... 88% 205M 1s Step #1: 1991350K .......... .......... .......... .......... .......... 88% 183M 1s Step #1: 1991400K .......... .......... .......... .......... .......... 88% 204M 1s Step #1: 1991450K .......... .......... .......... .......... .......... 88% 211M 1s Step #1: 1991500K .......... .......... .......... .......... .......... 88% 187M 1s Step #1: 1991550K .......... .......... .......... .......... .......... 88% 200M 1s Step #1: 1991600K .......... .......... .......... .......... .......... 88% 235M 1s Step #1: 1991650K .......... .......... .......... .......... .......... 88% 248M 1s Step #1: 1991700K .......... .......... .......... .......... .......... 88% 247M 1s Step #1: 1991750K .......... .......... .......... .......... .......... 88% 203M 1s Step #1: 1991800K .......... .......... .......... .......... .......... 88% 241M 1s Step #1: 1991850K .......... .......... .......... .......... .......... 88% 208M 1s Step #1: 1991900K .......... .......... .......... .......... .......... 88% 208M 1s Step #1: 1991950K .......... .......... .......... .......... .......... 88% 178M 1s Step #1: 1992000K .......... .......... .......... .......... .......... 88% 189M 1s Step #1: 1992050K .......... .......... .......... .......... .......... 88% 201M 1s Step #1: 1992100K .......... .......... .......... .......... .......... 88% 189M 1s Step #1: 1992150K .......... .......... .......... .......... .......... 88% 174M 1s Step #1: 1992200K .......... .......... .......... .......... .......... 88% 69.6M 1s Step #1: 1992250K .......... .......... .......... .......... .......... 88% 182M 1s Step #1: 1992300K .......... .......... .......... .......... .......... 88% 206M 1s Step #1: 1992350K .......... .......... .......... .......... .......... 88% 165M 1s Step #1: 1992400K .......... .......... .......... .......... .......... 88% 205M 1s Step #1: 1992450K .......... .......... .......... .......... .......... 88% 192M 1s Step #1: 1992500K .......... .......... .......... .......... .......... 88% 203M 1s Step #1: 1992550K .......... .......... .......... .......... .......... 88% 186M 1s Step #1: 1992600K .......... .......... .......... .......... .......... 88% 187M 1s Step #1: 1992650K .......... .......... .......... .......... .......... 88% 182M 1s Step #1: 1992700K .......... .......... .......... .......... .......... 88% 201M 1s Step #1: 1992750K .......... .......... .......... .......... .......... 88% 172M 1s Step #1: 1992800K .......... .......... .......... .......... .......... 88% 199M 1s Step #1: 1992850K .......... .......... .......... .......... .......... 88% 175M 1s Step #1: 1992900K .......... .......... .......... .......... .......... 88% 206M 1s Step #1: 1992950K .......... .......... .......... .......... .......... 88% 190M 1s Step #1: 1993000K .......... .......... .......... .......... .......... 88% 221M 1s Step #1: 1993050K .......... .......... .......... .......... .......... 88% 184M 1s Step #1: 1993100K .......... .......... .......... .......... .......... 88% 197M 1s Step #1: 1993150K .......... .......... .......... .......... .......... 88% 167M 1s Step #1: 1993200K .......... .......... .......... .......... .......... 88% 203M 1s Step #1: 1993250K .......... .......... .......... .......... .......... 88% 178M 1s Step #1: 1993300K .......... .......... .......... .......... .......... 88% 195M 1s Step #1: 1993350K .......... .......... .......... .......... .......... 88% 167M 1s Step #1: 1993400K .......... .......... .......... .......... .......... 88% 171M 1s Step #1: 1993450K .......... .......... .......... .......... .......... 88% 205M 1s Step #1: 1993500K .......... .......... .......... .......... .......... 88% 192M 1s Step #1: 1993550K .......... .......... .......... .......... .......... 88% 174M 1s Step #1: 1993600K .......... .......... .......... .......... .......... 88% 195M 1s Step #1: 1993650K .......... .......... .......... .......... .......... 88% 181M 1s Step #1: 1993700K .......... .......... .......... .......... .......... 88% 198M 1s Step #1: 1993750K .......... .......... .......... .......... .......... 88% 137M 1s Step #1: 1993800K .......... .......... .......... .......... .......... 88% 146M 1s Step #1: 1993850K .......... .......... .......... .......... .......... 88% 193M 1s Step #1: 1993900K .......... .......... .......... .......... .......... 88% 188M 1s Step #1: 1993950K .......... .......... .......... .......... .......... 88% 157M 1s Step #1: 1994000K .......... .......... .......... .......... .......... 88% 176M 1s Step #1: 1994050K .......... .......... .......... .......... .......... 88% 167M 1s Step #1: 1994100K .......... .......... .......... .......... .......... 88% 152M 1s Step #1: 1994150K .......... .......... .......... .......... .......... 88% 153M 1s Step #1: 1994200K .......... .......... .......... .......... .......... 88% 186M 1s Step #1: 1994250K .......... .......... .......... .......... .......... 88% 66.0M 1s Step #1: 1994300K .......... .......... .......... .......... .......... 88% 200M 1s Step #1: 1994350K .......... .......... .......... .......... .......... 88% 182M 1s Step #1: 1994400K .......... .......... .......... .......... .......... 88% 194M 1s Step #1: 1994450K .......... .......... .......... .......... .......... 88% 190M 1s Step #1: 1994500K .......... .......... .......... .......... .......... 88% 200M 1s Step #1: 1994550K .......... .......... .......... .......... .......... 88% 194M 1s Step #1: 1994600K .......... .......... .......... .......... .......... 88% 195M 1s Step #1: 1994650K .......... .......... .......... .......... .......... 88% 178M 1s Step #1: 1994700K .......... .......... .......... .......... .......... 88% 206M 1s Step #1: 1994750K .......... .......... .......... .......... .......... 88% 153M 1s Step #1: 1994800K .......... .......... .......... .......... .......... 88% 192M 1s Step #1: 1994850K .......... .......... .......... .......... .......... 88% 201M 1s Step #1: 1994900K .......... .......... .......... .......... .......... 88% 192M 1s Step #1: 1994950K .......... .......... .......... .......... .......... 88% 170M 1s Step #1: 1995000K .......... .......... .......... .......... .......... 88% 163M 1s Step #1: 1995050K .......... .......... .......... .......... .......... 88% 205M 1s Step #1: 1995100K .......... .......... .......... .......... .......... 88% 210M 1s Step #1: 1995150K .......... .......... .......... .......... .......... 88% 177M 1s Step #1: 1995200K .......... .......... .......... .......... .......... 88% 205M 1s Step #1: 1995250K .......... .......... .......... .......... .......... 88% 190M 1s Step #1: 1995300K .......... .......... .......... .......... .......... 88% 189M 1s Step #1: 1995350K .......... .......... .......... .......... .......... 88% 176M 1s Step #1: 1995400K .......... .......... .......... .......... .......... 88% 215M 1s Step #1: 1995450K .......... .......... .......... .......... .......... 88% 193M 1s Step #1: 1995500K .......... .......... .......... .......... .......... 88% 192M 1s Step #1: 1995550K .......... .......... .......... .......... .......... 88% 169M 1s Step #1: 1995600K .......... .......... .......... .......... .......... 88% 209M 1s Step #1: 1995650K .......... .......... .......... .......... .......... 88% 207M 1s Step #1: 1995700K .......... .......... .......... .......... .......... 88% 192M 1s Step #1: 1995750K .......... .......... .......... .......... .......... 88% 174M 1s Step #1: 1995800K .......... .......... .......... .......... .......... 88% 189M 1s Step #1: 1995850K .......... .......... .......... .......... .......... 88% 205M 1s Step #1: 1995900K .......... .......... .......... .......... .......... 88% 204M 1s Step #1: 1995950K .......... .......... .......... .......... .......... 88% 167M 1s Step #1: 1996000K .......... .......... .......... .......... .......... 88% 197M 1s Step #1: 1996050K .......... .......... .......... .......... .......... 88% 200M 1s Step #1: 1996100K .......... .......... .......... .......... .......... 88% 206M 1s Step #1: 1996150K .......... .......... .......... .......... .......... 88% 177M 1s Step #1: 1996200K .......... .......... .......... .......... .......... 88% 193M 1s Step #1: 1996250K .......... .......... .......... .......... .......... 88% 179M 1s Step #1: 1996300K .......... .......... .......... .......... .......... 88% 65.8M 1s Step #1: 1996350K .......... .......... .......... .......... .......... 88% 171M 1s Step #1: 1996400K .......... .......... .......... .......... .......... 88% 219M 1s Step #1: 1996450K .......... .......... .......... .......... .......... 88% 189M 1s Step #1: 1996500K .......... .......... .......... .......... .......... 88% 215M 1s Step #1: 1996550K .......... .......... .......... .......... .......... 88% 178M 1s Step #1: 1996600K .......... .......... .......... .......... .......... 88% 203M 1s Step #1: 1996650K .......... .......... .......... .......... .......... 88% 225M 1s Step #1: 1996700K .......... .......... .......... .......... .......... 88% 177M 1s Step #1: 1996750K .......... .......... .......... .......... .......... 88% 162M 1s Step #1: 1996800K .......... .......... .......... .......... .......... 88% 197M 1s Step #1: 1996850K .......... .......... .......... .......... .......... 88% 197M 1s Step #1: 1996900K .......... .......... .......... .......... .......... 88% 188M 1s Step #1: 1996950K .......... .......... .......... .......... .......... 88% 183M 1s Step #1: 1997000K .......... .......... .......... .......... .......... 88% 179M 1s Step #1: 1997050K .......... .......... .......... .......... .......... 88% 203M 1s Step #1: 1997100K .......... .......... .......... .......... .......... 88% 203M 1s Step #1: 1997150K .......... .......... .......... .......... .......... 88% 160M 1s Step #1: 1997200K .......... .......... .......... .......... .......... 88% 177M 1s Step #1: 1997250K .......... .......... .......... .......... .......... 88% 200M 1s Step #1: 1997300K .......... .......... .......... .......... .......... 88% 201M 1s Step #1: 1997350K .......... .......... .......... .......... .......... 88% 179M 1s Step #1: 1997400K .......... .......... .......... .......... .......... 88% 194M 1s Step #1: 1997450K .......... .......... .......... .......... .......... 88% 204M 1s Step #1: 1997500K .......... .......... .......... .......... .......... 88% 195M 1s Step #1: 1997550K .......... .......... .......... .......... .......... 88% 163M 1s Step #1: 1997600K .......... .......... .......... .......... .......... 88% 130M 1s Step #1: 1997650K .......... .......... .......... .......... .......... 88% 162M 1s Step #1: 1997700K .......... .......... .......... .......... .......... 88% 182M 1s Step #1: 1997750K .......... .......... .......... .......... .......... 88% 165M 1s Step #1: 1997800K .......... .......... .......... .......... .......... 88% 198M 1s Step #1: 1997850K .......... .......... .......... .......... .......... 88% 198M 1s Step #1: 1997900K .......... .......... .......... .......... .......... 88% 199M 1s Step #1: 1997950K .......... .......... .......... .......... .......... 88% 150M 1s Step #1: 1998000K .......... .......... .......... .......... .......... 88% 194M 1s Step #1: 1998050K .......... .......... .......... .......... .......... 88% 223M 1s Step #1: 1998100K .......... .......... .......... .......... .......... 88% 189M 1s Step #1: 1998150K .......... .......... .......... .......... .......... 88% 183M 1s Step #1: 1998200K .......... .......... .......... .......... .......... 88% 208M 1s Step #1: 1998250K .......... .......... .......... .......... .......... 88% 191M 1s Step #1: 1998300K .......... .......... .......... .......... .......... 88% 185M 1s Step #1: 1998350K .......... .......... .......... .......... .......... 88% 164M 1s Step #1: 1998400K .......... .......... .......... .......... .......... 88% 194M 1s Step #1: 1998450K .......... .......... .......... .......... .......... 88% 202M 1s Step #1: 1998500K .......... .......... .......... .......... .......... 88% 178M 1s Step #1: 1998550K .......... .......... .......... .......... .......... 88% 177M 1s Step #1: 1998600K .......... .......... .......... .......... .......... 88% 198M 1s Step #1: 1998650K .......... .......... .......... .......... .......... 88% 184M 1s Step #1: 1998700K .......... .......... .......... .......... .......... 88% 176M 1s Step #1: 1998750K .......... .......... .......... .......... .......... 88% 163M 1s Step #1: 1998800K .......... .......... .......... .......... .......... 88% 181M 1s Step #1: 1998850K .......... .......... .......... .......... .......... 88% 193M 1s Step #1: 1998900K .......... .......... .......... .......... .......... 88% 207M 1s Step #1: 1998950K .......... .......... .......... .......... .......... 88% 190M 1s Step #1: 1999000K .......... .......... .......... .......... .......... 88% 201M 1s Step #1: 1999050K .......... .......... .......... .......... .......... 88% 186M 1s Step #1: 1999100K .......... .......... .......... .......... .......... 88% 199M 1s Step #1: 1999150K .......... .......... .......... .......... .......... 88% 182M 1s Step #1: 1999200K .......... .......... .......... .......... .......... 88% 204M 1s Step #1: 1999250K .......... .......... .......... .......... .......... 88% 195M 1s Step #1: 1999300K .......... .......... .......... .......... .......... 88% 198M 1s Step #1: 1999350K .......... .......... .......... .......... .......... 88% 167M 1s Step #1: 1999400K .......... .......... .......... .......... .......... 88% 204M 1s Step #1: 1999450K .......... .......... .......... .......... .......... 88% 193M 1s Step #1: 1999500K .......... .......... .......... .......... .......... 88% 176M 1s Step #1: 1999550K .......... .......... .......... .......... .......... 88% 163M 1s Step #1: 1999600K .......... .......... .......... .......... .......... 88% 199M 1s Step #1: 1999650K .......... .......... .......... .......... .......... 88% 197M 1s Step #1: 1999700K .......... .......... .......... .......... .......... 88% 208M 1s Step #1: 1999750K .......... .......... .......... .......... .......... 88% 176M 1s Step #1: 1999800K .......... .......... .......... .......... .......... 88% 178M 1s Step #1: 1999850K .......... .......... .......... .......... .......... 88% 185M 1s Step #1: 1999900K .......... .......... .......... .......... .......... 88% 188M 1s Step #1: 1999950K .......... .......... .......... .......... .......... 88% 172M 1s Step #1: 2000000K .......... .......... .......... .......... .......... 88% 196M 1s Step #1: 2000050K .......... .......... .......... .......... .......... 88% 165M 1s Step #1: 2000100K .......... .......... .......... .......... .......... 88% 187M 1s Step #1: 2000150K .......... .......... .......... .......... .......... 88% 181M 1s Step #1: 2000200K .......... .......... .......... .......... .......... 88% 203M 1s Step #1: 2000250K .......... .......... .......... .......... .......... 88% 195M 1s Step #1: 2000300K .......... .......... .......... .......... .......... 88% 174M 1s Step #1: 2000350K .......... .......... .......... .......... .......... 88% 163M 1s Step #1: 2000400K .......... .......... .......... .......... .......... 88% 200M 1s Step #1: 2000450K .......... .......... .......... .......... .......... 88% 66.5M 1s Step #1: 2000500K .......... .......... .......... .......... .......... 88% 186M 1s Step #1: 2000550K .......... .......... .......... .......... .......... 88% 161M 1s Step #1: 2000600K .......... .......... .......... .......... .......... 88% 193M 1s Step #1: 2000650K .......... .......... .......... .......... .......... 88% 213M 1s Step #1: 2000700K .......... .......... .......... .......... .......... 88% 163M 1s Step #1: 2000750K .......... .......... .......... .......... .......... 88% 173M 1s Step #1: 2000800K .......... .......... .......... .......... .......... 88% 197M 1s Step #1: 2000850K .......... .......... .......... .......... .......... 88% 183M 1s Step #1: 2000900K .......... .......... .......... .......... .......... 88% 181M 1s Step #1: 2000950K .......... .......... .......... .......... .......... 88% 167M 1s Step #1: 2001000K .......... .......... .......... .......... .......... 88% 207M 1s Step #1: 2001050K .......... .......... .......... .......... .......... 88% 169M 1s Step #1: 2001100K .......... .......... .......... .......... .......... 88% 201M 1s Step #1: 2001150K .......... .......... .......... .......... .......... 88% 175M 1s Step #1: 2001200K .......... .......... .......... .......... .......... 88% 182M 1s Step #1: 2001250K .......... .......... .......... .......... .......... 88% 201M 1s Step #1: 2001300K .......... .......... .......... .......... .......... 88% 191M 1s Step #1: 2001350K .......... .......... .......... .......... .......... 88% 176M 1s Step #1: 2001400K .......... .......... .......... .......... .......... 88% 210M 1s Step #1: 2001450K .......... .......... .......... .......... .......... 88% 192M 1s Step #1: 2001500K .......... .......... .......... .......... .......... 88% 192M 1s Step #1: 2001550K .......... .......... .......... .......... .......... 88% 173M 1s Step #1: 2001600K .......... .......... .......... .......... .......... 88% 189M 1s Step #1: 2001650K .......... .......... .......... .......... .......... 88% 176M 1s Step #1: 2001700K .......... .......... .......... .......... .......... 88% 197M 1s Step #1: 2001750K .......... .......... .......... .......... .......... 88% 175M 1s Step #1: 2001800K .......... .......... .......... .......... .......... 88% 202M 1s Step #1: 2001850K .......... .......... .......... .......... .......... 88% 187M 1s Step #1: 2001900K .......... .......... .......... .......... .......... 88% 207M 1s Step #1: 2001950K .......... .......... .......... .......... .......... 88% 165M 1s Step #1: 2002000K .......... .......... .......... .......... .......... 88% 179M 1s Step #1: 2002050K .......... .......... .......... .......... .......... 88% 201M 1s Step #1: 2002100K .......... .......... .......... .......... .......... 88% 188M 1s Step #1: 2002150K .......... .......... .......... .......... .......... 88% 182M 1s Step #1: 2002200K .......... .......... .......... .......... .......... 88% 172M 1s Step #1: 2002250K .......... .......... .......... .......... .......... 88% 209M 1s Step #1: 2002300K .......... .......... .......... .......... .......... 88% 204M 1s Step #1: 2002350K .......... .......... .......... .......... .......... 88% 170M 1s Step #1: 2002400K .......... .......... .......... .......... .......... 88% 181M 1s Step #1: 2002450K .......... .......... .......... .......... .......... 88% 179M 1s Step #1: 2002500K .......... .......... .......... .......... .......... 88% 63.4M 1s Step #1: 2002550K .......... .......... .......... .......... .......... 88% 180M 1s Step #1: 2002600K .......... .......... .......... .......... .......... 88% 205M 1s Step #1: 2002650K .......... .......... .......... .......... .......... 88% 212M 1s Step #1: 2002700K .......... .......... .......... .......... .......... 88% 230M 1s Step #1: 2002750K .......... .......... .......... .......... .......... 88% 162M 1s Step #1: 2002800K .......... .......... .......... .......... .......... 88% 198M 1s Step #1: 2002850K .......... .......... .......... .......... .......... 88% 209M 1s Step #1: 2002900K .......... .......... .......... .......... .......... 88% 205M 1s Step #1: 2002950K .......... .......... .......... .......... .......... 88% 185M 1s Step #1: 2003000K .......... .......... .......... .......... .......... 88% 223M 1s Step #1: 2003050K .......... .......... .......... .......... .......... 88% 196M 1s Step #1: 2003100K .......... .......... .......... .......... .......... 88% 175M 1s Step #1: 2003150K .......... .......... .......... .......... .......... 88% 173M 1s Step #1: 2003200K .......... .......... .......... .......... .......... 88% 196M 1s Step #1: 2003250K .......... .......... .......... .......... .......... 88% 198M 1s Step #1: 2003300K .......... .......... .......... .......... .......... 88% 209M 1s Step #1: 2003350K .......... .......... .......... .......... .......... 88% 170M 1s Step #1: 2003400K .......... .......... .......... .......... .......... 88% 182M 1s Step #1: 2003450K .......... .......... .......... .......... .......... 88% 204M 1s Step #1: 2003500K .......... .......... .......... .......... .......... 88% 203M 1s Step #1: 2003550K .......... .......... .......... .......... .......... 88% 158M 1s Step #1: 2003600K .......... .......... .......... .......... .......... 88% 183M 1s Step #1: 2003650K .......... .......... .......... .......... .......... 88% 208M 1s Step #1: 2003700K .......... .......... .......... .......... .......... 88% 203M 1s Step #1: 2003750K .......... .......... .......... .......... .......... 88% 179M 1s Step #1: 2003800K .......... .......... .......... .......... .......... 88% 209M 1s Step #1: 2003850K .......... .......... .......... .......... .......... 88% 181M 1s Step #1: 2003900K .......... .......... .......... .......... .......... 88% 173M 1s Step #1: 2003950K .......... .......... .......... .......... .......... 88% 173M 1s Step #1: 2004000K .......... .......... .......... .......... .......... 88% 190M 1s Step #1: 2004050K .......... .......... .......... .......... .......... 88% 190M 1s Step #1: 2004100K .......... .......... .......... .......... .......... 88% 185M 1s Step #1: 2004150K .......... .......... .......... .......... .......... 88% 179M 1s Step #1: 2004200K .......... .......... .......... .......... .......... 88% 205M 1s Step #1: 2004250K .......... .......... .......... .......... .......... 88% 198M 1s Step #1: 2004300K .......... .......... .......... .......... .......... 88% 195M 1s Step #1: 2004350K .......... .......... .......... .......... .......... 88% 164M 1s Step #1: 2004400K .......... .......... .......... .......... .......... 88% 197M 1s Step #1: 2004450K .......... .......... .......... .......... .......... 88% 205M 1s Step #1: 2004500K .......... .......... .......... .......... .......... 88% 193M 1s Step #1: 2004550K .......... .......... .......... .......... .......... 88% 66.6M 1s Step #1: 2004600K .......... .......... .......... .......... .......... 88% 194M 1s Step #1: 2004650K .......... .......... .......... .......... .......... 88% 191M 1s Step #1: 2004700K .......... .......... .......... .......... .......... 88% 211M 1s Step #1: 2004750K .......... .......... .......... .......... .......... 88% 173M 1s Step #1: 2004800K .......... .......... .......... .......... .......... 88% 218M 1s Step #1: 2004850K .......... .......... .......... .......... .......... 88% 210M 1s Step #1: 2004900K .......... .......... .......... .......... .......... 88% 195M 1s Step #1: 2004950K .......... .......... .......... .......... .......... 88% 169M 1s Step #1: 2005000K .......... .......... .......... .......... .......... 88% 204M 1s Step #1: 2005050K .......... .......... .......... .......... .......... 89% 205M 1s Step #1: 2005100K .......... .......... .......... .......... .......... 89% 201M 1s Step #1: 2005150K .......... .......... .......... .......... .......... 89% 158M 1s Step #1: 2005200K .......... .......... .......... .......... .......... 89% 186M 1s Step #1: 2005250K .......... .......... .......... .......... .......... 89% 189M 1s Step #1: 2005300K .......... .......... .......... .......... .......... 89% 208M 1s Step #1: 2005350K .......... .......... .......... .......... .......... 89% 185M 1s Step #1: 2005400K .......... .......... .......... .......... .......... 89% 184M 1s Step #1: 2005450K .......... .......... .......... .......... .......... 89% 197M 1s Step #1: 2005500K .......... .......... .......... .......... .......... 89% 208M 1s Step #1: 2005550K .......... .......... .......... .......... .......... 89% 169M 1s Step #1: 2005600K .......... .......... .......... .......... .......... 89% 219M 1s Step #1: 2005650K .......... .......... .......... .......... .......... 89% 192M 1s Step #1: 2005700K .......... .......... .......... .......... .......... 89% 215M 1s Step #1: 2005750K .......... .......... .......... .......... .......... 89% 166M 1s Step #1: 2005800K .......... .......... .......... .......... .......... 89% 203M 1s Step #1: 2005850K .......... .......... .......... .......... .......... 89% 206M 1s Step #1: 2005900K .......... .......... .......... .......... .......... 89% 195M 1s Step #1: 2005950K .......... .......... .......... .......... .......... 89% 154M 1s Step #1: 2006000K .......... .......... .......... .......... .......... 89% 200M 1s Step #1: 2006050K .......... .......... .......... .......... .......... 89% 202M 1s Step #1: 2006100K .......... .......... .......... .......... .......... 89% 199M 1s Step #1: 2006150K .......... .......... .......... .......... .......... 89% 185M 1s Step #1: 2006200K .......... .......... .......... .......... .......... 89% 176M 1s Step #1: 2006250K .......... .......... .......... .......... .......... 89% 218M 1s Step #1: 2006300K .......... .......... .......... .......... .......... 89% 204M 1s Step #1: 2006350K .......... .......... .......... .......... .......... 89% 181M 1s Step #1: 2006400K .......... .......... .......... .......... .......... 89% 210M 1s Step #1: 2006450K .......... .......... .......... .......... .......... 89% 183M 1s Step #1: 2006500K .......... .......... .......... .......... .......... 89% 208M 1s Step #1: 2006550K .......... .......... .......... .......... .......... 89% 193M 1s Step #1: 2006600K .......... .......... .......... .......... .......... 89% 68.4M 1s Step #1: 2006650K .......... .......... .......... .......... .......... 89% 184M 1s Step #1: 2006700K .......... .......... .......... .......... .......... 89% 204M 1s Step #1: 2006750K .......... .......... .......... .......... .......... 89% 194M 1s Step #1: 2006800K .......... .......... .......... .......... .......... 89% 210M 1s Step #1: 2006850K .......... .......... .......... .......... .......... 89% 174M 1s Step #1: 2006900K .......... .......... .......... .......... .......... 89% 218M 1s Step #1: 2006950K .......... .......... .......... .......... .......... 89% 182M 1s Step #1: 2007000K .......... .......... .......... .......... .......... 89% 213M 1s Step #1: 2007050K .......... .......... .......... .......... .......... 89% 197M 1s Step #1: 2007100K .......... .......... .......... .......... .......... 89% 200M 1s Step #1: 2007150K .......... .......... .......... .......... .......... 89% 167M 1s Step #1: 2007200K .......... .......... .......... .......... .......... 89% 200M 1s Step #1: 2007250K .......... .......... .......... .......... .......... 89% 215M 1s Step #1: 2007300K .......... .......... .......... .......... .......... 89% 206M 1s Step #1: 2007350K .......... .......... .......... .......... .......... 89% 176M 1s Step #1: 2007400K .......... .......... .......... .......... .......... 89% 200M 1s Step #1: 2007450K .......... .......... .......... .......... .......... 89% 200M 1s Step #1: 2007500K .......... .......... .......... .......... .......... 89% 221M 1s Step #1: 2007550K .......... .......... .......... .......... .......... 89% 172M 1s Step #1: 2007600K .......... .......... .......... .......... .......... 89% 184M 1s Step #1: 2007650K .......... .......... .......... .......... .......... 89% 181M 1s Step #1: 2007700K .......... .......... .......... .......... .......... 89% 201M 1s Step #1: 2007750K .......... .......... .......... .......... .......... 89% 165M 1s Step #1: 2007800K .......... .......... .......... .......... .......... 89% 184M 1s Step #1: 2007850K .......... .......... .......... .......... .......... 89% 207M 1s Step #1: 2007900K .......... .......... .......... .......... .......... 89% 187M 1s Step #1: 2007950K .......... .......... .......... .......... .......... 89% 183M 1s Step #1: 2008000K .......... .......... .......... .......... .......... 89% 190M 1s Step #1: 2008050K .......... .......... .......... .......... .......... 89% 207M 1s Step #1: 2008100K .......... .......... .......... .......... .......... 89% 195M 1s Step #1: 2008150K .......... .......... .......... .......... .......... 89% 179M 1s Step #1: 2008200K .......... .......... .......... .......... .......... 89% 173M 1s Step #1: 2008250K .......... .......... .......... .......... .......... 89% 199M 1s Step #1: 2008300K .......... .......... .......... .......... .......... 89% 207M 1s Step #1: 2008350K .......... .......... .......... .......... .......... 89% 160M 1s Step #1: 2008400K .......... .......... .......... .......... .......... 89% 172M 1s Step #1: 2008450K .......... .......... .......... .......... .......... 89% 204M 1s Step #1: 2008500K .......... .......... .......... .......... .......... 89% 195M 1s Step #1: 2008550K .......... .......... .......... .......... .......... 89% 175M 1s Step #1: 2008600K .......... .......... .......... .......... .......... 89% 190M 1s Step #1: 2008650K .......... .......... .......... .......... .......... 89% 68.8M 1s Step #1: 2008700K .......... .......... .......... .......... .......... 89% 205M 1s Step #1: 2008750K .......... .......... .......... .......... .......... 89% 154M 1s Step #1: 2008800K .......... .......... .......... .......... .......... 89% 195M 1s Step #1: 2008850K .......... .......... .......... .......... .......... 89% 165M 1s Step #1: 2008900K .......... .......... .......... .......... .......... 89% 211M 1s Step #1: 2008950K .......... .......... .......... .......... .......... 89% 179M 1s Step #1: 2009000K .......... .......... .......... .......... .......... 89% 180M 1s Step #1: 2009050K .......... .......... .......... .......... .......... 89% 189M 1s Step #1: 2009100K .......... .......... .......... .......... .......... 89% 197M 1s Step #1: 2009150K .......... .......... .......... .......... .......... 89% 172M 1s Step #1: 2009200K .......... .......... .......... .......... .......... 89% 212M 1s Step #1: 2009250K .......... .......... .......... .......... .......... 89% 189M 1s Step #1: 2009300K .......... .......... .......... .......... .......... 89% 224M 1s Step #1: 2009350K .......... .......... .......... .......... .......... 89% 193M 1s Step #1: 2009400K .......... .......... .......... .......... .......... 89% 207M 1s Step #1: 2009450K .......... .......... .......... .......... .......... 89% 185M 1s Step #1: 2009500K .......... .......... .......... .......... .......... 89% 181M 1s Step #1: 2009550K .......... .......... .......... .......... .......... 89% 177M 1s Step #1: 2009600K .......... .......... .......... .......... .......... 89% 196M 1s Step #1: 2009650K .......... .......... .......... .......... .......... 89% 183M 1s Step #1: 2009700K .......... .......... .......... .......... .......... 89% 189M 1s Step #1: 2009750K .......... .......... .......... .......... .......... 89% 174M 1s Step #1: 2009800K .......... .......... .......... .......... .......... 89% 176M 1s Step #1: 2009850K .......... .......... .......... .......... .......... 89% 193M 1s Step #1: 2009900K .......... .......... .......... .......... .......... 89% 201M 1s Step #1: 2009950K .......... .......... .......... .......... .......... 89% 171M 1s Step #1: 2010000K .......... .......... .......... .......... .......... 89% 188M 1s Step #1: 2010050K .......... .......... .......... .......... .......... 89% 192M 1s Step #1: 2010100K .......... .......... .......... .......... .......... 89% 197M 1s Step #1: 2010150K .......... .......... .......... .......... .......... 89% 180M 1s Step #1: 2010200K .......... .......... .......... .......... .......... 89% 197M 1s Step #1: 2010250K .......... .......... .......... .......... .......... 89% 187M 1s Step #1: 2010300K .......... .......... .......... .......... .......... 89% 167M 1s Step #1: 2010350K .......... .......... .......... .......... .......... 89% 188M 1s Step #1: 2010400K .......... .......... .......... .......... .......... 89% 204M 1s Step #1: 2010450K .......... .......... .......... .......... .......... 89% 198M 1s Step #1: 2010500K .......... .......... .......... .......... .......... 89% 210M 1s Step #1: 2010550K .......... .......... .......... .......... .......... 89% 183M 1s Step #1: 2010600K .......... .......... .......... .......... .......... 89% 205M 1s Step #1: 2010650K .......... .......... .......... .......... .......... 89% 191M 1s Step #1: 2010700K .......... .......... .......... .......... .......... 89% 68.2M 1s Step #1: 2010750K .......... .......... .......... .......... .......... 89% 183M 1s Step #1: 2010800K .......... .......... .......... .......... .......... 89% 212M 1s Step #1: 2010850K .......... .......... .......... .......... .......... 89% 183M 1s Step #1: 2010900K .......... .......... .......... .......... .......... 89% 206M 1s Step #1: 2010950K .......... .......... .......... .......... .......... 89% 168M 1s Step #1: 2011000K .......... .......... .......... .......... .......... 89% 209M 1s Step #1: 2011050K .......... .......... .......... .......... .......... 89% 191M 1s Step #1: 2011100K .......... .......... .......... .......... .......... 89% 192M 1s Step #1: 2011150K .......... .......... .......... .......... .......... 89% 165M 1s Step #1: 2011200K .......... .......... .......... .......... .......... 89% 195M 1s Step #1: 2011250K .......... .......... .......... .......... .......... 89% 209M 1s Step #1: 2011300K .......... .......... .......... .......... .......... 89% 195M 1s Step #1: 2011350K .......... .......... .......... .......... .......... 89% 166M 1s Step #1: 2011400K .......... .......... .......... .......... .......... 89% 201M 1s Step #1: 2011450K .......... .......... .......... .......... .......... 89% 203M 1s Step #1: 2011500K .......... .......... .......... .......... .......... 89% 202M 1s Step #1: 2011550K .......... .......... .......... .......... .......... 89% 158M 1s Step #1: 2011600K .......... .......... .......... .......... .......... 89% 194M 1s Step #1: 2011650K .......... .......... .......... .......... .......... 89% 193M 1s Step #1: 2011700K .......... .......... .......... .......... .......... 89% 202M 1s Step #1: 2011750K .......... .......... .......... .......... .......... 89% 183M 1s Step #1: 2011800K .......... .......... .......... .......... .......... 89% 189M 1s Step #1: 2011850K .......... .......... .......... .......... .......... 89% 195M 1s Step #1: 2011900K .......... .......... .......... .......... .......... 89% 197M 1s Step #1: 2011950K .......... .......... .......... .......... .......... 89% 170M 1s Step #1: 2012000K .......... .......... .......... .......... .......... 89% 192M 1s Step #1: 2012050K .......... .......... .......... .......... .......... 89% 184M 1s Step #1: 2012100K .......... .......... .......... .......... .......... 89% 196M 1s Step #1: 2012150K .......... .......... .......... .......... .......... 89% 173M 1s Step #1: 2012200K .......... .......... .......... .......... .......... 89% 182M 1s Step #1: 2012250K .......... .......... .......... .......... .......... 89% 211M 1s Step #1: 2012300K .......... .......... .......... .......... .......... 89% 207M 1s Step #1: 2012350K .......... .......... .......... .......... .......... 89% 166M 1s Step #1: 2012400K .......... .......... .......... .......... .......... 89% 209M 1s Step #1: 2012450K .......... .......... .......... .......... .......... 89% 217M 1s Step #1: 2012500K .......... .......... .......... .......... .......... 89% 198M 1s Step #1: 2012550K .......... .......... .......... .......... .......... 89% 176M 1s Step #1: 2012600K .......... .......... .......... .......... .......... 89% 213M 1s Step #1: 2012650K .......... .......... .......... .......... .......... 89% 195M 1s Step #1: 2012700K .......... .......... .......... .......... .......... 89% 171M 1s Step #1: 2012750K .......... .......... .......... .......... .......... 89% 62.5M 1s Step #1: 2012800K .......... .......... .......... .......... .......... 89% 179M 1s Step #1: 2012850K .......... .......... .......... .......... .......... 89% 195M 1s Step #1: 2012900K .......... .......... .......... .......... .......... 89% 217M 1s Step #1: 2012950K .......... .......... .......... .......... .......... 89% 184M 1s Step #1: 2013000K .......... .......... .......... .......... .......... 89% 207M 1s Step #1: 2013050K .......... .......... .......... .......... .......... 89% 203M 1s Step #1: 2013100K .......... .......... .......... .......... .......... 89% 187M 1s Step #1: 2013150K .......... .......... .......... .......... .......... 89% 180M 1s Step #1: 2013200K .......... .......... .......... .......... .......... 89% 204M 1s Step #1: 2013250K .......... .......... .......... .......... .......... 89% 193M 1s Step #1: 2013300K .......... .......... .......... .......... .......... 89% 205M 1s Step #1: 2013350K .......... .......... .......... .......... .......... 89% 160M 1s Step #1: 2013400K .......... .......... .......... .......... .......... 89% 199M 1s Step #1: 2013450K .......... .......... .......... .......... .......... 89% 220M 1s Step #1: 2013500K .......... .......... .......... .......... .......... 89% 202M 1s Step #1: 2013550K .......... .......... .......... .......... .......... 89% 168M 1s Step #1: 2013600K .......... .......... .......... .......... .......... 89% 186M 1s Step #1: 2013650K .......... .......... .......... .......... .......... 89% 201M 1s Step #1: 2013700K .......... .......... .......... .......... .......... 89% 214M 1s Step #1: 2013750K .......... .......... .......... .......... .......... 89% 164M 1s Step #1: 2013800K .......... .......... .......... .......... .......... 89% 209M 1s Step #1: 2013850K .......... .......... .......... .......... .......... 89% 185M 1s Step #1: 2013900K .......... .......... .......... .......... .......... 89% 197M 1s Step #1: 2013950K .......... .......... .......... .......... .......... 89% 163M 1s Step #1: 2014000K .......... .......... .......... .......... .......... 89% 209M 1s Step #1: 2014050K .......... .......... .......... .......... .......... 89% 209M 1s Step #1: 2014100K .......... .......... .......... .......... .......... 89% 177M 1s Step #1: 2014150K .......... .......... .......... .......... .......... 89% 170M 1s Step #1: 2014200K .......... .......... .......... .......... .......... 89% 205M 1s Step #1: 2014250K .......... .......... .......... .......... .......... 89% 208M 1s Step #1: 2014300K .......... .......... .......... .......... .......... 89% 207M 1s Step #1: 2014350K .......... .......... .......... .......... .......... 89% 169M 1s Step #1: 2014400K .......... .......... .......... .......... .......... 89% 204M 1s Step #1: 2014450K .......... .......... .......... .......... .......... 89% 206M 1s Step #1: 2014500K .......... .......... .......... .......... .......... 89% 213M 1s Step #1: 2014550K .......... .......... .......... .......... .......... 89% 182M 1s Step #1: 2014600K .......... .......... .......... .......... .......... 89% 184M 1s Step #1: 2014650K .......... .......... .......... .......... .......... 89% 186M 1s Step #1: 2014700K .......... .......... .......... .......... .......... 89% 198M 1s Step #1: 2014750K .......... .......... .......... .......... .......... 89% 162M 1s Step #1: 2014800K .......... .......... .......... .......... .......... 89% 67.8M 1s Step #1: 2014850K .......... .......... .......... .......... .......... 89% 207M 1s Step #1: 2014900K .......... .......... .......... .......... .......... 89% 184M 1s Step #1: 2014950K .......... .......... .......... .......... .......... 89% 188M 1s Step #1: 2015000K .......... .......... .......... .......... .......... 89% 206M 1s Step #1: 2015050K .......... .......... .......... .......... .......... 89% 211M 1s Step #1: 2015100K .......... .......... .......... .......... .......... 89% 236M 1s Step #1: 2015150K .......... .......... .......... .......... .......... 89% 151M 1s Step #1: 2015200K .......... .......... .......... .......... .......... 89% 194M 1s Step #1: 2015250K .......... .......... .......... .......... .......... 89% 204M 1s Step #1: 2015300K .......... .......... .......... .......... .......... 89% 208M 1s Step #1: 2015350K .......... .......... .......... .......... .......... 89% 193M 1s Step #1: 2015400K .......... .......... .......... .......... .......... 89% 192M 1s Step #1: 2015450K .......... .......... .......... .......... .......... 89% 191M 1s Step #1: 2015500K .......... .......... .......... .......... .......... 89% 207M 1s Step #1: 2015550K .......... .......... .......... .......... .......... 89% 176M 1s Step #1: 2015600K .......... .......... .......... .......... .......... 89% 204M 1s Step #1: 2015650K .......... .......... .......... .......... .......... 89% 183M 1s Step #1: 2015700K .......... .......... .......... .......... .......... 89% 192M 1s Step #1: 2015750K .......... .......... .......... .......... .......... 89% 187M 1s Step #1: 2015800K .......... .......... .......... .......... .......... 89% 196M 1s Step #1: 2015850K .......... .......... .......... .......... .......... 89% 192M 1s Step #1: 2015900K .......... .......... .......... .......... .......... 89% 189M 1s Step #1: 2015950K .......... .......... .......... .......... .......... 89% 174M 1s Step #1: 2016000K .......... .......... .......... .......... .......... 89% 172M 1s Step #1: 2016050K .......... .......... .......... .......... .......... 89% 192M 1s Step #1: 2016100K .......... .......... .......... .......... .......... 89% 211M 1s Step #1: 2016150K .......... .......... .......... .......... .......... 89% 192M 1s Step #1: 2016200K .......... .......... .......... .......... .......... 89% 181M 1s Step #1: 2016250K .......... .......... .......... .......... .......... 89% 206M 1s Step #1: 2016300K .......... .......... .......... .......... .......... 89% 204M 1s Step #1: 2016350K .......... .......... .......... .......... .......... 89% 159M 1s Step #1: 2016400K .......... .......... .......... .......... .......... 89% 183M 1s Step #1: 2016450K .......... .......... .......... .......... .......... 89% 210M 1s Step #1: 2016500K .......... .......... .......... .......... .......... 89% 201M 1s Step #1: 2016550K .......... .......... .......... .......... .......... 89% 175M 1s Step #1: 2016600K .......... .......... .......... .......... .......... 89% 190M 1s Step #1: 2016650K .......... .......... .......... .......... .......... 89% 196M 1s Step #1: 2016700K .......... .......... .......... .......... .......... 89% 186M 1s Step #1: 2016750K .......... .......... .......... .......... .......... 89% 180M 1s Step #1: 2016800K .......... .......... .......... .......... .......... 89% 211M 1s Step #1: 2016850K .......... .......... .......... .......... .......... 89% 67.0M 1s Step #1: 2016900K .......... .......... .......... .......... .......... 89% 196M 1s Step #1: 2016950K .......... .......... .......... .......... .......... 89% 176M 1s Step #1: 2017000K .......... .......... .......... .......... .......... 89% 222M 1s Step #1: 2017050K .......... .......... .......... .......... .......... 89% 191M 1s Step #1: 2017100K .......... .......... .......... .......... .......... 89% 194M 1s Step #1: 2017150K .......... .......... .......... .......... .......... 89% 170M 1s Step #1: 2017200K .......... .......... .......... .......... .......... 89% 214M 1s Step #1: 2017250K .......... .......... .......... .......... .......... 89% 222M 1s Step #1: 2017300K .......... .......... .......... .......... .......... 89% 190M 1s Step #1: 2017350K .......... .......... .......... .......... .......... 89% 185M 1s Step #1: 2017400K .......... .......... .......... .......... .......... 89% 191M 1s Step #1: 2017450K .......... .......... .......... .......... .......... 89% 202M 1s Step #1: 2017500K .......... .......... .......... .......... .......... 89% 224M 1s Step #1: 2017550K .......... .......... .......... .......... .......... 89% 163M 1s Step #1: 2017600K .......... .......... .......... .......... .......... 89% 193M 1s Step #1: 2017650K .......... .......... .......... .......... .......... 89% 212M 1s Step #1: 2017700K .......... .......... .......... .......... .......... 89% 192M 1s Step #1: 2017750K .......... .......... .......... .......... .......... 89% 190M 1s Step #1: 2017800K .......... .......... .......... .......... .......... 89% 216M 1s Step #1: 2017850K .......... .......... .......... .......... .......... 89% 218M 1s Step #1: 2017900K .......... .......... .......... .......... .......... 89% 214M 1s Step #1: 2017950K .......... .......... .......... .......... .......... 89% 151M 1s Step #1: 2018000K .......... .......... .......... .......... .......... 89% 206M 1s Step #1: 2018050K .......... .......... .......... .......... .......... 89% 215M 1s Step #1: 2018100K .......... .......... .......... .......... .......... 89% 204M 1s Step #1: 2018150K .......... .......... .......... .......... .......... 89% 182M 1s Step #1: 2018200K .......... .......... .......... .......... .......... 89% 196M 1s Step #1: 2018250K .......... .......... .......... .......... .......... 89% 220M 1s Step #1: 2018300K .......... .......... .......... .......... .......... 89% 216M 1s Step #1: 2018350K .......... .......... .......... .......... .......... 89% 185M 1s Step #1: 2018400K .......... .......... .......... .......... .......... 89% 201M 1s Step #1: 2018450K .......... .......... .......... .......... .......... 89% 177M 1s Step #1: 2018500K .......... .......... .......... .......... .......... 89% 203M 1s Step #1: 2018550K .......... .......... .......... .......... .......... 89% 178M 1s Step #1: 2018600K .......... .......... .......... .......... .......... 89% 210M 1s Step #1: 2018650K .......... .......... .......... .......... .......... 89% 197M 1s Step #1: 2018700K .......... .......... .......... .......... .......... 89% 204M 1s Step #1: 2018750K .......... .......... .......... .......... .......... 89% 172M 1s Step #1: 2018800K .......... .......... .......... .......... .......... 89% 213M 1s Step #1: 2018850K .......... .......... .......... .......... .......... 89% 205M 1s Step #1: 2018900K .......... .......... .......... .......... .......... 89% 66.8M 1s Step #1: 2018950K .......... .......... .......... .......... .......... 89% 179M 1s Step #1: 2019000K .......... .......... .......... .......... .......... 89% 171M 1s Step #1: 2019050K .......... .......... .......... .......... .......... 89% 207M 1s Step #1: 2019100K .......... .......... .......... .......... .......... 89% 210M 1s Step #1: 2019150K .......... .......... .......... .......... .......... 89% 174M 1s Step #1: 2019200K .......... .......... .......... .......... .......... 89% 208M 1s Step #1: 2019250K .......... .......... .......... .......... .......... 89% 176M 1s Step #1: 2019300K .......... .......... .......... .......... .......... 89% 201M 1s Step #1: 2019350K .......... .......... .......... .......... .......... 89% 180M 1s Step #1: 2019400K .......... .......... .......... .......... .......... 89% 204M 1s Step #1: 2019450K .......... .......... .......... .......... .......... 89% 181M 1s Step #1: 2019500K .......... .......... .......... .......... .......... 89% 175M 1s Step #1: 2019550K .......... .......... .......... .......... .......... 89% 165M 1s Step #1: 2019600K .......... .......... .......... .......... .......... 89% 194M 1s Step #1: 2019650K .......... .......... .......... .......... .......... 89% 209M 1s Step #1: 2019700K .......... .......... .......... .......... .......... 89% 190M 1s Step #1: 2019750K .......... .......... .......... .......... .......... 89% 168M 1s Step #1: 2019800K .......... .......... .......... .......... .......... 89% 206M 1s Step #1: 2019850K .......... .......... .......... .......... .......... 89% 196M 1s Step #1: 2019900K .......... .......... .......... .......... .......... 89% 187M 1s Step #1: 2019950K .......... .......... .......... .......... .......... 89% 155M 1s Step #1: 2020000K .......... .......... .......... .......... .......... 89% 197M 1s Step #1: 2020050K .......... .......... .......... .......... .......... 89% 204M 1s Step #1: 2020100K .......... .......... .......... .......... .......... 89% 204M 1s Step #1: 2020150K .......... .......... .......... .......... .......... 89% 174M 1s Step #1: 2020200K .......... .......... .......... .......... .......... 89% 190M 1s Step #1: 2020250K .......... .......... .......... .......... .......... 89% 180M 1s Step #1: 2020300K .......... .......... .......... .......... .......... 89% 203M 1s Step #1: 2020350K .......... .......... .......... .......... .......... 89% 154M 1s Step #1: 2020400K .......... .......... .......... .......... .......... 89% 209M 1s Step #1: 2020450K .......... .......... .......... .......... .......... 89% 200M 1s Step #1: 2020500K .......... .......... .......... .......... .......... 89% 186M 1s Step #1: 2020550K .......... .......... .......... .......... .......... 89% 175M 1s Step #1: 2020600K .......... .......... .......... .......... .......... 89% 207M 1s Step #1: 2020650K .......... .......... .......... .......... .......... 89% 206M 1s Step #1: 2020700K .......... .......... .......... .......... .......... 89% 199M 1s Step #1: 2020750K .......... .......... .......... .......... .......... 89% 176M 1s Step #1: 2020800K .......... .......... .......... .......... .......... 89% 187M 1s Step #1: 2020850K .......... .......... .......... .......... .......... 89% 203M 1s Step #1: 2020900K .......... .......... .......... .......... .......... 89% 149M 1s Step #1: 2020950K .......... .......... .......... .......... .......... 89% 63.3M 1s Step #1: 2021000K .......... .......... .......... .......... .......... 89% 211M 1s Step #1: 2021050K .......... .......... .......... .......... .......... 89% 194M 1s Step #1: 2021100K .......... .......... .......... .......... .......... 89% 191M 1s Step #1: 2021150K .......... .......... .......... .......... .......... 89% 167M 1s Step #1: 2021200K .......... .......... .......... .......... .......... 89% 131M 1s Step #1: 2021250K .......... .......... .......... .......... .......... 89% 179M 1s Step #1: 2021300K .......... .......... .......... .......... .......... 89% 187M 1s Step #1: 2021350K .......... .......... .......... .......... .......... 89% 169M 1s Step #1: 2021400K .......... .......... .......... .......... .......... 89% 200M 1s Step #1: 2021450K .......... .......... .......... .......... .......... 89% 201M 1s Step #1: 2021500K .......... .......... .......... .......... .......... 89% 199M 1s Step #1: 2021550K .......... .......... .......... .......... .......... 89% 123M 1s Step #1: 2021600K .......... .......... .......... .......... .......... 89% 196M 1s Step #1: 2021650K .......... .......... .......... .......... .......... 89% 199M 1s Step #1: 2021700K .......... .......... .......... .......... .......... 89% 195M 1s Step #1: 2021750K .......... .......... .......... .......... .......... 89% 145M 1s Step #1: 2021800K .......... .......... .......... .......... .......... 89% 189M 1s Step #1: 2021850K .......... .......... .......... .......... .......... 89% 201M 1s Step #1: 2021900K .......... .......... .......... .......... .......... 89% 171M 1s Step #1: 2021950K .......... .......... .......... .......... .......... 89% 171M 1s Step #1: 2022000K .......... .......... .......... .......... .......... 89% 175M 1s Step #1: 2022050K .......... .......... .......... .......... .......... 89% 175M 1s Step #1: 2022100K .......... .......... .......... .......... .......... 89% 171M 1s Step #1: 2022150K .......... .......... .......... .......... .......... 89% 175M 1s Step #1: 2022200K .......... .......... .......... .......... .......... 89% 205M 1s Step #1: 2022250K .......... .......... .......... .......... .......... 89% 198M 1s Step #1: 2022300K .......... .......... .......... .......... .......... 89% 205M 1s Step #1: 2022350K .......... .......... .......... .......... .......... 89% 164M 1s Step #1: 2022400K .......... .......... .......... .......... .......... 89% 195M 1s Step #1: 2022450K .......... .......... .......... .......... .......... 89% 201M 1s Step #1: 2022500K .......... .......... .......... .......... .......... 89% 187M 1s Step #1: 2022550K .......... .......... .......... .......... .......... 89% 197M 1s Step #1: 2022600K .......... .......... .......... .......... .......... 89% 180M 1s Step #1: 2022650K .......... .......... .......... .......... .......... 89% 200M 1s Step #1: 2022700K .......... .......... .......... .......... .......... 89% 200M 1s Step #1: 2022750K .......... .......... .......... .......... .......... 89% 156M 1s Step #1: 2022800K .......... .......... .......... .......... .......... 89% 193M 1s Step #1: 2022850K .......... .......... .......... .......... .......... 89% 196M 1s Step #1: 2022900K .......... .......... .......... .......... .......... 89% 193M 1s Step #1: 2022950K .......... .......... .......... .......... .......... 89% 167M 1s Step #1: 2023000K .......... .......... .......... .......... .......... 89% 65.7M 1s Step #1: 2023050K .......... .......... .......... .......... .......... 89% 235M 1s Step #1: 2023100K .......... .......... .......... .......... .......... 89% 187M 1s Step #1: 2023150K .......... .......... .......... .......... .......... 89% 170M 1s Step #1: 2023200K .......... .......... .......... .......... .......... 89% 193M 1s Step #1: 2023250K .......... .......... .......... .......... .......... 89% 208M 1s Step #1: 2023300K .......... .......... .......... .......... .......... 89% 210M 1s Step #1: 2023350K .......... .......... .......... .......... .......... 89% 169M 1s Step #1: 2023400K .......... .......... .......... .......... .......... 89% 193M 1s Step #1: 2023450K .......... .......... .......... .......... .......... 89% 204M 1s Step #1: 2023500K .......... .......... .......... .......... .......... 89% 198M 1s Step #1: 2023550K .......... .......... .......... .......... .......... 89% 158M 1s Step #1: 2023600K .......... .......... .......... .......... .......... 89% 194M 1s Step #1: 2023650K .......... .......... .......... .......... .......... 89% 209M 1s Step #1: 2023700K .......... .......... .......... .......... .......... 89% 213M 1s Step #1: 2023750K .......... .......... .......... .......... .......... 89% 152M 1s Step #1: 2023800K .......... .......... .......... .......... .......... 89% 208M 1s Step #1: 2023850K .......... .......... .......... .......... .......... 89% 182M 1s Step #1: 2023900K .......... .......... .......... .......... .......... 89% 117M 1s Step #1: 2023950K .......... .......... .......... .......... .......... 89% 140M 1s Step #1: 2024000K .......... .......... .......... .......... .......... 89% 204M 1s Step #1: 2024050K .......... .......... .......... .......... .......... 89% 204M 1s Step #1: 2024100K .......... .......... .......... .......... .......... 89% 182M 1s Step #1: 2024150K .......... .......... .......... .......... .......... 89% 162M 1s Step #1: 2024200K .......... .......... .......... .......... .......... 89% 197M 1s Step #1: 2024250K .......... .......... .......... .......... .......... 89% 179M 1s Step #1: 2024300K .......... .......... .......... .......... .......... 89% 192M 1s Step #1: 2024350K .......... .......... .......... .......... .......... 89% 165M 1s Step #1: 2024400K .......... .......... .......... .......... .......... 89% 205M 1s Step #1: 2024450K .......... .......... .......... .......... .......... 89% 179M 1s Step #1: 2024500K .......... .......... .......... .......... .......... 89% 188M 1s Step #1: 2024550K .......... .......... .......... .......... .......... 89% 169M 1s Step #1: 2024600K .......... .......... .......... .......... .......... 89% 175M 1s Step #1: 2024650K .......... .......... .......... .......... .......... 89% 173M 1s Step #1: 2024700K .......... .......... .......... .......... .......... 89% 178M 1s Step #1: 2024750K .......... .......... .......... .......... .......... 89% 159M 1s Step #1: 2024800K .......... .......... .......... .......... .......... 89% 192M 1s Step #1: 2024850K .......... .......... .......... .......... .......... 89% 188M 1s Step #1: 2024900K .......... .......... .......... .......... .......... 89% 208M 1s Step #1: 2024950K .......... .......... .......... .......... .......... 89% 181M 1s Step #1: 2025000K .......... .......... .......... .......... .......... 89% 184M 1s Step #1: 2025050K .......... .......... .......... .......... .......... 89% 63.0M 1s Step #1: 2025100K .......... .......... .......... .......... .......... 89% 223M 1s Step #1: 2025150K .......... .......... .......... .......... .......... 89% 186M 1s Step #1: 2025200K .......... .......... .......... .......... .......... 89% 210M 1s Step #1: 2025250K .......... .......... .......... .......... .......... 89% 178M 1s Step #1: 2025300K .......... .......... .......... .......... .......... 89% 202M 1s Step #1: 2025350K .......... .......... .......... .......... .......... 89% 166M 1s Step #1: 2025400K .......... .......... .......... .......... .......... 89% 179M 1s Step #1: 2025450K .......... .......... .......... .......... .......... 89% 216M 1s Step #1: 2025500K .......... .......... .......... .......... .......... 89% 208M 1s Step #1: 2025550K .......... .......... .......... .......... .......... 89% 174M 1s Step #1: 2025600K .......... .......... .......... .......... .......... 89% 204M 1s Step #1: 2025650K .......... .......... .......... .......... .......... 89% 176M 1s Step #1: 2025700K .......... .......... .......... .......... .......... 89% 199M 1s Step #1: 2025750K .......... .......... .......... .......... .......... 89% 181M 1s Step #1: 2025800K .......... .......... .......... .......... .......... 89% 182M 1s Step #1: 2025850K .......... .......... .......... .......... .......... 89% 204M 1s Step #1: 2025900K .......... .......... .......... .......... .......... 89% 183M 1s Step #1: 2025950K .......... .......... .......... .......... .......... 89% 176M 1s Step #1: 2026000K .......... .......... .......... .......... .......... 89% 197M 1s Step #1: 2026050K .......... .......... .......... .......... .......... 89% 196M 1s Step #1: 2026100K .......... .......... .......... .......... .......... 89% 178M 1s Step #1: 2026150K .......... .......... .......... .......... .......... 89% 164M 1s Step #1: 2026200K .......... .......... .......... .......... .......... 89% 205M 1s Step #1: 2026250K .......... .......... .......... .......... .......... 89% 198M 1s Step #1: 2026300K .......... .......... .......... .......... .......... 89% 128M 1s Step #1: 2026350K .......... .......... .......... .......... .......... 89% 144M 1s Step #1: 2026400K .......... .......... .......... .......... .......... 89% 175M 1s Step #1: 2026450K .......... .......... .......... .......... .......... 89% 195M 1s Step #1: 2026500K .......... .......... .......... .......... .......... 89% 180M 1s Step #1: 2026550K .......... .......... .......... .......... .......... 89% 170M 1s Step #1: 2026600K .......... .......... .......... .......... .......... 89% 215M 1s Step #1: 2026650K .......... .......... .......... .......... .......... 89% 180M 1s Step #1: 2026700K .......... .......... .......... .......... .......... 89% 203M 1s Step #1: 2026750K .......... .......... .......... .......... .......... 89% 164M 1s Step #1: 2026800K .......... .......... .......... .......... .......... 89% 182M 1s Step #1: 2026850K .......... .......... .......... .......... .......... 89% 189M 1s Step #1: 2026900K .......... .......... .......... .......... .......... 89% 195M 1s Step #1: 2026950K .......... .......... .......... .......... .......... 89% 180M 1s Step #1: 2027000K .......... .......... .......... .......... .......... 89% 191M 1s Step #1: 2027050K .......... .......... .......... .......... .......... 89% 203M 1s Step #1: 2027100K .......... .......... .......... .......... .......... 89% 67.3M 1s Step #1: 2027150K .......... .......... .......... .......... .......... 89% 165M 1s Step #1: 2027200K .......... .......... .......... .......... .......... 89% 187M 1s Step #1: 2027250K .......... .......... .......... .......... .......... 89% 201M 1s Step #1: 2027300K .......... .......... .......... .......... .......... 89% 207M 1s Step #1: 2027350K .......... .......... .......... .......... .......... 89% 181M 1s Step #1: 2027400K .......... .......... .......... .......... .......... 89% 201M 1s Step #1: 2027450K .......... .......... .......... .......... .......... 89% 184M 1s Step #1: 2027500K .......... .......... .......... .......... .......... 89% 173M 1s Step #1: 2027550K .......... .......... .......... .......... .......... 89% 169M 1s Step #1: 2027600K .......... .......... .......... .......... .......... 90% 188M 1s Step #1: 2027650K .......... .......... .......... .......... .......... 90% 202M 1s Step #1: 2027700K .......... .......... .......... .......... .......... 90% 192M 1s Step #1: 2027750K .......... .......... .......... .......... .......... 90% 184M 1s Step #1: 2027800K .......... .......... .......... .......... .......... 90% 204M 1s Step #1: 2027850K .......... .......... .......... .......... .......... 90% 198M 1s Step #1: 2027900K .......... .......... .......... .......... .......... 90% 171M 1s Step #1: 2027950K .......... .......... .......... .......... .......... 90% 152M 1s Step #1: 2028000K .......... .......... .......... .......... .......... 90% 193M 1s Step #1: 2028050K .......... .......... .......... .......... .......... 90% 179M 1s Step #1: 2028100K .......... .......... .......... .......... .......... 90% 208M 1s Step #1: 2028150K .......... .......... .......... .......... .......... 90% 160M 1s Step #1: 2028200K .......... .......... .......... .......... .......... 90% 183M 1s Step #1: 2028250K .......... .......... .......... .......... .......... 90% 172M 1s Step #1: 2028300K .......... .......... .......... .......... .......... 90% 193M 1s Step #1: 2028350K .......... .......... .......... .......... .......... 90% 165M 1s Step #1: 2028400K .......... .......... .......... .......... .......... 90% 179M 1s Step #1: 2028450K .......... .......... .......... .......... .......... 90% 202M 1s Step #1: 2028500K .......... .......... .......... .......... .......... 90% 184M 1s Step #1: 2028550K .......... .......... .......... .......... .......... 90% 169M 1s Step #1: 2028600K .......... .......... .......... .......... .......... 90% 215M 1s Step #1: 2028650K .......... .......... .......... .......... .......... 90% 225M 1s Step #1: 2028700K .......... .......... .......... .......... .......... 90% 195M 1s Step #1: 2028750K .......... .......... .......... .......... .......... 90% 171M 1s Step #1: 2028800K .......... .......... .......... .......... .......... 90% 192M 1s Step #1: 2028850K .......... .......... .......... .......... .......... 90% 207M 1s Step #1: 2028900K .......... .......... .......... .......... .......... 90% 226M 1s Step #1: 2028950K .......... .......... .......... .......... .......... 90% 184M 1s Step #1: 2029000K .......... .......... .......... .......... .......... 90% 178M 1s Step #1: 2029050K .......... .......... .......... .......... .......... 90% 193M 1s Step #1: 2029100K .......... .......... .......... .......... .......... 90% 188M 1s Step #1: 2029150K .......... .......... .......... .......... .......... 90% 61.8M 1s Step #1: 2029200K .......... .......... .......... .......... .......... 90% 192M 1s Step #1: 2029250K .......... .......... .......... .......... .......... 90% 212M 1s Step #1: 2029300K .......... .......... .......... .......... .......... 90% 204M 1s Step #1: 2029350K .......... .......... .......... .......... .......... 90% 172M 1s Step #1: 2029400K .......... .......... .......... .......... .......... 90% 203M 1s Step #1: 2029450K .......... .......... .......... .......... .......... 90% 222M 1s Step #1: 2029500K .......... .......... .......... .......... .......... 90% 179M 1s Step #1: 2029550K .......... .......... .......... .......... .......... 90% 172M 1s Step #1: 2029600K .......... .......... .......... .......... .......... 90% 200M 1s Step #1: 2029650K .......... .......... .......... .......... .......... 90% 204M 1s Step #1: 2029700K .......... .......... .......... .......... .......... 90% 190M 1s Step #1: 2029750K .......... .......... .......... .......... .......... 90% 165M 1s Step #1: 2029800K .......... .......... .......... .......... .......... 90% 198M 1s Step #1: 2029850K .......... .......... .......... .......... .......... 90% 203M 1s Step #1: 2029900K .......... .......... .......... .......... .......... 90% 202M 1s Step #1: 2029950K .......... .......... .......... .......... .......... 90% 178M 1s Step #1: 2030000K .......... .......... .......... .......... .......... 90% 187M 1s Step #1: 2030050K .......... .......... .......... .......... .......... 90% 191M 1s Step #1: 2030100K .......... .......... .......... .......... .......... 90% 187M 1s Step #1: 2030150K .......... .......... .......... .......... .......... 90% 183M 1s Step #1: 2030200K .......... .......... .......... .......... .......... 90% 209M 1s Step #1: 2030250K .......... .......... .......... .......... .......... 90% 202M 1s Step #1: 2030300K .......... .......... .......... .......... .......... 90% 188M 1s Step #1: 2030350K .......... .......... .......... .......... .......... 90% 167M 1s Step #1: 2030400K .......... .......... .......... .......... .......... 90% 208M 1s Step #1: 2030450K .......... .......... .......... .......... .......... 90% 201M 1s Step #1: 2030500K .......... .......... .......... .......... .......... 90% 184M 1s Step #1: 2030550K .......... .......... .......... .......... .......... 90% 175M 1s Step #1: 2030600K .......... .......... .......... .......... .......... 90% 192M 1s Step #1: 2030650K .......... .......... .......... .......... .......... 90% 194M 1s Step #1: 2030700K .......... .......... .......... .......... .......... 90% 200M 1s Step #1: 2030750K .......... .......... .......... .......... .......... 90% 169M 1s Step #1: 2030800K .......... .......... .......... .......... .......... 90% 203M 1s Step #1: 2030850K .......... .......... .......... .......... .......... 90% 206M 1s Step #1: 2030900K .......... .......... .......... .......... .......... 90% 207M 1s Step #1: 2030950K .......... .......... .......... .......... .......... 90% 183M 1s Step #1: 2031000K .......... .......... .......... .......... .......... 90% 180M 1s Step #1: 2031050K .......... .......... .......... .......... .......... 90% 189M 1s Step #1: 2031100K .......... .......... .......... .......... .......... 90% 206M 1s Step #1: 2031150K .......... .......... .......... .......... .......... 90% 163M 1s Step #1: 2031200K .......... .......... .......... .......... .......... 90% 70.3M 1s Step #1: 2031250K .......... .......... .......... .......... .......... 90% 190M 1s Step #1: 2031300K .......... .......... .......... .......... .......... 90% 214M 1s Step #1: 2031350K .......... .......... .......... .......... .......... 90% 195M 1s Step #1: 2031400K .......... .......... .......... .......... .......... 90% 209M 1s Step #1: 2031450K .......... .......... .......... .......... .......... 90% 204M 1s Step #1: 2031500K .......... .......... .......... .......... .......... 90% 230M 1s Step #1: 2031550K .......... .......... .......... .......... .......... 90% 179M 1s Step #1: 2031600K .......... .......... .......... .......... .......... 90% 212M 1s Step #1: 2031650K .......... .......... .......... .......... .......... 90% 212M 1s Step #1: 2031700K .......... .......... .......... .......... .......... 90% 201M 1s Step #1: 2031750K .......... .......... .......... .......... .......... 90% 160M 1s Step #1: 2031800K .......... .......... .......... .......... .......... 90% 209M 1s Step #1: 2031850K .......... .......... .......... .......... .......... 90% 221M 1s Step #1: 2031900K .......... .......... .......... .......... .......... 90% 197M 1s Step #1: 2031950K .......... .......... .......... .......... .......... 90% 165M 1s Step #1: 2032000K .......... .......... .......... .......... .......... 90% 194M 1s Step #1: 2032050K .......... .......... .......... .......... .......... 90% 187M 1s Step #1: 2032100K .......... .......... .......... .......... .......... 90% 193M 1s Step #1: 2032150K .......... .......... .......... .......... .......... 90% 189M 1s Step #1: 2032200K .......... .......... .......... .......... .......... 90% 197M 1s Step #1: 2032250K .......... .......... .......... .......... .......... 90% 193M 1s Step #1: 2032300K .......... .......... .......... .......... .......... 90% 202M 1s Step #1: 2032350K .......... .......... .......... .......... .......... 90% 170M 1s Step #1: 2032400K .......... .......... .......... .......... .......... 90% 212M 1s Step #1: 2032450K .......... .......... .......... .......... .......... 90% 199M 1s Step #1: 2032500K .......... .......... .......... .......... .......... 90% 197M 1s Step #1: 2032550K .......... .......... .......... .......... .......... 90% 156M 1s Step #1: 2032600K .......... .......... .......... .......... .......... 90% 204M 1s Step #1: 2032650K .......... .......... .......... .......... .......... 90% 201M 1s Step #1: 2032700K .......... .......... .......... .......... .......... 90% 203M 1s Step #1: 2032750K .......... .......... .......... .......... .......... 90% 157M 1s Step #1: 2032800K .......... .......... .......... .......... .......... 90% 189M 1s Step #1: 2032850K .......... .......... .......... .......... .......... 90% 209M 1s Step #1: 2032900K .......... .......... .......... .......... .......... 90% 197M 1s Step #1: 2032950K .......... .......... .......... .......... .......... 90% 165M 1s Step #1: 2033000K .......... .......... .......... .......... .......... 90% 206M 1s Step #1: 2033050K .......... .......... .......... .......... .......... 90% 192M 1s Step #1: 2033100K .......... .......... .......... .......... .......... 90% 217M 1s Step #1: 2033150K .......... .......... .......... .......... .......... 90% 166M 1s Step #1: 2033200K .......... .......... .......... .......... .......... 90% 202M 1s Step #1: 2033250K .......... .......... .......... .......... .......... 90% 66.8M 1s Step #1: 2033300K .......... .......... .......... .......... .......... 90% 189M 1s Step #1: 2033350K .......... .......... .......... .......... .......... 90% 192M 1s Step #1: 2033400K .......... .......... .......... .......... .......... 90% 203M 1s Step #1: 2033450K .......... .......... .......... .......... .......... 90% 201M 1s Step #1: 2033500K .......... .......... .......... .......... .......... 90% 210M 1s Step #1: 2033550K .......... .......... .......... .......... .......... 90% 184M 1s Step #1: 2033600K .......... .......... .......... .......... .......... 90% 192M 1s Step #1: 2033650K .......... .......... .......... .......... .......... 90% 210M 1s Step #1: 2033700K .......... .......... .......... .......... .......... 90% 228M 1s Step #1: 2033750K .......... .......... .......... .......... .......... 90% 186M 1s Step #1: 2033800K .......... .......... .......... .......... .......... 90% 209M 1s Step #1: 2033850K .......... .......... .......... .......... .......... 90% 187M 1s Step #1: 2033900K .......... .......... .......... .......... .......... 90% 220M 1s Step #1: 2033950K .......... .......... .......... .......... .......... 90% 177M 1s Step #1: 2034000K .......... .......... .......... .......... .......... 90% 211M 1s Step #1: 2034050K .......... .......... .......... .......... .......... 90% 199M 1s Step #1: 2034100K .......... .......... .......... .......... .......... 90% 197M 1s Step #1: 2034150K .......... .......... .......... .......... .......... 90% 175M 1s Step #1: 2034200K .......... .......... .......... .......... .......... 90% 198M 1s Step #1: 2034250K .......... .......... .......... .......... .......... 90% 213M 1s Step #1: 2034300K .......... .......... .......... .......... .......... 90% 203M 1s Step #1: 2034350K .......... .......... .......... .......... .......... 90% 152M 1s Step #1: 2034400K .......... .......... .......... .......... .......... 90% 200M 1s Step #1: 2034450K .......... .......... .......... .......... .......... 90% 185M 1s Step #1: 2034500K .......... .......... .......... .......... .......... 90% 205M 1s Step #1: 2034550K .......... .......... .......... .......... .......... 90% 181M 1s Step #1: 2034600K .......... .......... .......... .......... .......... 90% 196M 1s Step #1: 2034650K .......... .......... .......... .......... .......... 90% 204M 1s Step #1: 2034700K .......... .......... .......... .......... .......... 90% 195M 1s Step #1: 2034750K .......... .......... .......... .......... .......... 90% 178M 1s Step #1: 2034800K .......... .......... .......... .......... .......... 90% 218M 1s Step #1: 2034850K .......... .......... .......... .......... .......... 90% 198M 1s Step #1: 2034900K .......... .......... .......... .......... .......... 90% 187M 1s Step #1: 2034950K .......... .......... .......... .......... .......... 90% 178M 1s Step #1: 2035000K .......... .......... .......... .......... .......... 90% 209M 1s Step #1: 2035050K .......... .......... .......... .......... .......... 90% 187M 1s Step #1: 2035100K .......... .......... .......... .......... .......... 90% 196M 1s Step #1: 2035150K .......... .......... .......... .......... .......... 90% 174M 1s Step #1: 2035200K .......... .......... .......... .......... .......... 90% 191M 1s Step #1: 2035250K .......... .......... .......... .......... .......... 90% 206M 1s Step #1: 2035300K .......... .......... .......... .......... .......... 90% 69.5M 1s Step #1: 2035350K .......... .......... .......... .......... .......... 90% 193M 1s Step #1: 2035400K .......... .......... .......... .......... .......... 90% 182M 1s Step #1: 2035450K .......... .......... .......... .......... .......... 90% 200M 1s Step #1: 2035500K .......... .......... .......... .......... .......... 90% 192M 1s Step #1: 2035550K .......... .......... .......... .......... .......... 90% 167M 1s Step #1: 2035600K .......... .......... .......... .......... .......... 90% 187M 1s Step #1: 2035650K .......... .......... .......... .......... .......... 90% 214M 1s Step #1: 2035700K .......... .......... .......... .......... .......... 90% 212M 1s Step #1: 2035750K .......... .......... .......... .......... .......... 90% 162M 1s Step #1: 2035800K .......... .......... .......... .......... .......... 90% 208M 1s Step #1: 2035850K .......... .......... .......... .......... .......... 90% 207M 1s Step #1: 2035900K .......... .......... .......... .......... .......... 90% 198M 1s Step #1: 2035950K .......... .......... .......... .......... .......... 90% 178M 1s Step #1: 2036000K .......... .......... .......... .......... .......... 90% 203M 1s Step #1: 2036050K .......... .......... .......... .......... .......... 90% 209M 1s Step #1: 2036100K .......... .......... .......... .......... .......... 90% 190M 1s Step #1: 2036150K .......... .......... .......... .......... .......... 90% 168M 1s Step #1: 2036200K .......... .......... .......... .......... .......... 90% 221M 1s Step #1: 2036250K .......... .......... .......... .......... .......... 90% 196M 1s Step #1: 2036300K .......... .......... .......... .......... .......... 90% 185M 1s Step #1: 2036350K .......... .......... .......... .......... .......... 90% 167M 1s Step #1: 2036400K .......... .......... .......... .......... .......... 90% 179M 1s Step #1: 2036450K .......... .......... .......... .......... .......... 90% 205M 1s Step #1: 2036500K .......... .......... .......... .......... .......... 90% 197M 1s Step #1: 2036550K .......... .......... .......... .......... .......... 90% 167M 1s Step #1: 2036600K .......... .......... .......... .......... .......... 90% 190M 1s Step #1: 2036650K .......... .......... .......... .......... .......... 90% 192M 1s Step #1: 2036700K .......... .......... .......... .......... .......... 90% 167M 1s Step #1: 2036750K .......... .......... .......... .......... .......... 90% 167M 1s Step #1: 2036800K .......... .......... .......... .......... .......... 90% 195M 1s Step #1: 2036850K .......... .......... .......... .......... .......... 90% 205M 1s Step #1: 2036900K .......... .......... .......... .......... .......... 90% 187M 1s Step #1: 2036950K .......... .......... .......... .......... .......... 90% 183M 1s Step #1: 2037000K .......... .......... .......... .......... .......... 90% 207M 1s Step #1: 2037050K .......... .......... .......... .......... .......... 90% 189M 1s Step #1: 2037100K .......... .......... .......... .......... .......... 90% 187M 1s Step #1: 2037150K .......... .......... .......... .......... .......... 90% 162M 1s Step #1: 2037200K .......... .......... .......... .......... .......... 90% 209M 1s Step #1: 2037250K .......... .......... .......... .......... .......... 90% 200M 1s Step #1: 2037300K .......... .......... .......... .......... .......... 90% 187M 1s Step #1: 2037350K .......... .......... .......... .......... .......... 90% 64.9M 1s Step #1: 2037400K .......... .......... .......... .......... .......... 90% 191M 1s Step #1: 2037450K .......... .......... .......... .......... .......... 90% 217M 1s Step #1: 2037500K .......... .......... .......... .......... .......... 90% 225M 1s Step #1: 2037550K .......... .......... .......... .......... .......... 90% 168M 1s Step #1: 2037600K .......... .......... .......... .......... .......... 90% 209M 1s Step #1: 2037650K .......... .......... .......... .......... .......... 90% 172M 1s Step #1: 2037700K .......... .......... .......... .......... .......... 90% 205M 1s Step #1: 2037750K .......... .......... .......... .......... .......... 90% 185M 1s Step #1: 2037800K .......... .......... .......... .......... .......... 90% 207M 1s Step #1: 2037850K .......... .......... .......... .......... .......... 90% 206M 1s Step #1: 2037900K .......... .......... .......... .......... .......... 90% 214M 1s Step #1: 2037950K .......... .......... .......... .......... .......... 90% 159M 1s Step #1: 2038000K .......... .......... .......... .......... .......... 90% 179M 1s Step #1: 2038050K .......... .......... .......... .......... .......... 90% 198M 1s Step #1: 2038100K .......... .......... .......... .......... .......... 90% 212M 1s Step #1: 2038150K .......... .......... .......... .......... .......... 90% 151M 1s Step #1: 2038200K .......... .......... .......... .......... .......... 90% 191M 1s Step #1: 2038250K .......... .......... .......... .......... .......... 90% 213M 1s Step #1: 2038300K .......... .......... .......... .......... .......... 90% 199M 1s Step #1: 2038350K .......... .......... .......... .......... .......... 90% 167M 1s Step #1: 2038400K .......... .......... .......... .......... .......... 90% 208M 1s Step #1: 2038450K .......... .......... .......... .......... .......... 90% 185M 1s Step #1: 2038500K .......... .......... .......... .......... .......... 90% 200M 1s Step #1: 2038550K .......... .......... .......... .......... .......... 90% 176M 1s Step #1: 2038600K .......... .......... .......... .......... .......... 90% 206M 1s Step #1: 2038650K .......... .......... .......... .......... .......... 90% 194M 1s Step #1: 2038700K .......... .......... .......... .......... .......... 90% 195M 1s Step #1: 2038750K .......... .......... .......... .......... .......... 90% 164M 1s Step #1: 2038800K .......... .......... .......... .......... .......... 90% 203M 1s Step #1: 2038850K .......... .......... .......... .......... .......... 90% 206M 1s Step #1: 2038900K .......... .......... .......... .......... .......... 90% 194M 1s Step #1: 2038950K .......... .......... .......... .......... .......... 90% 174M 1s Step #1: 2039000K .......... .......... .......... .......... .......... 90% 198M 1s Step #1: 2039050K .......... .......... .......... .......... .......... 90% 206M 1s Step #1: 2039100K .......... .......... .......... .......... .......... 90% 208M 1s Step #1: 2039150K .......... .......... .......... .......... .......... 90% 169M 1s Step #1: 2039200K .......... .......... .......... .......... .......... 90% 186M 1s Step #1: 2039250K .......... .......... .......... .......... .......... 90% 203M 1s Step #1: 2039300K .......... .......... .......... .......... .......... 90% 197M 1s Step #1: 2039350K .......... .......... .......... .......... .......... 90% 176M 1s Step #1: 2039400K .......... .......... .......... .......... .......... 90% 67.6M 1s Step #1: 2039450K .......... .......... .......... .......... .......... 90% 180M 1s Step #1: 2039500K .......... .......... .......... .......... .......... 90% 210M 1s Step #1: 2039550K .......... .......... .......... .......... .......... 90% 168M 1s Step #1: 2039600K .......... .......... .......... .......... .......... 90% 207M 1s Step #1: 2039650K .......... .......... .......... .......... .......... 90% 207M 1s Step #1: 2039700K .......... .......... .......... .......... .......... 90% 205M 1s Step #1: 2039750K .......... .......... .......... .......... .......... 90% 189M 1s Step #1: 2039800K .......... .......... .......... .......... .......... 90% 184M 1s Step #1: 2039850K .......... .......... .......... .......... .......... 90% 198M 1s Step #1: 2039900K .......... .......... .......... .......... .......... 90% 180M 1s Step #1: 2039950K .......... .......... .......... .......... .......... 90% 186M 1s Step #1: 2040000K .......... .......... .......... .......... .......... 90% 185M 1s Step #1: 2040050K .......... .......... .......... .......... .......... 90% 198M 1s Step #1: 2040100K .......... .......... .......... .......... .......... 90% 203M 1s Step #1: 2040150K .......... .......... .......... .......... .......... 90% 175M 1s Step #1: 2040200K .......... .......... .......... .......... .......... 90% 180M 1s Step #1: 2040250K .......... .......... .......... .......... .......... 90% 183M 1s Step #1: 2040300K .......... .......... .......... .......... .......... 90% 208M 1s Step #1: 2040350K .......... .......... .......... .......... .......... 90% 162M 1s Step #1: 2040400K .......... .......... .......... .......... .......... 90% 195M 1s Step #1: 2040450K .......... .......... .......... .......... .......... 90% 209M 1s Step #1: 2040500K .......... .......... .......... .......... .......... 90% 190M 1s Step #1: 2040550K .......... .......... .......... .......... .......... 90% 166M 1s Step #1: 2040600K .......... .......... .......... .......... .......... 90% 194M 1s Step #1: 2040650K .......... .......... .......... .......... .......... 90% 201M 1s Step #1: 2040700K .......... .......... .......... .......... .......... 90% 203M 1s Step #1: 2040750K .......... .......... .......... .......... .......... 90% 163M 1s Step #1: 2040800K .......... .......... .......... .......... .......... 90% 185M 1s Step #1: 2040850K .......... .......... .......... .......... .......... 90% 197M 1s Step #1: 2040900K .......... .......... .......... .......... .......... 90% 185M 1s Step #1: 2040950K .......... .......... .......... .......... .......... 90% 171M 1s Step #1: 2041000K .......... .......... .......... .......... .......... 90% 176M 1s Step #1: 2041050K .......... .......... .......... .......... .......... 90% 205M 1s Step #1: 2041100K .......... .......... .......... .......... .......... 90% 207M 1s Step #1: 2041150K .......... .......... .......... .......... .......... 90% 166M 1s Step #1: 2041200K .......... .......... .......... .......... .......... 90% 191M 1s Step #1: 2041250K .......... .......... .......... .......... .......... 90% 182M 1s Step #1: 2041300K .......... .......... .......... .......... .......... 90% 201M 1s Step #1: 2041350K .......... .......... .......... .......... .......... 90% 186M 1s Step #1: 2041400K .......... .......... .......... .......... .......... 90% 186M 1s Step #1: 2041450K .......... .......... .......... .......... .......... 90% 69.3M 1s Step #1: 2041500K .......... .......... .......... .......... .......... 90% 205M 1s Step #1: 2041550K .......... .......... .......... .......... .......... 90% 196M 1s Step #1: 2041600K .......... .......... .......... .......... .......... 90% 214M 1s Step #1: 2041650K .......... .......... .......... .......... .......... 90% 196M 1s Step #1: 2041700K .......... .......... .......... .......... .......... 90% 189M 1s Step #1: 2041750K .......... .......... .......... .......... .......... 90% 165M 1s Step #1: 2041800K .......... .......... .......... .......... .......... 90% 189M 1s Step #1: 2041850K .......... .......... .......... .......... .......... 90% 206M 1s Step #1: 2041900K .......... .......... .......... .......... .......... 90% 211M 1s Step #1: 2041950K .......... .......... .......... .......... .......... 90% 169M 1s Step #1: 2042000K .......... .......... .......... .......... .......... 90% 192M 1s Step #1: 2042050K .......... .......... .......... .......... .......... 90% 206M 1s Step #1: 2042100K .......... .......... .......... .......... .......... 90% 194M 1s Step #1: 2042150K .......... .......... .......... .......... .......... 90% 185M 1s Step #1: 2042200K .......... .......... .......... .......... .......... 90% 212M 1s Step #1: 2042250K .......... .......... .......... .......... .......... 90% 187M 1s Step #1: 2042300K .......... .......... .......... .......... .......... 90% 178M 1s Step #1: 2042350K .......... .......... .......... .......... .......... 90% 172M 1s Step #1: 2042400K .......... .......... .......... .......... .......... 90% 196M 1s Step #1: 2042450K .......... .......... .......... .......... .......... 90% 178M 1s Step #1: 2042500K .......... .......... .......... .......... .......... 90% 196M 1s Step #1: 2042550K .......... .......... .......... .......... .......... 90% 168M 1s Step #1: 2042600K .......... .......... .......... .......... .......... 90% 211M 1s Step #1: 2042650K .......... .......... .......... .......... .......... 90% 195M 1s Step #1: 2042700K .......... .......... .......... .......... .......... 90% 189M 1s Step #1: 2042750K .......... .......... .......... .......... .......... 90% 162M 1s Step #1: 2042800K .......... .......... .......... .......... .......... 90% 179M 1s Step #1: 2042850K .......... .......... .......... .......... .......... 90% 195M 1s Step #1: 2042900K .......... .......... .......... .......... .......... 90% 202M 1s Step #1: 2042950K .......... .......... .......... .......... .......... 90% 186M 1s Step #1: 2043000K .......... .......... .......... .......... .......... 90% 178M 1s Step #1: 2043050K .......... .......... .......... .......... .......... 90% 195M 1s Step #1: 2043100K .......... .......... .......... .......... .......... 90% 211M 1s Step #1: 2043150K .......... .......... .......... .......... .......... 90% 171M 1s Step #1: 2043200K .......... .......... .......... .......... .......... 90% 204M 1s Step #1: 2043250K .......... .......... .......... .......... .......... 90% 193M 1s Step #1: 2043300K .......... .......... .......... .......... .......... 90% 180M 1s Step #1: 2043350K .......... .......... .......... .......... .......... 90% 181M 1s Step #1: 2043400K .......... .......... .......... .......... .......... 90% 202M 1s Step #1: 2043450K .......... .......... .......... .......... .......... 90% 199M 1s Step #1: 2043500K .......... .......... .......... .......... .......... 90% 71.3M 1s Step #1: 2043550K .......... .......... .......... .......... .......... 90% 171M 1s Step #1: 2043600K .......... .......... .......... .......... .......... 90% 204M 1s Step #1: 2043650K .......... .......... .......... .......... .......... 90% 192M 1s Step #1: 2043700K .......... .......... .......... .......... .......... 90% 203M 1s Step #1: 2043750K .......... .......... .......... .......... .......... 90% 193M 1s Step #1: 2043800K .......... .......... .......... .......... .......... 90% 201M 1s Step #1: 2043850K .......... .......... .......... .......... .......... 90% 197M 1s Step #1: 2043900K .......... .......... .......... .......... .......... 90% 192M 1s Step #1: 2043950K .......... .......... .......... .......... .......... 90% 146M 1s Step #1: 2044000K .......... .......... .......... .......... .......... 90% 217M 1s Step #1: 2044050K .......... .......... .......... .......... .......... 90% 176M 1s Step #1: 2044100K .......... .......... .......... .......... .......... 90% 204M 1s Step #1: 2044150K .......... .......... .......... .......... .......... 90% 163M 1s Step #1: 2044200K .......... .......... .......... .......... .......... 90% 189M 1s Step #1: 2044250K .......... .......... .......... .......... .......... 90% 203M 1s Step #1: 2044300K .......... .......... .......... .......... .......... 90% 217M 1s Step #1: 2044350K .......... .......... .......... .......... .......... 90% 169M 1s Step #1: 2044400K .......... .......... .......... .......... .......... 90% 210M 1s Step #1: 2044450K .......... .......... .......... .......... .......... 90% 209M 1s Step #1: 2044500K .......... .......... .......... .......... .......... 90% 202M 1s Step #1: 2044550K .......... .......... .......... .......... .......... 90% 181M 1s Step #1: 2044600K .......... .......... .......... .......... .......... 90% 186M 1s Step #1: 2044650K .......... .......... .......... .......... .......... 90% 203M 1s Step #1: 2044700K .......... .......... .......... .......... .......... 90% 185M 1s Step #1: 2044750K .......... .......... .......... .......... .......... 90% 165M 1s Step #1: 2044800K .......... .......... .......... .......... .......... 90% 211M 1s Step #1: 2044850K .......... .......... .......... .......... .......... 90% 200M 1s Step #1: 2044900K .......... .......... .......... .......... .......... 90% 194M 1s Step #1: 2044950K .......... .......... .......... .......... .......... 90% 184M 1s Step #1: 2045000K .......... .......... .......... .......... .......... 90% 204M 1s Step #1: 2045050K .......... .......... .......... .......... .......... 90% 192M 1s Step #1: 2045100K .......... .......... .......... .......... .......... 90% 192M 1s Step #1: 2045150K .......... .......... .......... .......... .......... 90% 173M 1s Step #1: 2045200K .......... .......... .......... .......... .......... 90% 186M 1s Step #1: 2045250K .......... .......... .......... .......... .......... 90% 200M 1s Step #1: 2045300K .......... .......... .......... .......... .......... 90% 199M 1s Step #1: 2045350K .......... .......... .......... .......... .......... 90% 167M 1s Step #1: 2045400K .......... .......... .......... .......... .......... 90% 203M 1s Step #1: 2045450K .......... .......... .......... .......... .......... 90% 203M 1s Step #1: 2045500K .......... .......... .......... .......... .......... 90% 195M 1s Step #1: 2045550K .......... .......... .......... .......... .......... 90% 63.5M 1s Step #1: 2045600K .......... .......... .......... .......... .......... 90% 181M 1s Step #1: 2045650K .......... .......... .......... .......... .......... 90% 205M 1s Step #1: 2045700K .......... .......... .......... .......... .......... 90% 203M 1s Step #1: 2045750K .......... .......... .......... .......... .......... 90% 171M 1s Step #1: 2045800K .......... .......... .......... .......... .......... 90% 197M 1s Step #1: 2045850K .......... .......... .......... .......... .......... 90% 189M 1s Step #1: 2045900K .......... .......... .......... .......... .......... 90% 210M 1s Step #1: 2045950K .......... .......... .......... .......... .......... 90% 171M 1s Step #1: 2046000K .......... .......... .......... .......... .......... 90% 224M 1s Step #1: 2046050K .......... .......... .......... .......... .......... 90% 206M 1s Step #1: 2046100K .......... .......... .......... .......... .......... 90% 200M 1s Step #1: 2046150K .......... .......... .......... .......... .......... 90% 185M 1s Step #1: 2046200K .......... .......... .......... .......... .......... 90% 194M 1s Step #1: 2046250K .......... .......... .......... .......... .......... 90% 199M 1s Step #1: 2046300K .......... .......... .......... .......... .......... 90% 198M 1s Step #1: 2046350K .......... .......... .......... .......... .......... 90% 180M 1s Step #1: 2046400K .......... .......... .......... .......... .......... 90% 189M 1s Step #1: 2046450K .......... .......... .......... .......... .......... 90% 204M 1s Step #1: 2046500K .......... .......... .......... .......... .......... 90% 188M 1s Step #1: 2046550K .......... .......... .......... .......... .......... 90% 161M 1s Step #1: 2046600K .......... .......... .......... .......... .......... 90% 197M 1s Step #1: 2046650K .......... .......... .......... .......... .......... 90% 183M 1s Step #1: 2046700K .......... .......... .......... .......... .......... 90% 204M 1s Step #1: 2046750K .......... .......... .......... .......... .......... 90% 149M 1s Step #1: 2046800K .......... .......... .......... .......... .......... 90% 203M 1s Step #1: 2046850K .......... .......... .......... .......... .......... 90% 199M 1s Step #1: 2046900K .......... .......... .......... .......... .......... 90% 190M 1s Step #1: 2046950K .......... .......... .......... .......... .......... 90% 158M 1s Step #1: 2047000K .......... .......... .......... .......... .......... 90% 205M 1s Step #1: 2047050K .......... .......... .......... .......... .......... 90% 209M 1s Step #1: 2047100K .......... .......... .......... .......... .......... 90% 210M 1s Step #1: 2047150K .......... .......... .......... .......... .......... 90% 152M 1s Step #1: 2047200K .......... .......... .......... .......... .......... 90% 203M 1s Step #1: 2047250K .......... .......... .......... .......... .......... 90% 186M 1s Step #1: 2047300K .......... .......... .......... .......... .......... 90% 197M 1s Step #1: 2047350K .......... .......... .......... .......... .......... 90% 180M 1s Step #1: 2047400K .......... .......... .......... .......... .......... 90% 199M 1s Step #1: 2047450K .......... .......... .......... .......... .......... 90% 205M 1s Step #1: 2047500K .......... .......... .......... .......... .......... 90% 194M 1s Step #1: 2047550K .......... .......... .......... .......... .......... 90% 63.7M 1s Step #1: 2047600K .......... .......... .......... .......... .......... 90% 200M 1s Step #1: 2047650K .......... .......... .......... .......... .......... 90% 142M 1s Step #1: 2047700K .......... .......... .......... .......... .......... 90% 182M 1s Step #1: 2047750K .......... .......... .......... .......... .......... 90% 179M 1s Step #1: 2047800K .......... .......... .......... .......... .......... 90% 213M 1s Step #1: 2047850K .......... .......... .......... .......... .......... 90% 204M 1s Step #1: 2047900K .......... .......... .......... .......... .......... 90% 186M 1s Step #1: 2047950K .......... .......... .......... .......... .......... 90% 173M 1s Step #1: 2048000K .......... .......... .......... .......... .......... 90% 186M 1s Step #1: 2048050K .......... .......... .......... .......... .......... 90% 197M 1s Step #1: 2048100K .......... .......... .......... .......... .......... 90% 190M 1s Step #1: 2048150K .......... .......... .......... .......... .......... 90% 204M 1s Step #1: 2048200K .......... .......... .......... .......... .......... 90% 181M 1s Step #1: 2048250K .......... .......... .......... .......... .......... 90% 207M 1s Step #1: 2048300K .......... .......... .......... .......... .......... 90% 204M 1s Step #1: 2048350K .......... .......... .......... .......... .......... 90% 176M 1s Step #1: 2048400K .......... .......... .......... .......... .......... 90% 157M 1s Step #1: 2048450K .......... .......... .......... .......... .......... 90% 191M 1s Step #1: 2048500K .......... .......... .......... .......... .......... 90% 190M 1s Step #1: 2048550K .......... .......... .......... .......... .......... 90% 154M 1s Step #1: 2048600K .......... .......... .......... .......... .......... 90% 187M 1s Step #1: 2048650K .......... .......... .......... .......... .......... 90% 206M 1s Step #1: 2048700K .......... .......... .......... .......... .......... 90% 190M 1s Step #1: 2048750K .......... .......... .......... .......... .......... 90% 169M 1s Step #1: 2048800K .......... .......... .......... .......... .......... 90% 187M 1s Step #1: 2048850K .......... .......... .......... .......... .......... 90% 195M 1s Step #1: 2048900K .......... .......... .......... .......... .......... 90% 206M 1s Step #1: 2048950K .......... .......... .......... .......... .......... 90% 167M 1s Step #1: 2049000K .......... .......... .......... .......... .......... 90% 200M 1s Step #1: 2049050K .......... .......... .......... .......... .......... 90% 208M 1s Step #1: 2049100K .......... .......... .......... .......... .......... 90% 185M 1s Step #1: 2049150K .......... .......... .......... .......... .......... 90% 157M 1s Step #1: 2049200K .......... .......... .......... .......... .......... 90% 193M 1s Step #1: 2049250K .......... .......... .......... .......... .......... 90% 207M 1s Step #1: 2049300K .......... .......... .......... .......... .......... 90% 205M 1s Step #1: 2049350K .......... .......... .......... .......... .......... 90% 178M 1s Step #1: 2049400K .......... .......... .......... .......... .......... 90% 188M 1s Step #1: 2049450K .......... .......... .......... .......... .......... 90% 187M 1s Step #1: 2049500K .......... .......... .......... .......... .......... 90% 192M 1s Step #1: 2049550K .......... .......... .......... .......... .......... 90% 166M 1s Step #1: 2049600K .......... .......... .......... .......... .......... 90% 66.0M 1s Step #1: 2049650K .......... .......... .......... .......... .......... 90% 208M 1s Step #1: 2049700K .......... .......... .......... .......... .......... 90% 194M 1s Step #1: 2049750K .......... .......... .......... .......... .......... 90% 191M 1s Step #1: 2049800K .......... .......... .......... .......... .......... 90% 180M 1s Step #1: 2049850K .......... .......... .......... .......... .......... 90% 194M 1s Step #1: 2049900K .......... .......... .......... .......... .......... 90% 195M 1s Step #1: 2049950K .......... .......... .......... .......... .......... 90% 172M 1s Step #1: 2050000K .......... .......... .......... .......... .......... 90% 208M 1s Step #1: 2050050K .......... .......... .......... .......... .......... 90% 209M 1s Step #1: 2050100K .......... .......... .......... .......... .......... 91% 211M 1s Step #1: 2050150K .......... .......... .......... .......... .......... 91% 184M 1s Step #1: 2050200K .......... .......... .......... .......... .......... 91% 188M 1s Step #1: 2050250K .......... .......... .......... .......... .......... 91% 186M 1s Step #1: 2050300K .......... .......... .......... .......... .......... 91% 186M 1s Step #1: 2050350K .......... .......... .......... .......... .......... 91% 152M 1s Step #1: 2050400K .......... .......... .......... .......... .......... 91% 127M 1s Step #1: 2050450K .......... .......... .......... .......... .......... 91% 152M 1s Step #1: 2050500K .......... .......... .......... .......... .......... 91% 199M 1s Step #1: 2050550K .......... .......... .......... .......... .......... 91% 165M 1s Step #1: 2050600K .......... .......... .......... .......... .......... 91% 205M 1s Step #1: 2050650K .......... .......... .......... .......... .......... 91% 186M 1s Step #1: 2050700K .......... .......... .......... .......... .......... 91% 181M 1s Step #1: 2050750K .......... .......... .......... .......... .......... 91% 149M 1s Step #1: 2050800K .......... .......... .......... .......... .......... 91% 177M 1s Step #1: 2050850K .......... .......... .......... .......... .......... 91% 201M 1s Step #1: 2050900K .......... .......... .......... .......... .......... 91% 196M 1s Step #1: 2050950K .......... .......... .......... .......... .......... 91% 168M 1s Step #1: 2051000K .......... .......... .......... .......... .......... 91% 192M 1s Step #1: 2051050K .......... .......... .......... .......... .......... 91% 199M 1s Step #1: 2051100K .......... .......... .......... .......... .......... 91% 199M 1s Step #1: 2051150K .......... .......... .......... .......... .......... 91% 160M 1s Step #1: 2051200K .......... .......... .......... .......... .......... 91% 193M 1s Step #1: 2051250K .......... .......... .......... .......... .......... 91% 182M 1s Step #1: 2051300K .......... .......... .......... .......... .......... 91% 176M 1s Step #1: 2051350K .......... .......... .......... .......... .......... 91% 174M 1s Step #1: 2051400K .......... .......... .......... .......... .......... 91% 183M 1s Step #1: 2051450K .......... .......... .......... .......... .......... 91% 197M 1s Step #1: 2051500K .......... .......... .......... .......... .......... 91% 189M 1s Step #1: 2051550K .......... .......... .......... .......... .......... 91% 162M 1s Step #1: 2051600K .......... .......... .......... .......... .......... 91% 201M 1s Step #1: 2051650K .......... .......... .......... .......... .......... 91% 66.0M 1s Step #1: 2051700K .......... .......... .......... .......... .......... 91% 201M 1s Step #1: 2051750K .......... .......... .......... .......... .......... 91% 175M 1s Step #1: 2051800K .......... .......... .......... .......... .......... 91% 212M 1s Step #1: 2051850K .......... .......... .......... .......... .......... 91% 207M 1s Step #1: 2051900K .......... .......... .......... .......... .......... 91% 209M 1s Step #1: 2051950K .......... .......... .......... .......... .......... 91% 181M 1s Step #1: 2052000K .......... .......... .......... .......... .......... 91% 194M 1s Step #1: 2052050K .......... .......... .......... .......... .......... 91% 196M 1s Step #1: 2052100K .......... .......... .......... .......... .......... 91% 206M 1s Step #1: 2052150K .......... .......... .......... .......... .......... 91% 169M 1s Step #1: 2052200K .......... .......... .......... .......... .......... 91% 196M 1s Step #1: 2052250K .......... .......... .......... .......... .......... 91% 199M 1s Step #1: 2052300K .......... .......... .......... .......... .......... 91% 216M 1s Step #1: 2052350K .......... .......... .......... .......... .......... 91% 169M 1s Step #1: 2052400K .......... .......... .......... .......... .......... 91% 199M 1s Step #1: 2052450K .......... .......... .......... .......... .......... 91% 204M 1s Step #1: 2052500K .......... .......... .......... .......... .......... 91% 194M 1s Step #1: 2052550K .......... .......... .......... .......... .......... 91% 178M 1s Step #1: 2052600K .......... .......... .......... .......... .......... 91% 177M 1s Step #1: 2052650K .......... .......... .......... .......... .......... 91% 206M 1s Step #1: 2052700K .......... .......... .......... .......... .......... 91% 194M 1s Step #1: 2052750K .......... .......... .......... .......... .......... 91% 179M 1s Step #1: 2052800K .......... .......... .......... .......... .......... 91% 173M 1s Step #1: 2052850K .......... .......... .......... .......... .......... 91% 207M 1s Step #1: 2052900K .......... .......... .......... .......... .......... 91% 224M 1s Step #1: 2052950K .......... .......... .......... .......... .......... 91% 183M 1s Step #1: 2053000K .......... .......... .......... .......... .......... 91% 196M 1s Step #1: 2053050K .......... .......... .......... .......... .......... 91% 193M 1s Step #1: 2053100K .......... .......... .......... .......... .......... 91% 209M 1s Step #1: 2053150K .......... .......... .......... .......... .......... 91% 162M 1s Step #1: 2053200K .......... .......... .......... .......... .......... 91% 206M 1s Step #1: 2053250K .......... .......... .......... .......... .......... 91% 198M 1s Step #1: 2053300K .......... .......... .......... .......... .......... 91% 194M 1s Step #1: 2053350K .......... .......... .......... .......... .......... 91% 170M 1s Step #1: 2053400K .......... .......... .......... .......... .......... 91% 218M 1s Step #1: 2053450K .......... .......... .......... .......... .......... 91% 196M 1s Step #1: 2053500K .......... .......... .......... .......... .......... 91% 202M 1s Step #1: 2053550K .......... .......... .......... .......... .......... 91% 156M 1s Step #1: 2053600K .......... .......... .......... .......... .......... 91% 202M 1s Step #1: 2053650K .......... .......... .......... .......... .......... 91% 214M 1s Step #1: 2053700K .......... .......... .......... .......... .......... 91% 68.3M 1s Step #1: 2053750K .......... .......... .......... .......... .......... 91% 181M 1s Step #1: 2053800K .......... .......... .......... .......... .......... 91% 192M 1s Step #1: 2053850K .......... .......... .......... .......... .......... 91% 203M 1s Step #1: 2053900K .......... .......... .......... .......... .......... 91% 204M 1s Step #1: 2053950K .......... .......... .......... .......... .......... 91% 173M 1s Step #1: 2054000K .......... .......... .......... .......... .......... 91% 184M 1s Step #1: 2054050K .......... .......... .......... .......... .......... 91% 173M 1s Step #1: 2054100K .......... .......... .......... .......... .......... 91% 202M 1s Step #1: 2054150K .......... .......... .......... .......... .......... 91% 182M 1s Step #1: 2054200K .......... .......... .......... .......... .......... 91% 204M 1s Step #1: 2054250K .......... .......... .......... .......... .......... 91% 171M 1s Step #1: 2054300K .......... .......... .......... .......... .......... 91% 187M 1s Step #1: 2054350K .......... .......... .......... .......... .......... 91% 172M 1s Step #1: 2054400K .......... .......... .......... .......... .......... 91% 195M 1s Step #1: 2054450K .......... .......... .......... .......... .......... 91% 184M 1s Step #1: 2054500K .......... .......... .......... .......... .......... 91% 190M 1s Step #1: 2054550K .......... .......... .......... .......... .......... 91% 184M 1s Step #1: 2054600K .......... .......... .......... .......... .......... 91% 180M 1s Step #1: 2054650K .......... .......... .......... .......... .......... 91% 187M 1s Step #1: 2054700K .......... .......... .......... .......... .......... 91% 187M 1s Step #1: 2054750K .......... .......... .......... .......... .......... 91% 174M 1s Step #1: 2054800K .......... .......... .......... .......... .......... 91% 186M 1s Step #1: 2054850K .......... .......... .......... .......... .......... 91% 204M 1s Step #1: 2054900K .......... .......... .......... .......... .......... 91% 208M 1s Step #1: 2054950K .......... .......... .......... .......... .......... 91% 178M 1s Step #1: 2055000K .......... .......... .......... .......... .......... 91% 178M 1s Step #1: 2055050K .......... .......... .......... .......... .......... 91% 179M 1s Step #1: 2055100K .......... .......... .......... .......... .......... 91% 174M 1s Step #1: 2055150K .......... .......... .......... .......... .......... 91% 150M 1s Step #1: 2055200K .......... .......... .......... .......... .......... 91% 190M 1s Step #1: 2055250K .......... .......... .......... .......... .......... 91% 199M 1s Step #1: 2055300K .......... .......... .......... .......... .......... 91% 188M 1s Step #1: 2055350K .......... .......... .......... .......... .......... 91% 169M 1s Step #1: 2055400K .......... .......... .......... .......... .......... 91% 198M 1s Step #1: 2055450K .......... .......... .......... .......... .......... 91% 203M 1s Step #1: 2055500K .......... .......... .......... .......... .......... 91% 203M 1s Step #1: 2055550K .......... .......... .......... .......... .......... 91% 154M 1s Step #1: 2055600K .......... .......... .......... .......... .......... 91% 184M 1s Step #1: 2055650K .......... .......... .......... .......... .......... 91% 199M 1s Step #1: 2055700K .......... .......... .......... .......... .......... 91% 203M 1s Step #1: 2055750K .......... .......... .......... .......... .......... 91% 61.9M 1s Step #1: 2055800K .......... .......... .......... .......... .......... 91% 204M 1s Step #1: 2055850K .......... .......... .......... .......... .......... 91% 171M 1s Step #1: 2055900K .......... .......... .......... .......... .......... 91% 178M 1s Step #1: 2055950K .......... .......... .......... .......... .......... 91% 166M 1s Step #1: 2056000K .......... .......... .......... .......... .......... 91% 209M 1s Step #1: 2056050K .......... .......... .......... .......... .......... 91% 197M 1s Step #1: 2056100K .......... .......... .......... .......... .......... 91% 197M 1s Step #1: 2056150K .......... .......... .......... .......... .......... 91% 193M 1s Step #1: 2056200K .......... .......... .......... .......... .......... 91% 224M 1s Step #1: 2056250K .......... .......... .......... .......... .......... 91% 195M 1s Step #1: 2056300K .......... .......... .......... .......... .......... 91% 180M 1s Step #1: 2056350K .......... .......... .......... .......... .......... 91% 159M 1s Step #1: 2056400K .......... .......... .......... .......... .......... 91% 203M 1s Step #1: 2056450K .......... .......... .......... .......... .......... 91% 179M 1s Step #1: 2056500K .......... .......... .......... .......... .......... 91% 208M 1s Step #1: 2056550K .......... .......... .......... .......... .......... 91% 159M 1s Step #1: 2056600K .......... .......... .......... .......... .......... 91% 188M 1s Step #1: 2056650K .......... .......... .......... .......... .......... 91% 203M 1s Step #1: 2056700K .......... .......... .......... .......... .......... 91% 202M 1s Step #1: 2056750K .......... .......... .......... .......... .......... 91% 155M 1s Step #1: 2056800K .......... .......... .......... .......... .......... 91% 198M 1s Step #1: 2056850K .......... .......... .......... .......... .......... 91% 186M 1s Step #1: 2056900K .......... .......... .......... .......... .......... 91% 186M 1s Step #1: 2056950K .......... .......... .......... .......... .......... 91% 173M 1s Step #1: 2057000K .......... .......... .......... .......... .......... 91% 153M 1s Step #1: 2057050K .......... .......... .......... .......... .......... 91% 187M 1s Step #1: 2057100K .......... .......... .......... .......... .......... 91% 215M 1s Step #1: 2057150K .......... .......... .......... .......... .......... 91% 171M 1s Step #1: 2057200K .......... .......... .......... .......... .......... 91% 190M 1s Step #1: 2057250K .......... .......... .......... .......... .......... 91% 192M 1s Step #1: 2057300K .......... .......... .......... .......... .......... 91% 207M 1s Step #1: 2057350K .......... .......... .......... .......... .......... 91% 183M 1s Step #1: 2057400K .......... .......... .......... .......... .......... 91% 196M 1s Step #1: 2057450K .......... .......... .......... .......... .......... 91% 180M 1s Step #1: 2057500K .......... .......... .......... .......... .......... 91% 181M 1s Step #1: 2057550K .......... .......... .......... .......... .......... 91% 184M 1s Step #1: 2057600K .......... .......... .......... .......... .......... 91% 205M 1s Step #1: 2057650K .......... .......... .......... .......... .......... 91% 189M 1s Step #1: 2057700K .......... .......... .......... .......... .......... 91% 196M 1s Step #1: 2057750K .......... .......... .......... .......... .......... 91% 163M 1s Step #1: 2057800K .......... .......... .......... .......... .......... 91% 68.3M 1s Step #1: 2057850K .......... .......... .......... .......... .......... 91% 200M 1s Step #1: 2057900K .......... .......... .......... .......... .......... 91% 190M 1s Step #1: 2057950K .......... .......... .......... .......... .......... 91% 177M 1s Step #1: 2058000K .......... .......... .......... .......... .......... 91% 213M 1s Step #1: 2058050K .......... .......... .......... .......... .......... 91% 197M 1s Step #1: 2058100K .......... .......... .......... .......... .......... 91% 216M 1s Step #1: 2058150K .......... .......... .......... .......... .......... 91% 158M 1s Step #1: 2058200K .......... .......... .......... .......... .......... 91% 203M 1s Step #1: 2058250K .......... .......... .......... .......... .......... 91% 199M 1s Step #1: 2058300K .......... .......... .......... .......... .......... 91% 204M 1s Step #1: 2058350K .......... .......... .......... .......... .......... 91% 171M 1s Step #1: 2058400K .......... .......... .......... .......... .......... 91% 170M 1s Step #1: 2058450K .......... .......... .......... .......... .......... 91% 199M 1s Step #1: 2058500K .......... .......... .......... .......... .......... 91% 202M 1s Step #1: 2058550K .......... .......... .......... .......... .......... 91% 186M 1s Step #1: 2058600K .......... .......... .......... .......... .......... 91% 195M 1s Step #1: 2058650K .......... .......... .......... .......... .......... 91% 167M 1s Step #1: 2058700K .......... .......... .......... .......... .......... 91% 191M 1s Step #1: 2058750K .......... .......... .......... .......... .......... 91% 155M 1s Step #1: 2058800K .......... .......... .......... .......... .......... 91% 206M 1s Step #1: 2058850K .......... .......... .......... .......... .......... 91% 189M 1s Step #1: 2058900K .......... .......... .......... .......... .......... 91% 185M 1s Step #1: 2058950K .......... .......... .......... .......... .......... 91% 202M 1s Step #1: 2059000K .......... .......... .......... .......... .......... 91% 234M 1s Step #1: 2059050K .......... .......... .......... .......... .......... 91% 202M 1s Step #1: 2059100K .......... .......... .......... .......... .......... 91% 198M 1s Step #1: 2059150K .......... .......... .......... .......... .......... 91% 184M 1s Step #1: 2059200K .......... .......... .......... .......... .......... 91% 177M 1s Step #1: 2059250K .......... .......... .......... .......... .......... 91% 198M 1s Step #1: 2059300K .......... .......... .......... .......... .......... 91% 207M 1s Step #1: 2059350K .......... .......... .......... .......... .......... 91% 159M 1s Step #1: 2059400K .......... .......... .......... .......... .......... 91% 176M 1s Step #1: 2059450K .......... .......... .......... .......... .......... 91% 199M 1s Step #1: 2059500K .......... .......... .......... .......... .......... 91% 209M 1s Step #1: 2059550K .......... .......... .......... .......... .......... 91% 179M 1s Step #1: 2059600K .......... .......... .......... .......... .......... 91% 190M 1s Step #1: 2059650K .......... .......... .......... .......... .......... 91% 196M 1s Step #1: 2059700K .......... .......... .......... .......... .......... 91% 195M 1s Step #1: 2059750K .......... .......... .......... .......... .......... 91% 181M 1s Step #1: 2059800K .......... .......... .......... .......... .......... 91% 188M 1s Step #1: 2059850K .......... .......... .......... .......... .......... 91% 68.1M 1s Step #1: 2059900K .......... .......... .......... .......... .......... 91% 225M 1s Step #1: 2059950K .......... .......... .......... .......... .......... 91% 176M 1s Step #1: 2060000K .......... .......... .......... .......... .......... 91% 209M 1s Step #1: 2060050K .......... .......... .......... .......... .......... 91% 201M 1s Step #1: 2060100K .......... .......... .......... .......... .......... 91% 183M 1s Step #1: 2060150K .......... .......... .......... .......... .......... 91% 183M 1s Step #1: 2060200K .......... .......... .......... .......... .......... 91% 204M 1s Step #1: 2060250K .......... .......... .......... .......... .......... 91% 208M 1s Step #1: 2060300K .......... .......... .......... .......... .......... 91% 179M 1s Step #1: 2060350K .......... .......... .......... .......... .......... 91% 162M 1s Step #1: 2060400K .......... .......... .......... .......... .......... 91% 204M 1s Step #1: 2060450K .......... .......... .......... .......... .......... 91% 193M 1s Step #1: 2060500K .......... .......... .......... .......... .......... 91% 206M 1s Step #1: 2060550K .......... .......... .......... .......... .......... 91% 179M 1s Step #1: 2060600K .......... .......... .......... .......... .......... 91% 188M 1s Step #1: 2060650K .......... .......... .......... .......... .......... 91% 202M 1s Step #1: 2060700K .......... .......... .......... .......... .......... 91% 171M 1s Step #1: 2060750K .......... .......... .......... .......... .......... 91% 162M 1s Step #1: 2060800K .......... .......... .......... .......... .......... 91% 203M 1s Step #1: 2060850K .......... .......... .......... .......... .......... 91% 203M 1s Step #1: 2060900K .......... .......... .......... .......... .......... 91% 193M 1s Step #1: 2060950K .......... .......... .......... .......... .......... 91% 177M 1s Step #1: 2061000K .......... .......... .......... .......... .......... 91% 184M 1s Step #1: 2061050K .......... .......... .......... .......... .......... 91% 186M 1s Step #1: 2061100K .......... .......... .......... .......... .......... 91% 208M 1s Step #1: 2061150K .......... .......... .......... .......... .......... 91% 171M 1s Step #1: 2061200K .......... .......... .......... .......... .......... 91% 187M 1s Step #1: 2061250K .......... .......... .......... .......... .......... 91% 184M 1s Step #1: 2061300K .......... .......... .......... .......... .......... 91% 185M 1s Step #1: 2061350K .......... .......... .......... .......... .......... 91% 177M 1s Step #1: 2061400K .......... .......... .......... .......... .......... 91% 191M 1s Step #1: 2061450K .......... .......... .......... .......... .......... 91% 178M 1s Step #1: 2061500K .......... .......... .......... .......... .......... 91% 174M 1s Step #1: 2061550K .......... .......... .......... .......... .......... 91% 166M 1s Step #1: 2061600K .......... .......... .......... .......... .......... 91% 199M 1s Step #1: 2061650K .......... .......... .......... .......... .......... 91% 190M 1s Step #1: 2061700K .......... .......... .......... .......... .......... 91% 198M 1s Step #1: 2061750K .......... .......... .......... .......... .......... 91% 173M 1s Step #1: 2061800K .......... .......... .......... .......... .......... 91% 197M 1s Step #1: 2061850K .......... .......... .......... .......... .......... 91% 196M 1s Step #1: 2061900K .......... .......... .......... .......... .......... 91% 68.2M 1s Step #1: 2061950K .......... .......... .......... .......... .......... 91% 175M 1s Step #1: 2062000K .......... .......... .......... .......... .......... 91% 198M 1s Step #1: 2062050K .......... .......... .......... .......... .......... 91% 205M 1s Step #1: 2062100K .......... .......... .......... .......... .......... 91% 218M 1s Step #1: 2062150K .......... .......... .......... .......... .......... 91% 181M 1s Step #1: 2062200K .......... .......... .......... .......... .......... 91% 178M 1s Step #1: 2062250K .......... .......... .......... .......... .......... 91% 192M 1s Step #1: 2062300K .......... .......... .......... .......... .......... 91% 215M 1s Step #1: 2062350K .......... .......... .......... .......... .......... 91% 160M 1s Step #1: 2062400K .......... .......... .......... .......... .......... 91% 177M 1s Step #1: 2062450K .......... .......... .......... .......... .......... 91% 196M 1s Step #1: 2062500K .......... .......... .......... .......... .......... 91% 195M 1s Step #1: 2062550K .......... .......... .......... .......... .......... 91% 183M 1s Step #1: 2062600K .......... .......... .......... .......... .......... 91% 200M 1s Step #1: 2062650K .......... .......... .......... .......... .......... 91% 203M 1s Step #1: 2062700K .......... .......... .......... .......... .......... 91% 214M 1s Step #1: 2062750K .......... .......... .......... .......... .......... 91% 161M 1s Step #1: 2062800K .......... .......... .......... .......... .......... 91% 215M 1s Step #1: 2062850K .......... .......... .......... .......... .......... 91% 205M 1s Step #1: 2062900K .......... .......... .......... .......... .......... 91% 200M 1s Step #1: 2062950K .......... .......... .......... .......... .......... 91% 179M 1s Step #1: 2063000K .......... .......... .......... .......... .......... 91% 197M 1s Step #1: 2063050K .......... .......... .......... .......... .......... 91% 220M 1s Step #1: 2063100K .......... .......... .......... .......... .......... 91% 211M 1s Step #1: 2063150K .......... .......... .......... .......... .......... 91% 160M 1s Step #1: 2063200K .......... .......... .......... .......... .......... 91% 199M 1s Step #1: 2063250K .......... .......... .......... .......... .......... 91% 192M 1s Step #1: 2063300K .......... .......... .......... .......... .......... 91% 201M 1s Step #1: 2063350K .......... .......... .......... .......... .......... 91% 185M 1s Step #1: 2063400K .......... .......... .......... .......... .......... 91% 191M 1s Step #1: 2063450K .......... .......... .......... .......... .......... 91% 214M 1s Step #1: 2063500K .......... .......... .......... .......... .......... 91% 223M 1s Step #1: 2063550K .......... .......... .......... .......... .......... 91% 167M 1s Step #1: 2063600K .......... .......... .......... .......... .......... 91% 192M 1s Step #1: 2063650K .......... .......... .......... .......... .......... 91% 189M 1s Step #1: 2063700K .......... .......... .......... .......... .......... 91% 191M 1s Step #1: 2063750K .......... .......... .......... .......... .......... 91% 181M 1s Step #1: 2063800K .......... .......... .......... .......... .......... 91% 173M 1s Step #1: 2063850K .......... .......... .......... .......... .......... 91% 204M 1s Step #1: 2063900K .......... .......... .......... .......... .......... 91% 175M 1s Step #1: 2063950K .......... .......... .......... .......... .......... 91% 62.8M 1s Step #1: 2064000K .......... .......... .......... .......... .......... 91% 197M 1s Step #1: 2064050K .......... .......... .......... .......... .......... 91% 192M 1s Step #1: 2064100K .......... .......... .......... .......... .......... 91% 192M 1s Step #1: 2064150K .......... .......... .......... .......... .......... 91% 179M 1s Step #1: 2064200K .......... .......... .......... .......... .......... 91% 201M 1s Step #1: 2064250K .......... .......... .......... .......... .......... 91% 196M 1s Step #1: 2064300K .......... .......... .......... .......... .......... 91% 175M 1s Step #1: 2064350K .......... .......... .......... .......... .......... 91% 169M 1s Step #1: 2064400K .......... .......... .......... .......... .......... 91% 203M 1s Step #1: 2064450K .......... .......... .......... .......... .......... 91% 191M 1s Step #1: 2064500K .......... .......... .......... .......... .......... 91% 196M 1s Step #1: 2064550K .......... .......... .......... .......... .......... 91% 138M 1s Step #1: 2064600K .......... .......... .......... .......... .......... 91% 200M 1s Step #1: 2064650K .......... .......... .......... .......... .......... 91% 204M 1s Step #1: 2064700K .......... .......... .......... .......... .......... 91% 210M 1s Step #1: 2064750K .......... .......... .......... .......... .......... 91% 157M 1s Step #1: 2064800K .......... .......... .......... .......... .......... 91% 167M 1s Step #1: 2064850K .......... .......... .......... .......... .......... 91% 192M 1s Step #1: 2064900K .......... .......... .......... .......... .......... 91% 205M 1s Step #1: 2064950K .......... .......... .......... .......... .......... 91% 175M 1s Step #1: 2065000K .......... .......... .......... .......... .......... 91% 184M 1s Step #1: 2065050K .......... .......... .......... .......... .......... 91% 170M 1s Step #1: 2065100K .......... .......... .......... .......... .......... 91% 189M 1s Step #1: 2065150K .......... .......... .......... .......... .......... 91% 175M 1s Step #1: 2065200K .......... .......... .......... .......... .......... 91% 201M 1s Step #1: 2065250K .......... .......... .......... .......... .......... 91% 194M 1s Step #1: 2065300K .......... .......... .......... .......... .......... 91% 165M 1s Step #1: 2065350K .......... .......... .......... .......... .......... 91% 184M 1s Step #1: 2065400K .......... .......... .......... .......... .......... 91% 217M 1s Step #1: 2065450K .......... .......... .......... .......... .......... 91% 194M 1s Step #1: 2065500K .......... .......... .......... .......... .......... 91% 197M 1s Step #1: 2065550K .......... .......... .......... .......... .......... 91% 166M 1s Step #1: 2065600K .......... .......... .......... .......... .......... 91% 189M 1s Step #1: 2065650K .......... .......... .......... .......... .......... 91% 196M 1s Step #1: 2065700K .......... .......... .......... .......... .......... 91% 195M 1s Step #1: 2065750K .......... .......... .......... .......... .......... 91% 180M 1s Step #1: 2065800K .......... .......... .......... .......... .......... 91% 191M 1s Step #1: 2065850K .......... .......... .......... .......... .......... 91% 180M 1s Step #1: 2065900K .......... .......... .......... .......... .......... 91% 200M 1s Step #1: 2065950K .......... .......... .......... .......... .......... 91% 172M 1s Step #1: 2066000K .......... .......... .......... .......... .......... 91% 68.9M 1s Step #1: 2066050K .......... .......... .......... .......... .......... 91% 191M 1s Step #1: 2066100K .......... .......... .......... .......... .......... 91% 185M 1s Step #1: 2066150K .......... .......... .......... .......... .......... 91% 171M 1s Step #1: 2066200K .......... .......... .......... .......... .......... 91% 203M 1s Step #1: 2066250K .......... .......... .......... .......... .......... 91% 211M 1s Step #1: 2066300K .......... .......... .......... .......... .......... 91% 219M 1s Step #1: 2066350K .......... .......... .......... .......... .......... 91% 150M 1s Step #1: 2066400K .......... .......... .......... .......... .......... 91% 186M 1s Step #1: 2066450K .......... .......... .......... .......... .......... 91% 200M 1s Step #1: 2066500K .......... .......... .......... .......... .......... 91% 208M 1s Step #1: 2066550K .......... .......... .......... .......... .......... 91% 193M 1s Step #1: 2066600K .......... .......... .......... .......... .......... 91% 195M 1s Step #1: 2066650K .......... .......... .......... .......... .......... 91% 199M 1s Step #1: 2066700K .......... .......... .......... .......... .......... 91% 202M 1s Step #1: 2066750K .......... .......... .......... .......... .......... 91% 171M 1s Step #1: 2066800K .......... .......... .......... .......... .......... 91% 193M 1s Step #1: 2066850K .......... .......... .......... .......... .......... 91% 190M 1s Step #1: 2066900K .......... .......... .......... .......... .......... 91% 212M 1s Step #1: 2066950K .......... .......... .......... .......... .......... 91% 171M 1s Step #1: 2067000K .......... .......... .......... .......... .......... 91% 209M 1s Step #1: 2067050K .......... .......... .......... .......... .......... 91% 223M 1s Step #1: 2067100K .......... .......... .......... .......... .......... 91% 212M 1s Step #1: 2067150K .......... .......... .......... .......... .......... 91% 189M 1s Step #1: 2067200K .......... .......... .......... .......... .......... 91% 217M 1s Step #1: 2067250K .......... .......... .......... .......... .......... 91% 237M 1s Step #1: 2067300K .......... .......... .......... .......... .......... 91% 246M 1s Step #1: 2067350K .......... .......... .......... .......... .......... 91% 227M 1s Step #1: 2067400K .......... .......... .......... .......... .......... 91% 220M 1s Step #1: 2067450K .......... .......... .......... .......... .......... 91% 241M 1s Step #1: 2067500K .......... .......... .......... .......... .......... 91% 216M 1s Step #1: 2067550K .......... .......... .......... .......... .......... 91% 198M 1s Step #1: 2067600K .......... .......... .......... .......... .......... 91% 229M 1s Step #1: 2067650K .......... .......... .......... .......... .......... 91% 118M 1s Step #1: 2067700K .......... .......... .......... .......... .......... 91% 195M 1s Step #1: 2067750K .......... .......... .......... .......... .......... 91% 126M 1s Step #1: 2067800K .......... .......... .......... .......... .......... 91% 223M 1s Step #1: 2067850K .......... .......... .......... .......... .......... 91% 64.9M 1s Step #1: 2067900K .......... .......... .......... .......... .......... 91% 170M 1s Step #1: 2067950K .......... .......... .......... .......... .......... 91% 174M 1s Step #1: 2068000K .......... .......... .......... .......... .......... 91% 213M 1s Step #1: 2068050K .......... .......... .......... .......... .......... 91% 196M 1s Step #1: 2068100K .......... .......... .......... .......... .......... 91% 210M 1s Step #1: 2068150K .......... .......... .......... .......... .......... 91% 182M 1s Step #1: 2068200K .......... .......... .......... .......... .......... 91% 212M 1s Step #1: 2068250K .......... .......... .......... .......... .......... 91% 163M 1s Step #1: 2068300K .......... .......... .......... .......... .......... 91% 171M 1s Step #1: 2068350K .......... .......... .......... .......... .......... 91% 178M 1s Step #1: 2068400K .......... .......... .......... .......... .......... 91% 181M 1s Step #1: 2068450K .......... .......... .......... .......... .......... 91% 194M 1s Step #1: 2068500K .......... .......... .......... .......... .......... 91% 197M 1s Step #1: 2068550K .......... .......... .......... .......... .......... 91% 165M 1s Step #1: 2068600K .......... .......... .......... .......... .......... 91% 179M 1s Step #1: 2068650K .......... .......... .......... .......... .......... 91% 183M 1s Step #1: 2068700K .......... .......... .......... .......... .......... 91% 199M 1s Step #1: 2068750K .......... .......... .......... .......... .......... 91% 169M 1s Step #1: 2068800K .......... .......... .......... .......... .......... 91% 182M 1s Step #1: 2068850K .......... .......... .......... .......... .......... 91% 191M 1s Step #1: 2068900K .......... .......... .......... .......... .......... 91% 179M 1s Step #1: 2068950K .......... .......... .......... .......... .......... 91% 178M 1s Step #1: 2069000K .......... .......... .......... .......... .......... 91% 189M 1s Step #1: 2069050K .......... .......... .......... .......... .......... 91% 189M 1s Step #1: 2069100K .......... .......... .......... .......... .......... 91% 190M 1s Step #1: 2069150K .......... .......... .......... .......... .......... 91% 160M 1s Step #1: 2069200K .......... .......... .......... .......... .......... 91% 55.5M 1s Step #1: 2069250K .......... .......... .......... .......... .......... 91% 192M 1s Step #1: 2069300K .......... .......... .......... .......... .......... 91% 201M 1s Step #1: 2069350K .......... .......... .......... .......... .......... 91% 178M 1s Step #1: 2069400K .......... .......... .......... .......... .......... 91% 181M 1s Step #1: 2069450K .......... .......... .......... .......... .......... 91% 148M 1s Step #1: 2069500K .......... .......... .......... .......... .......... 91% 201M 1s Step #1: 2069550K .......... .......... .......... .......... .......... 91% 171M 1s Step #1: 2069600K .......... .......... .......... .......... .......... 91% 194M 1s Step #1: 2069650K .......... .......... .......... .......... .......... 91% 188M 1s Step #1: 2069700K .......... .......... .......... .......... .......... 91% 191M 1s Step #1: 2069750K .......... .......... .......... .......... .......... 91% 181M 1s Step #1: 2069800K .......... .......... .......... .......... .......... 91% 199M 1s Step #1: 2069850K .......... .......... .......... .......... .......... 91% 199M 1s Step #1: 2069900K .......... .......... .......... .......... .......... 91% 186M 1s Step #1: 2069950K .......... .......... .......... .......... .......... 91% 176M 1s Step #1: 2070000K .......... .......... .......... .......... .......... 91% 199M 1s Step #1: 2070050K .......... .......... .......... .......... .......... 91% 200M 1s Step #1: 2070100K .......... .......... .......... .......... .......... 91% 193M 1s Step #1: 2070150K .......... .......... .......... .......... .......... 91% 176M 1s Step #1: 2070200K .......... .......... .......... .......... .......... 91% 186M 1s Step #1: 2070250K .......... .......... .......... .......... .......... 91% 209M 1s Step #1: 2070300K .......... .......... .......... .......... .......... 91% 209M 1s Step #1: 2070350K .......... .......... .......... .......... .......... 91% 161M 1s Step #1: 2070400K .......... .......... .......... .......... .......... 91% 174M 1s Step #1: 2070450K .......... .......... .......... .......... .......... 91% 192M 1s Step #1: 2070500K .......... .......... .......... .......... .......... 91% 183M 1s Step #1: 2070550K .......... .......... .......... .......... .......... 91% 184M 1s Step #1: 2070600K .......... .......... .......... .......... .......... 91% 202M 1s Step #1: 2070650K .......... .......... .......... .......... .......... 91% 196M 1s Step #1: 2070700K .......... .......... .......... .......... .......... 91% 184M 1s Step #1: 2070750K .......... .......... .......... .......... .......... 91% 165M 1s Step #1: 2070800K .......... .......... .......... .......... .......... 91% 206M 1s Step #1: 2070850K .......... .......... .......... .......... .......... 91% 192M 1s Step #1: 2070900K .......... .......... .......... .......... .......... 91% 191M 1s Step #1: 2070950K .......... .......... .......... .......... .......... 91% 165M 1s Step #1: 2071000K .......... .......... .......... .......... .......... 91% 209M 1s Step #1: 2071050K .......... .......... .......... .......... .......... 91% 198M 1s Step #1: 2071100K .......... .......... .......... .......... .......... 91% 195M 1s Step #1: 2071150K .......... .......... .......... .......... .......... 91% 168M 1s Step #1: 2071200K .......... .......... .......... .......... .......... 91% 194M 1s Step #1: 2071250K .......... .......... .......... .......... .......... 91% 70.7M 1s Step #1: 2071300K .......... .......... .......... .......... .......... 91% 194M 1s Step #1: 2071350K .......... .......... .......... .......... .......... 91% 183M 1s Step #1: 2071400K .......... .......... .......... .......... .......... 91% 209M 1s Step #1: 2071450K .......... .......... .......... .......... .......... 91% 173M 1s Step #1: 2071500K .......... .......... .......... .......... .......... 91% 219M 1s Step #1: 2071550K .......... .......... .......... .......... .......... 91% 164M 1s Step #1: 2071600K .......... .......... .......... .......... .......... 91% 176M 1s Step #1: 2071650K .......... .......... .......... .......... .......... 91% 213M 1s Step #1: 2071700K .......... .......... .......... .......... .......... 91% 203M 1s Step #1: 2071750K .......... .......... .......... .......... .......... 91% 172M 1s Step #1: 2071800K .......... .......... .......... .......... .......... 91% 183M 1s Step #1: 2071850K .......... .......... .......... .......... .......... 91% 210M 1s Step #1: 2071900K .......... .......... .......... .......... .......... 91% 199M 1s Step #1: 2071950K .......... .......... .......... .......... .......... 91% 172M 1s Step #1: 2072000K .......... .......... .......... .......... .......... 91% 186M 1s Step #1: 2072050K .......... .......... .......... .......... .......... 91% 204M 1s Step #1: 2072100K .......... .......... .......... .......... .......... 91% 212M 1s Step #1: 2072150K .......... .......... .......... .......... .......... 91% 184M 1s Step #1: 2072200K .......... .......... .......... .......... .......... 91% 198M 1s Step #1: 2072250K .......... .......... .......... .......... .......... 91% 195M 1s Step #1: 2072300K .......... .......... .......... .......... .......... 91% 197M 1s Step #1: 2072350K .......... .......... .......... .......... .......... 91% 170M 1s Step #1: 2072400K .......... .......... .......... .......... .......... 91% 193M 1s Step #1: 2072450K .......... .......... .......... .......... .......... 91% 197M 1s Step #1: 2072500K .......... .......... .......... .......... .......... 91% 184M 1s Step #1: 2072550K .......... .......... .......... .......... .......... 91% 172M 1s Step #1: 2072600K .......... .......... .......... .......... .......... 91% 193M 1s Step #1: 2072650K .......... .......... .......... .......... .......... 92% 188M 1s Step #1: 2072700K .......... .......... .......... .......... .......... 92% 205M 1s Step #1: 2072750K .......... .......... .......... .......... .......... 92% 140M 1s Step #1: 2072800K .......... .......... .......... .......... .......... 92% 197M 1s Step #1: 2072850K .......... .......... .......... .......... .......... 92% 195M 1s Step #1: 2072900K .......... .......... .......... .......... .......... 92% 220M 1s Step #1: 2072950K .......... .......... .......... .......... .......... 92% 191M 1s Step #1: 2073000K .......... .......... .......... .......... .......... 92% 197M 1s Step #1: 2073050K .......... .......... .......... .......... .......... 92% 194M 1s Step #1: 2073100K .......... .......... .......... .......... .......... 92% 216M 1s Step #1: 2073150K .......... .......... .......... .......... .......... 92% 177M 1s Step #1: 2073200K .......... .......... .......... .......... .......... 92% 201M 1s Step #1: 2073250K .......... .......... .......... .......... .......... 92% 206M 1s Step #1: 2073300K .......... .......... .......... .......... .......... 92% 63.3M 1s Step #1: 2073350K .......... .......... .......... .......... .......... 92% 178M 1s Step #1: 2073400K .......... .......... .......... .......... .......... 92% 204M 1s Step #1: 2073450K .......... .......... .......... .......... .......... 92% 212M 1s Step #1: 2073500K .......... .......... .......... .......... .......... 92% 186M 1s Step #1: 2073550K .......... .......... .......... .......... .......... 92% 167M 1s Step #1: 2073600K .......... .......... .......... .......... .......... 92% 211M 1s Step #1: 2073650K .......... .......... .......... .......... .......... 92% 201M 1s Step #1: 2073700K .......... .......... .......... .......... .......... 92% 202M 1s Step #1: 2073750K .......... .......... .......... .......... .......... 92% 195M 1s Step #1: 2073800K .......... .......... .......... .......... .......... 92% 191M 1s Step #1: 2073850K .......... .......... .......... .......... .......... 92% 190M 1s Step #1: 2073900K .......... .......... .......... .......... .......... 92% 205M 1s Step #1: 2073950K .......... .......... .......... .......... .......... 92% 175M 1s Step #1: 2074000K .......... .......... .......... .......... .......... 92% 191M 1s Step #1: 2074050K .......... .......... .......... .......... .......... 92% 216M 1s Step #1: 2074100K .......... .......... .......... .......... .......... 92% 191M 1s Step #1: 2074150K .......... .......... .......... .......... .......... 92% 163M 1s Step #1: 2074200K .......... .......... .......... .......... .......... 92% 197M 1s Step #1: 2074250K .......... .......... .......... .......... .......... 92% 180M 1s Step #1: 2074300K .......... .......... .......... .......... .......... 92% 186M 1s Step #1: 2074350K .......... .......... .......... .......... .......... 92% 175M 1s Step #1: 2074400K .......... .......... .......... .......... .......... 92% 200M 1s Step #1: 2074450K .......... .......... .......... .......... .......... 92% 205M 1s Step #1: 2074500K .......... .......... .......... .......... .......... 92% 187M 1s Step #1: 2074550K .......... .......... .......... .......... .......... 92% 168M 1s Step #1: 2074600K .......... .......... .......... .......... .......... 92% 201M 1s Step #1: 2074650K .......... .......... .......... .......... .......... 92% 206M 1s Step #1: 2074700K .......... .......... .......... .......... .......... 92% 197M 1s Step #1: 2074750K .......... .......... .......... .......... .......... 92% 173M 1s Step #1: 2074800K .......... .......... .......... .......... .......... 92% 193M 1s Step #1: 2074850K .......... .......... .......... .......... .......... 92% 184M 1s Step #1: 2074900K .......... .......... .......... .......... .......... 92% 194M 1s Step #1: 2074950K .......... .......... .......... .......... .......... 92% 183M 1s Step #1: 2075000K .......... .......... .......... .......... .......... 92% 208M 1s Step #1: 2075050K .......... .......... .......... .......... .......... 92% 211M 1s Step #1: 2075100K .......... .......... .......... .......... .......... 92% 205M 1s Step #1: 2075150K .......... .......... .......... .......... .......... 92% 167M 1s Step #1: 2075200K .......... .......... .......... .......... .......... 92% 201M 1s Step #1: 2075250K .......... .......... .......... .......... .......... 92% 195M 1s Step #1: 2075300K .......... .......... .......... .......... .......... 92% 188M 1s Step #1: 2075350K .......... .......... .......... .......... .......... 92% 65.8M 1s Step #1: 2075400K .......... .......... .......... .......... .......... 92% 203M 1s Step #1: 2075450K .......... .......... .......... .......... .......... 92% 209M 1s Step #1: 2075500K .......... .......... .......... .......... .......... 92% 204M 1s Step #1: 2075550K .......... .......... .......... .......... .......... 92% 157M 1s Step #1: 2075600K .......... .......... .......... .......... .......... 92% 194M 1s Step #1: 2075650K .......... .......... .......... .......... .......... 92% 208M 1s Step #1: 2075700K .......... .......... .......... .......... .......... 92% 223M 1s Step #1: 2075750K .......... .......... .......... .......... .......... 92% 182M 1s Step #1: 2075800K .......... .......... .......... .......... .......... 92% 195M 1s Step #1: 2075850K .......... .......... .......... .......... .......... 92% 183M 1s Step #1: 2075900K .......... .......... .......... .......... .......... 92% 202M 1s Step #1: 2075950K .......... .......... .......... .......... .......... 92% 171M 1s Step #1: 2076000K .......... .......... .......... .......... .......... 92% 224M 1s Step #1: 2076050K .......... .......... .......... .......... .......... 92% 191M 1s Step #1: 2076100K .......... .......... .......... .......... .......... 92% 190M 1s Step #1: 2076150K .......... .......... .......... .......... .......... 92% 118M 1s Step #1: 2076200K .......... .......... .......... .......... .......... 92% 193M 1s Step #1: 2076250K .......... .......... .......... .......... .......... 92% 187M 1s Step #1: 2076300K .......... .......... .......... .......... .......... 92% 180M 1s Step #1: 2076350K .......... .......... .......... .......... .......... 92% 122M 1s Step #1: 2076400K .......... .......... .......... .......... .......... 92% 190M 1s Step #1: 2076450K .......... .......... .......... .......... .......... 92% 196M 1s Step #1: 2076500K .......... .......... .......... .......... .......... 92% 175M 1s Step #1: 2076550K .......... .......... .......... .......... .......... 92% 172M 1s Step #1: 2076600K .......... .......... .......... .......... .......... 92% 190M 1s Step #1: 2076650K .......... .......... .......... .......... .......... 92% 201M 1s Step #1: 2076700K .......... .......... .......... .......... .......... 92% 208M 1s Step #1: 2076750K .......... .......... .......... .......... .......... 92% 143M 1s Step #1: 2076800K .......... .......... .......... .......... .......... 92% 202M 1s Step #1: 2076850K .......... .......... .......... .......... .......... 92% 185M 1s Step #1: 2076900K .......... .......... .......... .......... .......... 92% 201M 1s Step #1: 2076950K .......... .......... .......... .......... .......... 92% 180M 1s Step #1: 2077000K .......... .......... .......... .......... .......... 92% 173M 1s Step #1: 2077050K .......... .......... .......... .......... .......... 92% 173M 1s Step #1: 2077100K .......... .......... .......... .......... .......... 92% 172M 1s Step #1: 2077150K .......... .......... .......... .......... .......... 92% 159M 1s Step #1: 2077200K .......... .......... .......... .......... .......... 92% 202M 1s Step #1: 2077250K .......... .......... .......... .......... .......... 92% 194M 1s Step #1: 2077300K .......... .......... .......... .......... .......... 92% 200M 1s Step #1: 2077350K .......... .......... .......... .......... .......... 92% 152M 1s Step #1: 2077400K .......... .......... .......... .......... .......... 92% 65.5M 1s Step #1: 2077450K .......... .......... .......... .......... .......... 92% 205M 1s Step #1: 2077500K .......... .......... .......... .......... .......... 92% 203M 1s Step #1: 2077550K .......... .......... .......... .......... .......... 92% 108M 1s Step #1: 2077600K .......... .......... .......... .......... .......... 92% 166M 1s Step #1: 2077650K .......... .......... .......... .......... .......... 92% 187M 1s Step #1: 2077700K .......... .......... .......... .......... .......... 92% 142M 1s Step #1: 2077750K .......... .......... .......... .......... .......... 92% 162M 1s Step #1: 2077800K .......... .......... .......... .......... .......... 92% 198M 1s Step #1: 2077850K .......... .......... .......... .......... .......... 92% 174M 1s Step #1: 2077900K .......... .......... .......... .......... .......... 92% 177M 1s Step #1: 2077950K .......... .......... .......... .......... .......... 92% 168M 1s Step #1: 2078000K .......... .......... .......... .......... .......... 92% 191M 1s Step #1: 2078050K .......... .......... .......... .......... .......... 92% 192M 1s Step #1: 2078100K .......... .......... .......... .......... .......... 92% 183M 1s Step #1: 2078150K .......... .......... .......... .......... .......... 92% 174M 1s Step #1: 2078200K .......... .......... .......... .......... .......... 92% 204M 1s Step #1: 2078250K .......... .......... .......... .......... .......... 92% 190M 1s Step #1: 2078300K .......... .......... .......... .......... .......... 92% 178M 1s Step #1: 2078350K .......... .......... .......... .......... .......... 92% 189M 1s Step #1: 2078400K .......... .......... .......... .......... .......... 92% 180M 1s Step #1: 2078450K .......... .......... .......... .......... .......... 92% 181M 1s Step #1: 2078500K .......... .......... .......... .......... .......... 92% 189M 1s Step #1: 2078550K .......... .......... .......... .......... .......... 92% 182M 1s Step #1: 2078600K .......... .......... .......... .......... .......... 92% 199M 1s Step #1: 2078650K .......... .......... .......... .......... .......... 92% 196M 1s Step #1: 2078700K .......... .......... .......... .......... .......... 92% 201M 1s Step #1: 2078750K .......... .......... .......... .......... .......... 92% 154M 1s Step #1: 2078800K .......... .......... .......... .......... .......... 92% 182M 1s Step #1: 2078850K .......... .......... .......... .......... .......... 92% 183M 1s Step #1: 2078900K .......... .......... .......... .......... .......... 92% 177M 1s Step #1: 2078950K .......... .......... .......... .......... .......... 92% 178M 1s Step #1: 2079000K .......... .......... .......... .......... .......... 92% 208M 1s Step #1: 2079050K .......... .......... .......... .......... .......... 92% 187M 1s Step #1: 2079100K .......... .......... .......... .......... .......... 92% 205M 1s Step #1: 2079150K .......... .......... .......... .......... .......... 92% 150M 1s Step #1: 2079200K .......... .......... .......... .......... .......... 92% 189M 1s Step #1: 2079250K .......... .......... .......... .......... .......... 92% 196M 1s Step #1: 2079300K .......... .......... .......... .......... .......... 92% 198M 1s Step #1: 2079350K .......... .......... .......... .......... .......... 92% 180M 1s Step #1: 2079400K .......... .......... .......... .......... .......... 92% 177M 1s Step #1: 2079450K .......... .......... .......... .......... .......... 92% 66.6M 1s Step #1: 2079500K .......... .......... .......... .......... .......... 92% 198M 1s Step #1: 2079550K .......... .......... .......... .......... .......... 92% 167M 1s Step #1: 2079600K .......... .......... .......... .......... .......... 92% 188M 1s Step #1: 2079650K .......... .......... .......... .......... .......... 92% 179M 1s Step #1: 2079700K .......... .......... .......... .......... .......... 92% 214M 1s Step #1: 2079750K .......... .......... .......... .......... .......... 92% 164M 1s Step #1: 2079800K .......... .......... .......... .......... .......... 92% 203M 1s Step #1: 2079850K .......... .......... .......... .......... .......... 92% 195M 1s Step #1: 2079900K .......... .......... .......... .......... .......... 92% 207M 1s Step #1: 2079950K .......... .......... .......... .......... .......... 92% 167M 1s Step #1: 2080000K .......... .......... .......... .......... .......... 92% 212M 1s Step #1: 2080050K .......... .......... .......... .......... .......... 92% 213M 1s Step #1: 2080100K .......... .......... .......... .......... .......... 92% 208M 1s Step #1: 2080150K .......... .......... .......... .......... .......... 92% 160M 1s Step #1: 2080200K .......... .......... .......... .......... .......... 92% 184M 1s Step #1: 2080250K .......... .......... .......... .......... .......... 92% 204M 1s Step #1: 2080300K .......... .......... .......... .......... .......... 92% 205M 1s Step #1: 2080350K .......... .......... .......... .......... .......... 92% 169M 1s Step #1: 2080400K .......... .......... .......... .......... .......... 92% 193M 1s Step #1: 2080450K .......... .......... .......... .......... .......... 92% 220M 1s Step #1: 2080500K .......... .......... .......... .......... .......... 92% 198M 1s Step #1: 2080550K .......... .......... .......... .......... .......... 92% 167M 1s Step #1: 2080600K .......... .......... .......... .......... .......... 92% 205M 1s Step #1: 2080650K .......... .......... .......... .......... .......... 92% 177M 1s Step #1: 2080700K .......... .......... .......... .......... .......... 92% 187M 1s Step #1: 2080750K .......... .......... .......... .......... .......... 92% 172M 1s Step #1: 2080800K .......... .......... .......... .......... .......... 92% 202M 1s Step #1: 2080850K .......... .......... .......... .......... .......... 92% 195M 1s Step #1: 2080900K .......... .......... .......... .......... .......... 92% 200M 1s Step #1: 2080950K .......... .......... .......... .......... .......... 92% 162M 1s Step #1: 2081000K .......... .......... .......... .......... .......... 92% 192M 1s Step #1: 2081050K .......... .......... .......... .......... .......... 92% 201M 1s Step #1: 2081100K .......... .......... .......... .......... .......... 92% 200M 1s Step #1: 2081150K .......... .......... .......... .......... .......... 92% 177M 1s Step #1: 2081200K .......... .......... .......... .......... .......... 92% 183M 1s Step #1: 2081250K .......... .......... .......... .......... .......... 92% 191M 1s Step #1: 2081300K .......... .......... .......... .......... .......... 92% 175M 1s Step #1: 2081350K .......... .......... .......... .......... .......... 92% 189M 1s Step #1: 2081400K .......... .......... .......... .......... .......... 92% 190M 1s Step #1: 2081450K .......... .......... .......... .......... .......... 92% 181M 1s Step #1: 2081500K .......... .......... .......... .......... .......... 92% 66.0M 1s Step #1: 2081550K .......... .......... .......... .......... .......... 92% 176M 1s Step #1: 2081600K .......... .......... .......... .......... .......... 92% 202M 1s Step #1: 2081650K .......... .......... .......... .......... .......... 92% 192M 1s Step #1: 2081700K .......... .......... .......... .......... .......... 92% 209M 1s Step #1: 2081750K .......... .......... .......... .......... .......... 92% 184M 1s Step #1: 2081800K .......... .......... .......... .......... .......... 92% 204M 1s Step #1: 2081850K .......... .......... .......... .......... .......... 92% 204M 1s Step #1: 2081900K .......... .......... .......... .......... .......... 92% 206M 1s Step #1: 2081950K .......... .......... .......... .......... .......... 92% 162M 1s Step #1: 2082000K .......... .......... .......... .......... .......... 92% 194M 1s Step #1: 2082050K .......... .......... .......... .......... .......... 92% 190M 1s Step #1: 2082100K .......... .......... .......... .......... .......... 92% 176M 1s Step #1: 2082150K .......... .......... .......... .......... .......... 92% 170M 1s Step #1: 2082200K .......... .......... .......... .......... .......... 92% 181M 1s Step #1: 2082250K .......... .......... .......... .......... .......... 92% 206M 1s Step #1: 2082300K .......... .......... .......... .......... .......... 92% 207M 1s Step #1: 2082350K .......... .......... .......... .......... .......... 92% 166M 1s Step #1: 2082400K .......... .......... .......... .......... .......... 92% 202M 1s Step #1: 2082450K .......... .......... .......... .......... .......... 92% 173M 1s Step #1: 2082500K .......... .......... .......... .......... .......... 92% 206M 1s Step #1: 2082550K .......... .......... .......... .......... .......... 92% 162M 1s Step #1: 2082600K .......... .......... .......... .......... .......... 92% 193M 1s Step #1: 2082650K .......... .......... .......... .......... .......... 92% 196M 1s Step #1: 2082700K .......... .......... .......... .......... .......... 92% 205M 1s Step #1: 2082750K .......... .......... .......... .......... .......... 92% 161M 1s Step #1: 2082800K .......... .......... .......... .......... .......... 92% 186M 1s Step #1: 2082850K .......... .......... .......... .......... .......... 92% 182M 1s Step #1: 2082900K .......... .......... .......... .......... .......... 92% 189M 1s Step #1: 2082950K .......... .......... .......... .......... .......... 92% 180M 1s Step #1: 2083000K .......... .......... .......... .......... .......... 92% 196M 1s Step #1: 2083050K .......... .......... .......... .......... .......... 92% 187M 1s Step #1: 2083100K .......... .......... .......... .......... .......... 92% 192M 1s Step #1: 2083150K .......... .......... .......... .......... .......... 92% 164M 1s Step #1: 2083200K .......... .......... .......... .......... .......... 92% 192M 1s Step #1: 2083250K .......... .......... .......... .......... .......... 92% 192M 1s Step #1: 2083300K .......... .......... .......... .......... .......... 92% 192M 1s Step #1: 2083350K .......... .......... .......... .......... .......... 92% 174M 1s Step #1: 2083400K .......... .......... .......... .......... .......... 92% 190M 1s Step #1: 2083450K .......... .......... .......... .......... .......... 92% 193M 1s Step #1: 2083500K .......... .......... .......... .......... .......... 92% 172M 1s Step #1: 2083550K .......... .......... .......... .......... .......... 92% 57.3M 1s Step #1: 2083600K .......... .......... .......... .......... .......... 92% 196M 1s Step #1: 2083650K .......... .......... .......... .......... .......... 92% 196M 1s Step #1: 2083700K .......... .......... .......... .......... .......... 92% 208M 1s Step #1: 2083750K .......... .......... .......... .......... .......... 92% 172M 1s Step #1: 2083800K .......... .......... .......... .......... .......... 92% 204M 1s Step #1: 2083850K .......... .......... .......... .......... .......... 92% 181M 1s Step #1: 2083900K .......... .......... .......... .......... .......... 92% 198M 1s Step #1: 2083950K .......... .......... .......... .......... .......... 92% 163M 1s Step #1: 2084000K .......... .......... .......... .......... .......... 92% 193M 1s Step #1: 2084050K .......... .......... .......... .......... .......... 92% 199M 1s Step #1: 2084100K .......... .......... .......... .......... .......... 92% 202M 1s Step #1: 2084150K .......... .......... .......... .......... .......... 92% 182M 1s Step #1: 2084200K .......... .......... .......... .......... .......... 92% 221M 1s Step #1: 2084250K .......... .......... .......... .......... .......... 92% 197M 1s Step #1: 2084300K .......... .......... .......... .......... .......... 92% 192M 1s Step #1: 2084350K .......... .......... .......... .......... .......... 92% 167M 1s Step #1: 2084400K .......... .......... .......... .......... .......... 92% 210M 1s Step #1: 2084450K .......... .......... .......... .......... .......... 92% 211M 1s Step #1: 2084500K .......... .......... .......... .......... .......... 92% 190M 1s Step #1: 2084550K .......... .......... .......... .......... .......... 92% 180M 1s Step #1: 2084600K .......... .......... .......... .......... .......... 92% 216M 1s Step #1: 2084650K .......... .......... .......... .......... .......... 92% 217M 1s Step #1: 2084700K .......... .......... .......... .......... .......... 92% 184M 1s Step #1: 2084750K .......... .......... .......... .......... .......... 92% 154M 1s Step #1: 2084800K .......... .......... .......... .......... .......... 92% 173M 1s Step #1: 2084850K .......... .......... .......... .......... .......... 92% 196M 1s Step #1: 2084900K .......... .......... .......... .......... .......... 92% 207M 1s Step #1: 2084950K .......... .......... .......... .......... .......... 92% 176M 1s Step #1: 2085000K .......... .......... .......... .......... .......... 92% 205M 1s Step #1: 2085050K .......... .......... .......... .......... .......... 92% 178M 1s Step #1: 2085100K .......... .......... .......... .......... .......... 92% 174M 1s Step #1: 2085150K .......... .......... .......... .......... .......... 92% 169M 1s Step #1: 2085200K .......... .......... .......... .......... .......... 92% 195M 1s Step #1: 2085250K .......... .......... .......... .......... .......... 92% 138M 1s Step #1: 2085300K .......... .......... .......... .......... .......... 92% 61.8M 1s Step #1: 2085350K .......... .......... .......... .......... .......... 92% 168M 1s Step #1: 2085400K .......... .......... .......... .......... .......... 92% 219M 1s Step #1: 2085450K .......... .......... .......... .......... .......... 92% 213M 1s Step #1: 2085500K .......... .......... .......... .......... .......... 92% 185M 1s Step #1: 2085550K .......... .......... .......... .......... .......... 92% 156M 1s Step #1: 2085600K .......... .......... .......... .......... .......... 92% 199M 1s Step #1: 2085650K .......... .......... .......... .......... .......... 92% 201M 1s Step #1: 2085700K .......... .......... .......... .......... .......... 92% 141M 1s Step #1: 2085750K .......... .......... .......... .......... .......... 92% 164M 1s Step #1: 2085800K .......... .......... .......... .......... .......... 92% 181M 1s Step #1: 2085850K .......... .......... .......... .......... .......... 92% 207M 1s Step #1: 2085900K .......... .......... .......... .......... .......... 92% 212M 1s Step #1: 2085950K .......... .......... .......... .......... .......... 92% 173M 1s Step #1: 2086000K .......... .......... .......... .......... .......... 92% 199M 1s Step #1: 2086050K .......... .......... .......... .......... .......... 92% 189M 1s Step #1: 2086100K .......... .......... .......... .......... .......... 92% 203M 1s Step #1: 2086150K .......... .......... .......... .......... .......... 92% 178M 1s Step #1: 2086200K .......... .......... .......... .......... .......... 92% 206M 1s Step #1: 2086250K .......... .......... .......... .......... .......... 92% 200M 1s Step #1: 2086300K .......... .......... .......... .......... .......... 92% 154M 1s Step #1: 2086350K .......... .......... .......... .......... .......... 92% 151M 1s Step #1: 2086400K .......... .......... .......... .......... .......... 92% 206M 1s Step #1: 2086450K .......... .......... .......... .......... .......... 92% 177M 1s Step #1: 2086500K .......... .......... .......... .......... .......... 92% 194M 1s Step #1: 2086550K .......... .......... .......... .......... .......... 92% 180M 1s Step #1: 2086600K .......... .......... .......... .......... .......... 92% 175M 1s Step #1: 2086650K .......... .......... .......... .......... .......... 92% 196M 1s Step #1: 2086700K .......... .......... .......... .......... .......... 92% 205M 1s Step #1: 2086750K .......... .......... .......... .......... .......... 92% 177M 1s Step #1: 2086800K .......... .......... .......... .......... .......... 92% 189M 1s Step #1: 2086850K .......... .......... .......... .......... .......... 92% 197M 1s Step #1: 2086900K .......... .......... .......... .......... .......... 92% 186M 1s Step #1: 2086950K .......... .......... .......... .......... .......... 92% 158M 1s Step #1: 2087000K .......... .......... .......... .......... .......... 92% 214M 1s Step #1: 2087050K .......... .......... .......... .......... .......... 92% 204M 1s Step #1: 2087100K .......... .......... .......... .......... .......... 92% 189M 1s Step #1: 2087150K .......... .......... .......... .......... .......... 92% 164M 1s Step #1: 2087200K .......... .......... .......... .......... .......... 92% 196M 1s Step #1: 2087250K .......... .......... .......... .......... .......... 92% 171M 1s Step #1: 2087300K .......... .......... .......... .......... .......... 92% 203M 1s Step #1: 2087350K .......... .......... .......... .......... .......... 92% 60.4M 1s Step #1: 2087400K .......... .......... .......... .......... .......... 92% 212M 1s Step #1: 2087450K .......... .......... .......... .......... .......... 92% 214M 1s Step #1: 2087500K .......... .......... .......... .......... .......... 92% 203M 1s Step #1: 2087550K .......... .......... .......... .......... .......... 92% 181M 1s Step #1: 2087600K .......... .......... .......... .......... .......... 92% 180M 1s Step #1: 2087650K .......... .......... .......... .......... .......... 92% 212M 1s Step #1: 2087700K .......... .......... .......... .......... .......... 92% 202M 1s Step #1: 2087750K .......... .......... .......... .......... .......... 92% 191M 1s Step #1: 2087800K .......... .......... .......... .......... .......... 92% 207M 1s Step #1: 2087850K .......... .......... .......... .......... .......... 92% 189M 1s Step #1: 2087900K .......... .......... .......... .......... .......... 92% 187M 1s Step #1: 2087950K .......... .......... .......... .......... .......... 92% 169M 1s Step #1: 2088000K .......... .......... .......... .......... .......... 92% 215M 1s Step #1: 2088050K .......... .......... .......... .......... .......... 92% 236M 1s Step #1: 2088100K .......... .......... .......... .......... .......... 92% 178M 1s Step #1: 2088150K .......... .......... .......... .......... .......... 92% 169M 1s Step #1: 2088200K .......... .......... .......... .......... .......... 92% 185M 1s Step #1: 2088250K .......... .......... .......... .......... .......... 92% 194M 1s Step #1: 2088300K .......... .......... .......... .......... .......... 92% 195M 1s Step #1: 2088350K .......... .......... .......... .......... .......... 92% 158M 1s Step #1: 2088400K .......... .......... .......... .......... .......... 92% 203M 1s Step #1: 2088450K .......... .......... .......... .......... .......... 92% 203M 1s Step #1: 2088500K .......... .......... .......... .......... .......... 92% 187M 1s Step #1: 2088550K .......... .......... .......... .......... .......... 92% 175M 1s Step #1: 2088600K .......... .......... .......... .......... .......... 92% 192M 1s Step #1: 2088650K .......... .......... .......... .......... .......... 92% 189M 1s Step #1: 2088700K .......... .......... .......... .......... .......... 92% 195M 1s Step #1: 2088750K .......... .......... .......... .......... .......... 92% 161M 1s Step #1: 2088800K .......... .......... .......... .......... .......... 92% 197M 1s Step #1: 2088850K .......... .......... .......... .......... .......... 92% 194M 1s Step #1: 2088900K .......... .......... .......... .......... .......... 92% 214M 1s Step #1: 2088950K .......... .......... .......... .......... .......... 92% 183M 1s Step #1: 2089000K .......... .......... .......... .......... .......... 92% 192M 1s Step #1: 2089050K .......... .......... .......... .......... .......... 92% 182M 1s Step #1: 2089100K .......... .......... .......... .......... .......... 92% 207M 1s Step #1: 2089150K .......... .......... .......... .......... .......... 92% 165M 1s Step #1: 2089200K .......... .......... .......... .......... .......... 92% 205M 1s Step #1: 2089250K .......... .......... .......... .......... .......... 92% 187M 1s Step #1: 2089300K .......... .......... .......... .......... .......... 92% 204M 1s Step #1: 2089350K .......... .......... .......... .......... .......... 92% 172M 1s Step #1: 2089400K .......... .......... .......... .......... .......... 92% 65.0M 1s Step #1: 2089450K .......... .......... .......... .......... .......... 92% 181M 1s Step #1: 2089500K .......... .......... .......... .......... .......... 92% 178M 1s Step #1: 2089550K .......... .......... .......... .......... .......... 92% 174M 1s Step #1: 2089600K .......... .......... .......... .......... .......... 92% 208M 1s Step #1: 2089650K .......... .......... .......... .......... .......... 92% 188M 1s Step #1: 2089700K .......... .......... .......... .......... .......... 92% 178M 1s Step #1: 2089750K .......... .......... .......... .......... .......... 92% 176M 1s Step #1: 2089800K .......... .......... .......... .......... .......... 92% 209M 1s Step #1: 2089850K .......... .......... .......... .......... .......... 92% 204M 1s Step #1: 2089900K .......... .......... .......... .......... .......... 92% 187M 1s Step #1: 2089950K .......... .......... .......... .......... .......... 92% 153M 1s Step #1: 2090000K .......... .......... .......... .......... .......... 92% 178M 1s Step #1: 2090050K .......... .......... .......... .......... .......... 92% 190M 1s Step #1: 2090100K .......... .......... .......... .......... .......... 92% 174M 1s Step #1: 2090150K .......... .......... .......... .......... .......... 92% 165M 1s Step #1: 2090200K .......... .......... .......... .......... .......... 92% 197M 1s Step #1: 2090250K .......... .......... .......... .......... .......... 92% 210M 1s Step #1: 2090300K .......... .......... .......... .......... .......... 92% 198M 1s Step #1: 2090350K .......... .......... .......... .......... .......... 92% 163M 1s Step #1: 2090400K .......... .......... .......... .......... .......... 92% 180M 1s Step #1: 2090450K .......... .......... .......... .......... .......... 92% 205M 1s Step #1: 2090500K .......... .......... .......... .......... .......... 92% 206M 1s Step #1: 2090550K .......... .......... .......... .......... .......... 92% 171M 1s Step #1: 2090600K .......... .......... .......... .......... .......... 92% 198M 1s Step #1: 2090650K .......... .......... .......... .......... .......... 92% 161M 1s Step #1: 2090700K .......... .......... .......... .......... .......... 92% 205M 1s Step #1: 2090750K .......... .......... .......... .......... .......... 92% 172M 1s Step #1: 2090800K .......... .......... .......... .......... .......... 92% 207M 1s Step #1: 2090850K .......... .......... .......... .......... .......... 92% 171M 1s Step #1: 2090900K .......... .......... .......... .......... .......... 92% 179M 1s Step #1: 2090950K .......... .......... .......... .......... .......... 92% 179M 1s Step #1: 2091000K .......... .......... .......... .......... .......... 92% 205M 1s Step #1: 2091050K .......... .......... .......... .......... .......... 92% 201M 1s Step #1: 2091100K .......... .......... .......... .......... .......... 92% 211M 1s Step #1: 2091150K .......... .......... .......... .......... .......... 92% 188M 1s Step #1: 2091200K .......... .......... .......... .......... .......... 92% 186M 1s Step #1: 2091250K .......... .......... .......... .......... .......... 92% 182M 1s Step #1: 2091300K .......... .......... .......... .......... .......... 92% 216M 1s Step #1: 2091350K .......... .......... .......... .......... .......... 92% 186M 1s Step #1: 2091400K .......... .......... .......... .......... .......... 92% 200M 1s Step #1: 2091450K .......... .......... .......... .......... .......... 92% 63.7M 1s Step #1: 2091500K .......... .......... .......... .......... .......... 92% 206M 1s Step #1: 2091550K .......... .......... .......... .......... .......... 92% 168M 1s Step #1: 2091600K .......... .......... .......... .......... .......... 92% 196M 1s Step #1: 2091650K .......... .......... .......... .......... .......... 92% 200M 1s Step #1: 2091700K .......... .......... .......... .......... .......... 92% 191M 1s Step #1: 2091750K .......... .......... .......... .......... .......... 92% 204M 1s Step #1: 2091800K .......... .......... .......... .......... .......... 92% 251M 1s Step #1: 2091850K .......... .......... .......... .......... .......... 92% 210M 1s Step #1: 2091900K .......... .......... .......... .......... .......... 92% 230M 1s Step #1: 2091950K .......... .......... .......... .......... .......... 92% 196M 1s Step #1: 2092000K .......... .......... .......... .......... .......... 92% 237M 1s Step #1: 2092050K .......... .......... .......... .......... .......... 92% 243M 1s Step #1: 2092100K .......... .......... .......... .......... .......... 92% 235M 1s Step #1: 2092150K .......... .......... .......... .......... .......... 92% 212M 1s Step #1: 2092200K .......... .......... .......... .......... .......... 92% 217M 1s Step #1: 2092250K .......... .......... .......... .......... .......... 92% 249M 1s Step #1: 2092300K .......... .......... .......... .......... .......... 92% 251M 1s Step #1: 2092350K .......... .......... .......... .......... .......... 92% 203M 1s Step #1: 2092400K .......... .......... .......... .......... .......... 92% 239M 1s Step #1: 2092450K .......... .......... .......... .......... .......... 92% 138M 1s Step #1: 2092500K .......... .......... .......... .......... .......... 92% 198M 1s Step #1: 2092550K .......... .......... .......... .......... .......... 92% 194M 1s Step #1: 2092600K .......... .......... .......... .......... .......... 92% 238M 1s Step #1: 2092650K .......... .......... .......... .......... .......... 92% 230M 1s Step #1: 2092700K .......... .......... .......... .......... .......... 92% 211M 1s Step #1: 2092750K .......... .......... .......... .......... .......... 92% 178M 1s Step #1: 2092800K .......... .......... .......... .......... .......... 92% 208M 1s Step #1: 2092850K .......... .......... .......... .......... .......... 92% 181M 1s Step #1: 2092900K .......... .......... .......... .......... .......... 92% 201M 1s Step #1: 2092950K .......... .......... .......... .......... .......... 92% 189M 1s Step #1: 2093000K .......... .......... .......... .......... .......... 92% 180M 1s Step #1: 2093050K .......... .......... .......... .......... .......... 92% 202M 1s Step #1: 2093100K .......... .......... .......... .......... .......... 92% 187M 1s Step #1: 2093150K .......... .......... .......... .......... .......... 92% 172M 1s Step #1: 2093200K .......... .......... .......... .......... .......... 92% 166M 1s Step #1: 2093250K .......... .......... .......... .......... .......... 92% 189M 1s Step #1: 2093300K .......... .......... .......... .......... .......... 92% 194M 1s Step #1: 2093350K .......... .......... .......... .......... .......... 92% 187M 1s Step #1: 2093400K .......... .......... .......... .......... .......... 92% 211M 1s Step #1: 2093450K .......... .......... .......... .......... .......... 92% 205M 1s Step #1: 2093500K .......... .......... .......... .......... .......... 92% 65.1M 1s Step #1: 2093550K .......... .......... .......... .......... .......... 92% 179M 1s Step #1: 2093600K .......... .......... .......... .......... .......... 92% 201M 1s Step #1: 2093650K .......... .......... .......... .......... .......... 92% 169M 1s Step #1: 2093700K .......... .......... .......... .......... .......... 92% 222M 1s Step #1: 2093750K .......... .......... .......... .......... .......... 92% 182M 1s Step #1: 2093800K .......... .......... .......... .......... .......... 92% 197M 1s Step #1: 2093850K .......... .......... .......... .......... .......... 92% 183M 1s Step #1: 2093900K .......... .......... .......... .......... .......... 92% 202M 1s Step #1: 2093950K .......... .......... .......... .......... .......... 92% 166M 1s Step #1: 2094000K .......... .......... .......... .......... .......... 92% 196M 1s Step #1: 2094050K .......... .......... .......... .......... .......... 92% 205M 1s Step #1: 2094100K .......... .......... .......... .......... .......... 92% 201M 1s Step #1: 2094150K .......... .......... .......... .......... .......... 92% 186M 1s Step #1: 2094200K .......... .......... .......... .......... .......... 92% 218M 1s Step #1: 2094250K .......... .......... .......... .......... .......... 92% 193M 1s Step #1: 2094300K .......... .......... .......... .......... .......... 92% 196M 1s Step #1: 2094350K .......... .......... .......... .......... .......... 92% 160M 1s Step #1: 2094400K .......... .......... .......... .......... .......... 92% 197M 1s Step #1: 2094450K .......... .......... .......... .......... .......... 92% 188M 1s Step #1: 2094500K .......... .......... .......... .......... .......... 92% 181M 1s Step #1: 2094550K .......... .......... .......... .......... .......... 92% 183M 1s Step #1: 2094600K .......... .......... .......... .......... .......... 92% 207M 1s Step #1: 2094650K .......... .......... .......... .......... .......... 92% 204M 1s Step #1: 2094700K .......... .......... .......... .......... .......... 92% 188M 1s Step #1: 2094750K .......... .......... .......... .......... .......... 92% 142M 1s Step #1: 2094800K .......... .......... .......... .......... .......... 92% 206M 1s Step #1: 2094850K .......... .......... .......... .......... .......... 92% 208M 1s Step #1: 2094900K .......... .......... .......... .......... .......... 92% 214M 1s Step #1: 2094950K .......... .......... .......... .......... .......... 92% 176M 1s Step #1: 2095000K .......... .......... .......... .......... .......... 92% 178M 1s Step #1: 2095050K .......... .......... .......... .......... .......... 92% 205M 1s Step #1: 2095100K .......... .......... .......... .......... .......... 92% 210M 1s Step #1: 2095150K .......... .......... .......... .......... .......... 92% 159M 1s Step #1: 2095200K .......... .......... .......... .......... .......... 93% 208M 1s Step #1: 2095250K .......... .......... .......... .......... .......... 93% 188M 1s Step #1: 2095300K .......... .......... .......... .......... .......... 93% 208M 1s Step #1: 2095350K .......... .......... .......... .......... .......... 93% 170M 1s Step #1: 2095400K .......... .......... .......... .......... .......... 93% 194M 1s Step #1: 2095450K .......... .......... .......... .......... .......... 93% 197M 1s Step #1: 2095500K .......... .......... .......... .......... .......... 93% 211M 1s Step #1: 2095550K .......... .......... .......... .......... .......... 93% 61.0M 1s Step #1: 2095600K .......... .......... .......... .......... .......... 93% 206M 1s Step #1: 2095650K .......... .......... .......... .......... .......... 93% 219M 1s Step #1: 2095700K .......... .......... .......... .......... .......... 93% 193M 1s Step #1: 2095750K .......... .......... .......... .......... .......... 93% 167M 1s Step #1: 2095800K .......... .......... .......... .......... .......... 93% 181M 1s Step #1: 2095850K .......... .......... .......... .......... .......... 93% 198M 1s Step #1: 2095900K .......... .......... .......... .......... .......... 93% 190M 1s Step #1: 2095950K .......... .......... .......... .......... .......... 93% 169M 1s Step #1: 2096000K .......... .......... .......... .......... .......... 93% 201M 1s Step #1: 2096050K .......... .......... .......... .......... .......... 93% 199M 1s Step #1: 2096100K .......... .......... .......... .......... .......... 93% 198M 1s Step #1: 2096150K .......... .......... .......... .......... .......... 93% 170M 1s Step #1: 2096200K .......... .......... .......... .......... .......... 93% 196M 1s Step #1: 2096250K .......... .......... .......... .......... .......... 93% 195M 1s Step #1: 2096300K .......... .......... .......... .......... .......... 93% 180M 1s Step #1: 2096350K .......... .......... .......... .......... .......... 93% 164M 1s Step #1: 2096400K .......... .......... .......... .......... .......... 93% 202M 1s Step #1: 2096450K .......... .......... .......... .......... .......... 93% 198M 1s Step #1: 2096500K .......... .......... .......... .......... .......... 93% 201M 1s Step #1: 2096550K .......... .......... .......... .......... .......... 93% 154M 1s Step #1: 2096600K .......... .......... .......... .......... .......... 93% 190M 1s Step #1: 2096650K .......... .......... .......... .......... .......... 93% 186M 1s Step #1: 2096700K .......... .......... .......... .......... .......... 93% 195M 1s Step #1: 2096750K .......... .......... .......... .......... .......... 93% 181M 1s Step #1: 2096800K .......... .......... .......... .......... .......... 93% 180M 1s Step #1: 2096850K .......... .......... .......... .......... .......... 93% 184M 1s Step #1: 2096900K .......... .......... .......... .......... .......... 93% 168M 1s Step #1: 2096950K .......... .......... .......... .......... .......... 93% 193M 1s Step #1: 2097000K .......... .......... .......... .......... .......... 93% 188M 1s Step #1: 2097050K .......... .......... .......... .......... .......... 93% 179M 1s Step #1: 2097100K .......... .......... .......... .......... .......... 93% 209M 1s Step #1: 2097150K .......... .......... .......... .......... .......... 93% 166M 1s Step #1: 2097200K .......... .......... .......... .......... .......... 93% 196M 1s Step #1: 2097250K .......... .......... .......... .......... .......... 93% 169M 1s Step #1: 2097300K .......... .......... .......... .......... .......... 93% 194M 1s Step #1: 2097350K .......... .......... .......... .......... .......... 93% 177M 1s Step #1: 2097400K .......... .......... .......... .......... .......... 93% 222M 1s Step #1: 2097450K .......... .......... .......... .......... .......... 93% 203M 1s Step #1: 2097500K .......... .......... .......... .......... .......... 93% 181M 1s Step #1: 2097550K .......... .......... .......... .......... .......... 93% 171M 1s Step #1: 2097600K .......... .......... .......... .......... .......... 93% 62.7M 1s Step #1: 2097650K .......... .......... .......... .......... .......... 93% 216M 1s Step #1: 2097700K .......... .......... .......... .......... .......... 93% 216M 1s Step #1: 2097750K .......... .......... .......... .......... .......... 93% 179M 1s Step #1: 2097800K .......... .......... .......... .......... .......... 93% 235M 1s Step #1: 2097850K .......... .......... .......... .......... .......... 93% 195M 1s Step #1: 2097900K .......... .......... .......... .......... .......... 93% 231M 1s Step #1: 2097950K .......... .......... .......... .......... .......... 93% 191M 1s Step #1: 2098000K .......... .......... .......... .......... .......... 93% 206M 1s Step #1: 2098050K .......... .......... .......... .......... .......... 93% 212M 1s Step #1: 2098100K .......... .......... .......... .......... .......... 93% 182M 1s Step #1: 2098150K .......... .......... .......... .......... .......... 93% 168M 1s Step #1: 2098200K .......... .......... .......... .......... .......... 93% 217M 1s Step #1: 2098250K .......... .......... .......... .......... .......... 93% 229M 1s Step #1: 2098300K .......... .......... .......... .......... .......... 93% 214M 1s Step #1: 2098350K .......... .......... .......... .......... .......... 93% 157M 1s Step #1: 2098400K .......... .......... .......... .......... .......... 93% 208M 1s Step #1: 2098450K .......... .......... .......... .......... .......... 93% 187M 1s Step #1: 2098500K .......... .......... .......... .......... .......... 93% 183M 1s Step #1: 2098550K .......... .......... .......... .......... .......... 93% 167M 1s Step #1: 2098600K .......... .......... .......... .......... .......... 93% 188M 1s Step #1: 2098650K .......... .......... .......... .......... .......... 93% 199M 1s Step #1: 2098700K .......... .......... .......... .......... .......... 93% 196M 1s Step #1: 2098750K .......... .......... .......... .......... .......... 93% 167M 1s Step #1: 2098800K .......... .......... .......... .......... .......... 93% 207M 1s Step #1: 2098850K .......... .......... .......... .......... .......... 93% 187M 1s Step #1: 2098900K .......... .......... .......... .......... .......... 93% 192M 1s Step #1: 2098950K .......... .......... .......... .......... .......... 93% 179M 1s Step #1: 2099000K .......... .......... .......... .......... .......... 93% 207M 1s Step #1: 2099050K .......... .......... .......... .......... .......... 93% 210M 1s Step #1: 2099100K .......... .......... .......... .......... .......... 93% 208M 1s Step #1: 2099150K .......... .......... .......... .......... .......... 93% 145M 1s Step #1: 2099200K .......... .......... .......... .......... .......... 93% 196M 1s Step #1: 2099250K .......... .......... .......... .......... .......... 93% 204M 1s Step #1: 2099300K .......... .......... .......... .......... .......... 93% 198M 1s Step #1: 2099350K .......... .......... .......... .......... .......... 93% 192M 1s Step #1: 2099400K .......... .......... .......... .......... .......... 93% 178M 1s Step #1: 2099450K .......... .......... .......... .......... .......... 93% 187M 1s Step #1: 2099500K .......... .......... .......... .......... .......... 93% 206M 1s Step #1: 2099550K .......... .......... .......... .......... .......... 93% 174M 1s Step #1: 2099600K .......... .......... .......... .......... .......... 93% 181M 1s Step #1: 2099650K .......... .......... .......... .......... .......... 93% 63.2M 1s Step #1: 2099700K .......... .......... .......... .......... .......... 93% 195M 1s Step #1: 2099750K .......... .......... .......... .......... .......... 93% 191M 1s Step #1: 2099800K .......... .......... .......... .......... .......... 93% 129M 1s Step #1: 2099850K .......... .......... .......... .......... .......... 93% 157M 1s Step #1: 2099900K .......... .......... .......... .......... .......... 93% 183M 1s Step #1: 2099950K .......... .......... .......... .......... .......... 93% 163M 1s Step #1: 2100000K .......... .......... .......... .......... .......... 93% 181M 1s Step #1: 2100050K .......... .......... .......... .......... .......... 93% 202M 1s Step #1: 2100100K .......... .......... .......... .......... .......... 93% 193M 1s Step #1: 2100150K .......... .......... .......... .......... .......... 93% 154M 1s Step #1: 2100200K .......... .......... .......... .......... .......... 93% 194M 1s Step #1: 2100250K .......... .......... .......... .......... .......... 93% 180M 1s Step #1: 2100300K .......... .......... .......... .......... .......... 93% 151M 1s Step #1: 2100350K .......... .......... .......... .......... .......... 93% 156M 1s Step #1: 2100400K .......... .......... .......... .......... .......... 93% 172M 1s Step #1: 2100450K .......... .......... .......... .......... .......... 93% 190M 1s Step #1: 2100500K .......... .......... .......... .......... .......... 93% 180M 1s Step #1: 2100550K .......... .......... .......... .......... .......... 93% 184M 1s Step #1: 2100600K .......... .......... .......... .......... .......... 93% 204M 1s Step #1: 2100650K .......... .......... .......... .......... .......... 93% 191M 1s Step #1: 2100700K .......... .......... .......... .......... .......... 93% 200M 1s Step #1: 2100750K .......... .......... .......... .......... .......... 93% 119M 1s Step #1: 2100800K .......... .......... .......... .......... .......... 93% 173M 1s Step #1: 2100850K .......... .......... .......... .......... .......... 93% 176M 1s Step #1: 2100900K .......... .......... .......... .......... .......... 93% 160M 1s Step #1: 2100950K .......... .......... .......... .......... .......... 93% 164M 1s Step #1: 2101000K .......... .......... .......... .......... .......... 93% 201M 1s Step #1: 2101050K .......... .......... .......... .......... .......... 93% 199M 1s Step #1: 2101100K .......... .......... .......... .......... .......... 93% 199M 1s Step #1: 2101150K .......... .......... .......... .......... .......... 93% 159M 1s Step #1: 2101200K .......... .......... .......... .......... .......... 93% 163M 1s Step #1: 2101250K .......... .......... .......... .......... .......... 93% 190M 1s Step #1: 2101300K .......... .......... .......... .......... .......... 93% 199M 1s Step #1: 2101350K .......... .......... .......... .......... .......... 93% 182M 1s Step #1: 2101400K .......... .......... .......... .......... .......... 93% 195M 1s Step #1: 2101450K .......... .......... .......... .......... .......... 93% 206M 1s Step #1: 2101500K .......... .......... .......... .......... .......... 93% 177M 1s Step #1: 2101550K .......... .......... .......... .......... .......... 93% 154M 1s Step #1: 2101600K .......... .......... .......... .......... .......... 93% 198M 1s Step #1: 2101650K .......... .......... .......... .......... .......... 93% 176M 1s Step #1: 2101700K .......... .......... .......... .......... .......... 93% 64.7M 1s Step #1: 2101750K .......... .......... .......... .......... .......... 93% 170M 1s Step #1: 2101800K .......... .......... .......... .......... .......... 93% 201M 1s Step #1: 2101850K .......... .......... .......... .......... .......... 93% 206M 1s Step #1: 2101900K .......... .......... .......... .......... .......... 93% 209M 1s Step #1: 2101950K .......... .......... .......... .......... .......... 93% 171M 1s Step #1: 2102000K .......... .......... .......... .......... .......... 93% 194M 1s Step #1: 2102050K .......... .......... .......... .......... .......... 93% 210M 1s Step #1: 2102100K .......... .......... .......... .......... .......... 93% 209M 1s Step #1: 2102150K .......... .......... .......... .......... .......... 93% 177M 1s Step #1: 2102200K .......... .......... .......... .......... .......... 93% 193M 1s Step #1: 2102250K .......... .......... .......... .......... .......... 93% 199M 1s Step #1: 2102300K .......... .......... .......... .......... .......... 93% 189M 1s Step #1: 2102350K .......... .......... .......... .......... .......... 93% 168M 1s Step #1: 2102400K .......... .......... .......... .......... .......... 93% 210M 1s Step #1: 2102450K .......... .......... .......... .......... .......... 93% 192M 1s Step #1: 2102500K .......... .......... .......... .......... .......... 93% 200M 1s Step #1: 2102550K .......... .......... .......... .......... .......... 93% 164M 1s Step #1: 2102600K .......... .......... .......... .......... .......... 93% 191M 1s Step #1: 2102650K .......... .......... .......... .......... .......... 93% 181M 1s Step #1: 2102700K .......... .......... .......... .......... .......... 93% 189M 1s Step #1: 2102750K .......... .......... .......... .......... .......... 93% 154M 1s Step #1: 2102800K .......... .......... .......... .......... .......... 93% 196M 1s Step #1: 2102850K .......... .......... .......... .......... .......... 93% 212M 1s Step #1: 2102900K .......... .......... .......... .......... .......... 93% 202M 1s Step #1: 2102950K .......... .......... .......... .......... .......... 93% 170M 1s Step #1: 2103000K .......... .......... .......... .......... .......... 93% 188M 1s Step #1: 2103050K .......... .......... .......... .......... .......... 93% 187M 1s Step #1: 2103100K .......... .......... .......... .......... .......... 93% 178M 1s Step #1: 2103150K .......... .......... .......... .......... .......... 93% 173M 1s Step #1: 2103200K .......... .......... .......... .......... .......... 93% 191M 1s Step #1: 2103250K .......... .......... .......... .......... .......... 93% 198M 1s Step #1: 2103300K .......... .......... .......... .......... .......... 93% 203M 1s Step #1: 2103350K .......... .......... .......... .......... .......... 93% 173M 1s Step #1: 2103400K .......... .......... .......... .......... .......... 93% 196M 1s Step #1: 2103450K .......... .......... .......... .......... .......... 93% 181M 1s Step #1: 2103500K .......... .......... .......... .......... .......... 93% 209M 1s Step #1: 2103550K .......... .......... .......... .......... .......... 93% 157M 1s Step #1: 2103600K .......... .......... .......... .......... .......... 93% 202M 1s Step #1: 2103650K .......... .......... .......... .......... .......... 93% 196M 1s Step #1: 2103700K .......... .......... .......... .......... .......... 93% 182M 1s Step #1: 2103750K .......... .......... .......... .......... .......... 93% 64.7M 1s Step #1: 2103800K .......... .......... .......... .......... .......... 93% 196M 1s Step #1: 2103850K .......... .......... .......... .......... .......... 93% 217M 1s Step #1: 2103900K .......... .......... .......... .......... .......... 93% 203M 1s Step #1: 2103950K .......... .......... .......... .......... .......... 93% 164M 1s Step #1: 2104000K .......... .......... .......... .......... .......... 93% 177M 1s Step #1: 2104050K .......... .......... .......... .......... .......... 93% 193M 1s Step #1: 2104100K .......... .......... .......... .......... .......... 93% 196M 1s Step #1: 2104150K .......... .......... .......... .......... .......... 93% 177M 1s Step #1: 2104200K .......... .......... .......... .......... .......... 93% 202M 1s Step #1: 2104250K .......... .......... .......... .......... .......... 93% 183M 1s Step #1: 2104300K .......... .......... .......... .......... .......... 93% 199M 1s Step #1: 2104350K .......... .......... .......... .......... .......... 93% 165M 1s Step #1: 2104400K .......... .......... .......... .......... .......... 93% 182M 1s Step #1: 2104450K .......... .......... .......... .......... .......... 93% 199M 1s Step #1: 2104500K .......... .......... .......... .......... .......... 93% 185M 1s Step #1: 2104550K .......... .......... .......... .......... .......... 93% 173M 1s Step #1: 2104600K .......... .......... .......... .......... .......... 93% 201M 1s Step #1: 2104650K .......... .......... .......... .......... .......... 93% 202M 1s Step #1: 2104700K .......... .......... .......... .......... .......... 93% 204M 1s Step #1: 2104750K .......... .......... .......... .......... .......... 93% 158M 1s Step #1: 2104800K .......... .......... .......... .......... .......... 93% 188M 1s Step #1: 2104850K .......... .......... .......... .......... .......... 93% 196M 1s Step #1: 2104900K .......... .......... .......... .......... .......... 93% 197M 1s Step #1: 2104950K .......... .......... .......... .......... .......... 93% 165M 1s Step #1: 2105000K .......... .......... .......... .......... .......... 93% 190M 1s Step #1: 2105050K .......... .......... .......... .......... .......... 93% 201M 1s Step #1: 2105100K .......... .......... .......... .......... .......... 93% 209M 1s Step #1: 2105150K .......... .......... .......... .......... .......... 93% 170M 1s Step #1: 2105200K .......... .......... .......... .......... .......... 93% 187M 1s Step #1: 2105250K .......... .......... .......... .......... .......... 93% 158M 1s Step #1: 2105300K .......... .......... .......... .......... .......... 93% 195M 1s Step #1: 2105350K .......... .......... .......... .......... .......... 93% 181M 1s Step #1: 2105400K .......... .......... .......... .......... .......... 93% 189M 1s Step #1: 2105450K .......... .......... .......... .......... .......... 93% 196M 1s Step #1: 2105500K .......... .......... .......... .......... .......... 93% 189M 1s Step #1: 2105550K .......... .......... .......... .......... .......... 93% 163M 1s Step #1: 2105600K .......... .......... .......... .......... .......... 93% 201M 1s Step #1: 2105650K .......... .......... .......... .......... .......... 93% 198M 1s Step #1: 2105700K .......... .......... .......... .......... .......... 93% 194M 1s Step #1: 2105750K .......... .......... .......... .......... .......... 93% 186M 1s Step #1: 2105800K .......... .......... .......... .......... .......... 93% 64.7M 1s Step #1: 2105850K .......... .......... .......... .......... .......... 93% 210M 1s Step #1: 2105900K .......... .......... .......... .......... .......... 93% 213M 1s Step #1: 2105950K .......... .......... .......... .......... .......... 93% 174M 1s Step #1: 2106000K .......... .......... .......... .......... .......... 93% 185M 1s Step #1: 2106050K .......... .......... .......... .......... .......... 93% 205M 1s Step #1: 2106100K .......... .......... .......... .......... .......... 93% 203M 1s Step #1: 2106150K .......... .......... .......... .......... .......... 93% 187M 1s Step #1: 2106200K .......... .......... .......... .......... .......... 93% 201M 1s Step #1: 2106250K .......... .......... .......... .......... .......... 93% 179M 1s Step #1: 2106300K .......... .......... .......... .......... .......... 93% 174M 1s Step #1: 2106350K .......... .......... .......... .......... .......... 93% 163M 1s Step #1: 2106400K .......... .......... .......... .......... .......... 93% 196M 1s Step #1: 2106450K .......... .......... .......... .......... .......... 93% 186M 1s Step #1: 2106500K .......... .......... .......... .......... .......... 93% 201M 1s Step #1: 2106550K .......... .......... .......... .......... .......... 93% 172M 1s Step #1: 2106600K .......... .......... .......... .......... .......... 93% 199M 1s Step #1: 2106650K .......... .......... .......... .......... .......... 93% 199M 1s Step #1: 2106700K .......... .......... .......... .......... .......... 93% 197M 1s Step #1: 2106750K .......... .......... .......... .......... .......... 93% 160M 1s Step #1: 2106800K .......... .......... .......... .......... .......... 93% 181M 1s Step #1: 2106850K .......... .......... .......... .......... .......... 93% 200M 1s Step #1: 2106900K .......... .......... .......... .......... .......... 93% 208M 1s Step #1: 2106950K .......... .......... .......... .......... .......... 93% 179M 1s Step #1: 2107000K .......... .......... .......... .......... .......... 93% 202M 1s Step #1: 2107050K .......... .......... .......... .......... .......... 93% 168M 1s Step #1: 2107100K .......... .......... .......... .......... .......... 93% 180M 1s Step #1: 2107150K .......... .......... .......... .......... .......... 93% 164M 1s Step #1: 2107200K .......... .......... .......... .......... .......... 93% 207M 1s Step #1: 2107250K .......... .......... .......... .......... .......... 93% 180M 1s Step #1: 2107300K .......... .......... .......... .......... .......... 93% 177M 1s Step #1: 2107350K .......... .......... .......... .......... .......... 93% 187M 1s Step #1: 2107400K .......... .......... .......... .......... .......... 93% 201M 1s Step #1: 2107450K .......... .......... .......... .......... .......... 93% 210M 1s Step #1: 2107500K .......... .......... .......... .......... .......... 93% 196M 1s Step #1: 2107550K .......... .......... .......... .......... .......... 93% 161M 1s Step #1: 2107600K .......... .......... .......... .......... .......... 93% 190M 1s Step #1: 2107650K .......... .......... .......... .......... .......... 93% 202M 1s Step #1: 2107700K .......... .......... .......... .......... .......... 93% 195M 1s Step #1: 2107750K .......... .......... .......... .......... .......... 93% 163M 1s Step #1: 2107800K .......... .......... .......... .......... .......... 93% 175M 1s Step #1: 2107850K .......... .......... .......... .......... .......... 93% 182M 1s Step #1: 2107900K .......... .......... .......... .......... .......... 93% 162M 1s Step #1: 2107950K .......... .......... .......... .......... .......... 93% 168M 1s Step #1: 2108000K .......... .......... .......... .......... .......... 93% 64.0M 1s Step #1: 2108050K .......... .......... .......... .......... .......... 93% 197M 1s Step #1: 2108100K .......... .......... .......... .......... .......... 93% 230M 1s Step #1: 2108150K .......... .......... .......... .......... .......... 93% 177M 1s Step #1: 2108200K .......... .......... .......... .......... .......... 93% 203M 1s Step #1: 2108250K .......... .......... .......... .......... .......... 93% 198M 1s Step #1: 2108300K .......... .......... .......... .......... .......... 93% 192M 1s Step #1: 2108350K .......... .......... .......... .......... .......... 93% 175M 1s Step #1: 2108400K .......... .......... .......... .......... .......... 93% 202M 1s Step #1: 2108450K .......... .......... .......... .......... .......... 93% 199M 1s Step #1: 2108500K .......... .......... .......... .......... .......... 93% 187M 1s Step #1: 2108550K .......... .......... .......... .......... .......... 93% 172M 1s Step #1: 2108600K .......... .......... .......... .......... .......... 93% 179M 1s Step #1: 2108650K .......... .......... .......... .......... .......... 93% 196M 1s Step #1: 2108700K .......... .......... .......... .......... .......... 93% 206M 1s Step #1: 2108750K .......... .......... .......... .......... .......... 93% 149M 1s Step #1: 2108800K .......... .......... .......... .......... .......... 93% 210M 1s Step #1: 2108850K .......... .......... .......... .......... .......... 93% 192M 1s Step #1: 2108900K .......... .......... .......... .......... .......... 93% 206M 1s Step #1: 2108950K .......... .......... .......... .......... .......... 93% 165M 1s Step #1: 2109000K .......... .......... .......... .......... .......... 93% 185M 1s Step #1: 2109050K .......... .......... .......... .......... .......... 93% 176M 1s Step #1: 2109100K .......... .......... .......... .......... .......... 93% 187M 1s Step #1: 2109150K .......... .......... .......... .......... .......... 93% 172M 1s Step #1: 2109200K .......... .......... .......... .......... .......... 93% 203M 1s Step #1: 2109250K .......... .......... .......... .......... .......... 93% 179M 1s Step #1: 2109300K .......... .......... .......... .......... .......... 93% 202M 1s Step #1: 2109350K .......... .......... .......... .......... .......... 93% 151M 1s Step #1: 2109400K .......... .......... .......... .......... .......... 93% 199M 1s Step #1: 2109450K .......... .......... .......... .......... .......... 93% 194M 1s Step #1: 2109500K .......... .......... .......... .......... .......... 93% 180M 1s Step #1: 2109550K .......... .......... .......... .......... .......... 93% 167M 1s Step #1: 2109600K .......... .......... .......... .......... .......... 93% 181M 1s Step #1: 2109650K .......... .......... .......... .......... .......... 93% 201M 1s Step #1: 2109700K .......... .......... .......... .......... .......... 93% 182M 1s Step #1: 2109750K .......... .......... .......... .......... .......... 93% 170M 1s Step #1: 2109800K .......... .......... .......... .......... .......... 93% 197M 1s Step #1: 2109850K .......... .......... .......... .......... .......... 93% 185M 1s Step #1: 2109900K .......... .......... .......... .......... .......... 93% 200M 1s Step #1: 2109950K .......... .......... .......... .......... .......... 93% 156M 1s Step #1: 2110000K .......... .......... .......... .......... .......... 93% 200M 1s Step #1: 2110050K .......... .......... .......... .......... .......... 93% 66.1M 1s Step #1: 2110100K .......... .......... .......... .......... .......... 93% 196M 1s Step #1: 2110150K .......... .......... .......... .......... .......... 93% 186M 1s Step #1: 2110200K .......... .......... .......... .......... .......... 93% 210M 1s Step #1: 2110250K .......... .......... .......... .......... .......... 93% 208M 1s Step #1: 2110300K .......... .......... .......... .......... .......... 93% 175M 1s Step #1: 2110350K .......... .......... .......... .......... .......... 93% 172M 1s Step #1: 2110400K .......... .......... .......... .......... .......... 93% 191M 1s Step #1: 2110450K .......... .......... .......... .......... .......... 93% 172M 1s Step #1: 2110500K .......... .......... .......... .......... .......... 93% 203M 1s Step #1: 2110550K .......... .......... .......... .......... .......... 93% 182M 1s Step #1: 2110600K .......... .......... .......... .......... .......... 93% 201M 1s Step #1: 2110650K .......... .......... .......... .......... .......... 93% 194M 1s Step #1: 2110700K .......... .......... .......... .......... .......... 93% 194M 1s Step #1: 2110750K .......... .......... .......... .......... .......... 93% 168M 1s Step #1: 2110800K .......... .......... .......... .......... .......... 93% 200M 1s Step #1: 2110850K .......... .......... .......... .......... .......... 93% 217M 1s Step #1: 2110900K .......... .......... .......... .......... .......... 93% 189M 1s Step #1: 2110950K .......... .......... .......... .......... .......... 93% 175M 1s Step #1: 2111000K .......... .......... .......... .......... .......... 93% 196M 1s Step #1: 2111050K .......... .......... .......... .......... .......... 93% 189M 1s Step #1: 2111100K .......... .......... .......... .......... .......... 93% 194M 1s Step #1: 2111150K .......... .......... .......... .......... .......... 93% 159M 1s Step #1: 2111200K .......... .......... .......... .......... .......... 93% 187M 1s Step #1: 2111250K .......... .......... .......... .......... .......... 93% 203M 1s Step #1: 2111300K .......... .......... .......... .......... .......... 93% 244M 1s Step #1: 2111350K .......... .......... .......... .......... .......... 93% 164M 1s Step #1: 2111400K .......... .......... .......... .......... .......... 93% 185M 1s Step #1: 2111450K .......... .......... .......... .......... .......... 93% 191M 1s Step #1: 2111500K .......... .......... .......... .......... .......... 93% 206M 1s Step #1: 2111550K .......... .......... .......... .......... .......... 93% 157M 1s Step #1: 2111600K .......... .......... .......... .......... .......... 93% 206M 1s Step #1: 2111650K .......... .......... .......... .......... .......... 93% 193M 1s Step #1: 2111700K .......... .......... .......... .......... .......... 93% 212M 1s Step #1: 2111750K .......... .......... .......... .......... .......... 93% 179M 1s Step #1: 2111800K .......... .......... .......... .......... .......... 93% 210M 1s Step #1: 2111850K .......... .......... .......... .......... .......... 93% 177M 1s Step #1: 2111900K .......... .......... .......... .......... .......... 93% 188M 1s Step #1: 2111950K .......... .......... .......... .......... .......... 93% 169M 1s Step #1: 2112000K .......... .......... .......... .......... .......... 93% 202M 1s Step #1: 2112050K .......... .......... .......... .......... .......... 93% 189M 1s Step #1: 2112100K .......... .......... .......... .......... .......... 93% 67.5M 1s Step #1: 2112150K .......... .......... .......... .......... .......... 93% 163M 1s Step #1: 2112200K .......... .......... .......... .......... .......... 93% 190M 1s Step #1: 2112250K .......... .......... .......... .......... .......... 93% 188M 1s Step #1: 2112300K .......... .......... .......... .......... .......... 93% 197M 1s Step #1: 2112350K .......... .......... .......... .......... .......... 93% 172M 1s Step #1: 2112400K .......... .......... .......... .......... .......... 93% 185M 1s Step #1: 2112450K .......... .......... .......... .......... .......... 93% 209M 1s Step #1: 2112500K .......... .......... .......... .......... .......... 93% 201M 1s Step #1: 2112550K .......... .......... .......... .......... .......... 93% 173M 1s Step #1: 2112600K .......... .......... .......... .......... .......... 93% 199M 1s Step #1: 2112650K .......... .......... .......... .......... .......... 93% 184M 1s Step #1: 2112700K .......... .......... .......... .......... .......... 93% 183M 1s Step #1: 2112750K .......... .......... .......... .......... .......... 93% 161M 1s Step #1: 2112800K .......... .......... .......... .......... .......... 93% 187M 1s Step #1: 2112850K .......... .......... .......... .......... .......... 93% 204M 1s Step #1: 2112900K .......... .......... .......... .......... .......... 93% 199M 1s Step #1: 2112950K .......... .......... .......... .......... .......... 93% 156M 1s Step #1: 2113000K .......... .......... .......... .......... .......... 93% 202M 1s Step #1: 2113050K .......... .......... .......... .......... .......... 93% 186M 1s Step #1: 2113100K .......... .......... .......... .......... .......... 93% 195M 1s Step #1: 2113150K .......... .......... .......... .......... .......... 93% 170M 1s Step #1: 2113200K .......... .......... .......... .......... .......... 93% 170M 1s Step #1: 2113250K .......... .......... .......... .......... .......... 93% 209M 1s Step #1: 2113300K .......... .......... .......... .......... .......... 93% 222M 1s Step #1: 2113350K .......... .......... .......... .......... .......... 93% 181M 1s Step #1: 2113400K .......... .......... .......... .......... .......... 93% 198M 1s Step #1: 2113450K .......... .......... .......... .......... .......... 93% 179M 1s Step #1: 2113500K .......... .......... .......... .......... .......... 93% 211M 1s Step #1: 2113550K .......... .......... .......... .......... .......... 93% 167M 1s Step #1: 2113600K .......... .......... .......... .......... .......... 93% 200M 1s Step #1: 2113650K .......... .......... .......... .......... .......... 93% 190M 1s Step #1: 2113700K .......... .......... .......... .......... .......... 93% 168M 1s Step #1: 2113750K .......... .......... .......... .......... .......... 93% 172M 1s Step #1: 2113800K .......... .......... .......... .......... .......... 93% 208M 1s Step #1: 2113850K .......... .......... .......... .......... .......... 93% 188M 1s Step #1: 2113900K .......... .......... .......... .......... .......... 93% 192M 1s Step #1: 2113950K .......... .......... .......... .......... .......... 93% 151M 1s Step #1: 2114000K .......... .......... .......... .......... .......... 93% 186M 1s Step #1: 2114050K .......... .......... .......... .......... .......... 93% 193M 1s Step #1: 2114100K .......... .......... .......... .......... .......... 93% 191M 1s Step #1: 2114150K .......... .......... .......... .......... .......... 93% 65.0M 1s Step #1: 2114200K .......... .......... .......... .......... .......... 93% 187M 1s Step #1: 2114250K .......... .......... .......... .......... .......... 93% 212M 1s Step #1: 2114300K .......... .......... .......... .......... .......... 93% 218M 1s Step #1: 2114350K .......... .......... .......... .......... .......... 93% 167M 1s Step #1: 2114400K .......... .......... .......... .......... .......... 93% 205M 1s Step #1: 2114450K .......... .......... .......... .......... .......... 93% 189M 1s Step #1: 2114500K .......... .......... .......... .......... .......... 93% 185M 1s Step #1: 2114550K .......... .......... .......... .......... .......... 93% 180M 1s Step #1: 2114600K .......... .......... .......... .......... .......... 93% 198M 1s Step #1: 2114650K .......... .......... .......... .......... .......... 93% 201M 1s Step #1: 2114700K .......... .......... .......... .......... .......... 93% 216M 1s Step #1: 2114750K .......... .......... .......... .......... .......... 93% 160M 1s Step #1: 2114800K .......... .......... .......... .......... .......... 93% 194M 1s Step #1: 2114850K .......... .......... .......... .......... .......... 93% 212M 1s Step #1: 2114900K .......... .......... .......... .......... .......... 93% 217M 1s Step #1: 2114950K .......... .......... .......... .......... .......... 93% 179M 1s Step #1: 2115000K .......... .......... .......... .......... .......... 93% 191M 1s Step #1: 2115050K .......... .......... .......... .......... .......... 93% 191M 1s Step #1: 2115100K .......... .......... .......... .......... .......... 93% 186M 1s Step #1: 2115150K .......... .......... .......... .......... .......... 93% 160M 1s Step #1: 2115200K .......... .......... .......... .......... .......... 93% 205M 1s Step #1: 2115250K .......... .......... .......... .......... .......... 93% 182M 1s Step #1: 2115300K .......... .......... .......... .......... .......... 93% 192M 1s Step #1: 2115350K .......... .......... .......... .......... .......... 93% 179M 1s Step #1: 2115400K .......... .......... .......... .......... .......... 93% 196M 1s Step #1: 2115450K .......... .......... .......... .......... .......... 93% 216M 1s Step #1: 2115500K .......... .......... .......... .......... .......... 93% 198M 1s Step #1: 2115550K .......... .......... .......... .......... .......... 93% 164M 1s Step #1: 2115600K .......... .......... .......... .......... .......... 93% 194M 1s Step #1: 2115650K .......... .......... .......... .......... .......... 93% 185M 1s Step #1: 2115700K .......... .......... .......... .......... .......... 93% 187M 1s Step #1: 2115750K .......... .......... .......... .......... .......... 93% 167M 1s Step #1: 2115800K .......... .......... .......... .......... .......... 93% 193M 1s Step #1: 2115850K .......... .......... .......... .......... .......... 93% 193M 1s Step #1: 2115900K .......... .......... .......... .......... .......... 93% 181M 1s Step #1: 2115950K .......... .......... .......... .......... .......... 93% 162M 1s Step #1: 2116000K .......... .......... .......... .......... .......... 93% 183M 1s Step #1: 2116050K .......... .......... .......... .......... .......... 93% 203M 1s Step #1: 2116100K .......... .......... .......... .......... .......... 93% 208M 1s Step #1: 2116150K .......... .......... .......... .......... .......... 93% 167M 1s Step #1: 2116200K .......... .......... .......... .......... .......... 93% 66.5M 1s Step #1: 2116250K .......... .......... .......... .......... .......... 93% 197M 1s Step #1: 2116300K .......... .......... .......... .......... .......... 93% 188M 1s Step #1: 2116350K .......... .......... .......... .......... .......... 93% 149M 1s Step #1: 2116400K .......... .......... .......... .......... .......... 93% 191M 1s Step #1: 2116450K .......... .......... .......... .......... .......... 93% 205M 1s Step #1: 2116500K .......... .......... .......... .......... .......... 93% 177M 1s Step #1: 2116550K .......... .......... .......... .......... .......... 93% 180M 1s Step #1: 2116600K .......... .......... .......... .......... .......... 93% 195M 1s Step #1: 2116650K .......... .......... .......... .......... .......... 93% 196M 1s Step #1: 2116700K .......... .......... .......... .......... .......... 93% 211M 1s Step #1: 2116750K .......... .......... .......... .......... .......... 93% 181M 1s Step #1: 2116800K .......... .......... .......... .......... .......... 93% 181M 1s Step #1: 2116850K .......... .......... .......... .......... .......... 93% 165M 1s Step #1: 2116900K .......... .......... .......... .......... .......... 93% 208M 1s Step #1: 2116950K .......... .......... .......... .......... .......... 93% 173M 1s Step #1: 2117000K .......... .......... .......... .......... .......... 93% 209M 1s Step #1: 2117050K .......... .......... .......... .......... .......... 93% 197M 1s Step #1: 2117100K .......... .......... .......... .......... .......... 93% 187M 1s Step #1: 2117150K .......... .......... .......... .......... .......... 93% 149M 1s Step #1: 2117200K .......... .......... .......... .......... .......... 93% 191M 1s Step #1: 2117250K .......... .......... .......... .......... .......... 93% 205M 1s Step #1: 2117300K .......... .......... .......... .......... .......... 93% 190M 1s Step #1: 2117350K .......... .......... .......... .......... .......... 93% 171M 1s Step #1: 2117400K .......... .......... .......... .......... .......... 93% 204M 1s Step #1: 2117450K .......... .......... .......... .......... .......... 93% 178M 1s Step #1: 2117500K .......... .......... .......... .......... .......... 93% 200M 1s Step #1: 2117550K .......... .......... .......... .......... .......... 93% 164M 1s Step #1: 2117600K .......... .......... .......... .......... .......... 93% 201M 1s Step #1: 2117650K .......... .......... .......... .......... .......... 93% 215M 1s Step #1: 2117700K .......... .......... .......... .......... .......... 94% 175M 1s Step #1: 2117750K .......... .......... .......... .......... .......... 94% 138M 1s Step #1: 2117800K .......... .......... .......... .......... .......... 94% 176M 1s Step #1: 2117850K .......... .......... .......... .......... .......... 94% 197M 1s Step #1: 2117900K .......... .......... .......... .......... .......... 94% 195M 1s Step #1: 2117950K .......... .......... .......... .......... .......... 94% 167M 1s Step #1: 2118000K .......... .......... .......... .......... .......... 94% 175M 1s Step #1: 2118050K .......... .......... .......... .......... .......... 94% 177M 1s Step #1: 2118100K .......... .......... .......... .......... .......... 94% 200M 1s Step #1: 2118150K .......... .......... .......... .......... .......... 94% 169M 1s Step #1: 2118200K .......... .......... .......... .......... .......... 94% 195M 1s Step #1: 2118250K .......... .......... .......... .......... .......... 94% 65.0M 1s Step #1: 2118300K .......... .......... .......... .......... .......... 94% 200M 1s Step #1: 2118350K .......... .......... .......... .......... .......... 94% 177M 1s Step #1: 2118400K .......... .......... .......... .......... .......... 94% 208M 1s Step #1: 2118450K .......... .......... .......... .......... .......... 94% 200M 1s Step #1: 2118500K .......... .......... .......... .......... .......... 94% 187M 1s Step #1: 2118550K .......... .......... .......... .......... .......... 94% 189M 1s Step #1: 2118600K .......... .......... .......... .......... .......... 94% 179M 1s Step #1: 2118650K .......... .......... .......... .......... .......... 94% 221M 1s Step #1: 2118700K .......... .......... .......... .......... .......... 94% 191M 1s Step #1: 2118750K .......... .......... .......... .......... .......... 94% 158M 1s Step #1: 2118800K .......... .......... .......... .......... .......... 94% 187M 1s Step #1: 2118850K .......... .......... .......... .......... .......... 94% 212M 1s Step #1: 2118900K .......... .......... .......... .......... .......... 94% 205M 1s Step #1: 2118950K .......... .......... .......... .......... .......... 94% 183M 1s Step #1: 2119000K .......... .......... .......... .......... .......... 94% 174M 1s Step #1: 2119050K .......... .......... .......... .......... .......... 94% 180M 1s Step #1: 2119100K .......... .......... .......... .......... .......... 94% 203M 1s Step #1: 2119150K .......... .......... .......... .......... .......... 94% 170M 1s Step #1: 2119200K .......... .......... .......... .......... .......... 94% 220M 1s Step #1: 2119250K .......... .......... .......... .......... .......... 94% 179M 1s Step #1: 2119300K .......... .......... .......... .......... .......... 94% 213M 1s Step #1: 2119350K .......... .......... .......... .......... .......... 94% 174M 1s Step #1: 2119400K .......... .......... .......... .......... .......... 94% 185M 1s Step #1: 2119450K .......... .......... .......... .......... .......... 94% 204M 1s Step #1: 2119500K .......... .......... .......... .......... .......... 94% 200M 1s Step #1: 2119550K .......... .......... .......... .......... .......... 94% 161M 1s Step #1: 2119600K .......... .......... .......... .......... .......... 94% 186M 1s Step #1: 2119650K .......... .......... .......... .......... .......... 94% 203M 1s Step #1: 2119700K .......... .......... .......... .......... .......... 94% 209M 1s Step #1: 2119750K .......... .......... .......... .......... .......... 94% 192M 1s Step #1: 2119800K .......... .......... .......... .......... .......... 94% 195M 1s Step #1: 2119850K .......... .......... .......... .......... .......... 94% 201M 1s Step #1: 2119900K .......... .......... .......... .......... .......... 94% 153M 1s Step #1: 2119950K .......... .......... .......... .......... .......... 94% 202M 1s Step #1: 2120000K .......... .......... .......... .......... .......... 94% 227M 1s Step #1: 2120050K .......... .......... .......... .......... .......... 94% 212M 1s Step #1: 2120100K .......... .......... .......... .......... .......... 94% 229M 1s Step #1: 2120150K .......... .......... .......... .......... .......... 94% 218M 1s Step #1: 2120200K .......... .......... .......... .......... .......... 94% 242M 1s Step #1: 2120250K .......... .......... .......... .......... .......... 94% 246M 1s Step #1: 2120300K .......... .......... .......... .......... .......... 94% 55.7M 1s Step #1: 2120350K .......... .......... .......... .......... .......... 94% 160M 1s Step #1: 2120400K .......... .......... .......... .......... .......... 94% 210M 1s Step #1: 2120450K .......... .......... .......... .......... .......... 94% 182M 1s Step #1: 2120500K .......... .......... .......... .......... .......... 94% 201M 1s Step #1: 2120550K .......... .......... .......... .......... .......... 94% 181M 1s Step #1: 2120600K .......... .......... .......... .......... .......... 94% 181M 1s Step #1: 2120650K .......... .......... .......... .......... .......... 94% 209M 1s Step #1: 2120700K .......... .......... .......... .......... .......... 94% 213M 1s Step #1: 2120750K .......... .......... .......... .......... .......... 94% 169M 1s Step #1: 2120800K .......... .......... .......... .......... .......... 94% 212M 1s Step #1: 2120850K .......... .......... .......... .......... .......... 94% 179M 1s Step #1: 2120900K .......... .......... .......... .......... .......... 94% 203M 1s Step #1: 2120950K .......... .......... .......... .......... .......... 94% 166M 1s Step #1: 2121000K .......... .......... .......... .......... .......... 94% 198M 1s Step #1: 2121050K .......... .......... .......... .......... .......... 94% 198M 1s Step #1: 2121100K .......... .......... .......... .......... .......... 94% 212M 1s Step #1: 2121150K .......... .......... .......... .......... .......... 94% 171M 1s Step #1: 2121200K .......... .......... .......... .......... .......... 94% 198M 1s Step #1: 2121250K .......... .......... .......... .......... .......... 94% 185M 1s Step #1: 2121300K .......... .......... .......... .......... .......... 94% 201M 1s Step #1: 2121350K .......... .......... .......... .......... .......... 94% 186M 1s Step #1: 2121400K .......... .......... .......... .......... .......... 94% 180M 1s Step #1: 2121450K .......... .......... .......... .......... .......... 94% 196M 1s Step #1: 2121500K .......... .......... .......... .......... .......... 94% 194M 1s Step #1: 2121550K .......... .......... .......... .......... .......... 94% 165M 1s Step #1: 2121600K .......... .......... .......... .......... .......... 94% 205M 1s Step #1: 2121650K .......... .......... .......... .......... .......... 94% 184M 1s Step #1: 2121700K .......... .......... .......... .......... .......... 94% 199M 1s Step #1: 2121750K .......... .......... .......... .......... .......... 94% 184M 1s Step #1: 2121800K .......... .......... .......... .......... .......... 94% 167M 1s Step #1: 2121850K .......... .......... .......... .......... .......... 94% 195M 1s Step #1: 2121900K .......... .......... .......... .......... .......... 94% 195M 1s Step #1: 2121950K .......... .......... .......... .......... .......... 94% 163M 1s Step #1: 2122000K .......... .......... .......... .......... .......... 94% 196M 1s Step #1: 2122050K .......... .......... .......... .......... .......... 94% 205M 1s Step #1: 2122100K .......... .......... .......... .......... .......... 94% 214M 1s Step #1: 2122150K .......... .......... .......... .......... .......... 94% 140M 1s Step #1: 2122200K .......... .......... .......... .......... .......... 94% 189M 1s Step #1: 2122250K .......... .......... .......... .......... .......... 94% 163M 1s Step #1: 2122300K .......... .......... .......... .......... .......... 94% 166M 1s Step #1: 2122350K .......... .......... .......... .......... .......... 94% 61.6M 1s Step #1: 2122400K .......... .......... .......... .......... .......... 94% 185M 1s Step #1: 2122450K .......... .......... .......... .......... .......... 94% 199M 1s Step #1: 2122500K .......... .......... .......... .......... .......... 94% 201M 1s Step #1: 2122550K .......... .......... .......... .......... .......... 94% 187M 1s Step #1: 2122600K .......... .......... .......... .......... .......... 94% 202M 1s Step #1: 2122650K .......... .......... .......... .......... .......... 94% 193M 1s Step #1: 2122700K .......... .......... .......... .......... .......... 94% 204M 1s Step #1: 2122750K .......... .......... .......... .......... .......... 94% 170M 1s Step #1: 2122800K .......... .......... .......... .......... .......... 94% 192M 1s Step #1: 2122850K .......... .......... .......... .......... .......... 94% 170M 1s Step #1: 2122900K .......... .......... .......... .......... .......... 94% 174M 1s Step #1: 2122950K .......... .......... .......... .......... .......... 94% 187M 1s Step #1: 2123000K .......... .......... .......... .......... .......... 94% 180M 1s Step #1: 2123050K .......... .......... .......... .......... .......... 94% 196M 1s Step #1: 2123100K .......... .......... .......... .......... .......... 94% 211M 1s Step #1: 2123150K .......... .......... .......... .......... .......... 94% 169M 1s Step #1: 2123200K .......... .......... .......... .......... .......... 94% 172M 1s Step #1: 2123250K .......... .......... .......... .......... .......... 94% 202M 1s Step #1: 2123300K .......... .......... .......... .......... .......... 94% 207M 1s Step #1: 2123350K .......... .......... .......... .......... .......... 94% 182M 1s Step #1: 2123400K .......... .......... .......... .......... .......... 94% 188M 1s Step #1: 2123450K .......... .......... .......... .......... .......... 94% 191M 1s Step #1: 2123500K .......... .......... .......... .......... .......... 94% 215M 1s Step #1: 2123550K .......... .......... .......... .......... .......... 94% 175M 1s Step #1: 2123600K .......... .......... .......... .......... .......... 94% 186M 1s Step #1: 2123650K .......... .......... .......... .......... .......... 94% 179M 1s Step #1: 2123700K .......... .......... .......... .......... .......... 94% 175M 1s Step #1: 2123750K .......... .......... .......... .......... .......... 94% 170M 1s Step #1: 2123800K .......... .......... .......... .......... .......... 94% 182M 1s Step #1: 2123850K .......... .......... .......... .......... .......... 94% 213M 1s Step #1: 2123900K .......... .......... .......... .......... .......... 94% 212M 1s Step #1: 2123950K .......... .......... .......... .......... .......... 94% 162M 1s Step #1: 2124000K .......... .......... .......... .......... .......... 94% 179M 1s Step #1: 2124050K .......... .......... .......... .......... .......... 94% 188M 1s Step #1: 2124100K .......... .......... .......... .......... .......... 94% 210M 1s Step #1: 2124150K .......... .......... .......... .......... .......... 94% 175M 1s Step #1: 2124200K .......... .......... .......... .......... .......... 94% 196M 1s Step #1: 2124250K .......... .......... .......... .......... .......... 94% 210M 1s Step #1: 2124300K .......... .......... .......... .......... .......... 94% 211M 1s Step #1: 2124350K .......... .......... .......... .......... .......... 94% 180M 1s Step #1: 2124400K .......... .......... .......... .......... .......... 94% 68.8M 1s Step #1: 2124450K .......... .......... .......... .......... .......... 94% 205M 1s Step #1: 2124500K .......... .......... .......... .......... .......... 94% 207M 1s Step #1: 2124550K .......... .......... .......... .......... .......... 94% 191M 1s Step #1: 2124600K .......... .......... .......... .......... .......... 94% 213M 1s Step #1: 2124650K .......... .......... .......... .......... .......... 94% 194M 1s Step #1: 2124700K .......... .......... .......... .......... .......... 94% 192M 1s Step #1: 2124750K .......... .......... .......... .......... .......... 94% 151M 1s Step #1: 2124800K .......... .......... .......... .......... .......... 94% 206M 1s Step #1: 2124850K .......... .......... .......... .......... .......... 94% 195M 1s Step #1: 2124900K .......... .......... .......... .......... .......... 94% 182M 1s Step #1: 2124950K .......... .......... .......... .......... .......... 94% 177M 1s Step #1: 2125000K .......... .......... .......... .......... .......... 94% 181M 1s Step #1: 2125050K .......... .......... .......... .......... .......... 94% 201M 1s Step #1: 2125100K .......... .......... .......... .......... .......... 94% 197M 1s Step #1: 2125150K .......... .......... .......... .......... .......... 94% 159M 1s Step #1: 2125200K .......... .......... .......... .......... .......... 94% 186M 1s Step #1: 2125250K .......... .......... .......... .......... .......... 94% 207M 1s Step #1: 2125300K .......... .......... .......... .......... .......... 94% 200M 1s Step #1: 2125350K .......... .......... .......... .......... .......... 94% 187M 1s Step #1: 2125400K .......... .......... .......... .......... .......... 94% 189M 1s Step #1: 2125450K .......... .......... .......... .......... .......... 94% 213M 1s Step #1: 2125500K .......... .......... .......... .......... .......... 94% 199M 1s Step #1: 2125550K .......... .......... .......... .......... .......... 94% 150M 1s Step #1: 2125600K .......... .......... .......... .......... .......... 94% 197M 1s Step #1: 2125650K .......... .......... .......... .......... .......... 94% 188M 1s Step #1: 2125700K .......... .......... .......... .......... .......... 94% 212M 1s Step #1: 2125750K .......... .......... .......... .......... .......... 94% 173M 1s Step #1: 2125800K .......... .......... .......... .......... .......... 94% 212M 1s Step #1: 2125850K .......... .......... .......... .......... .......... 94% 209M 1s Step #1: 2125900K .......... .......... .......... .......... .......... 94% 176M 1s Step #1: 2125950K .......... .......... .......... .......... .......... 94% 158M 1s Step #1: 2126000K .......... .......... .......... .......... .......... 94% 206M 1s Step #1: 2126050K .......... .......... .......... .......... .......... 94% 209M 1s Step #1: 2126100K .......... .......... .......... .......... .......... 94% 214M 1s Step #1: 2126150K .......... .......... .......... .......... .......... 94% 194M 1s Step #1: 2126200K .......... .......... .......... .......... .......... 94% 180M 1s Step #1: 2126250K .......... .......... .......... .......... .......... 94% 174M 1s Step #1: 2126300K .......... .......... .......... .......... .......... 94% 207M 1s Step #1: 2126350K .......... .......... .......... .......... .......... 94% 175M 1s Step #1: 2126400K .......... .......... .......... .......... .......... 94% 195M 1s Step #1: 2126450K .......... .......... .......... .......... .......... 94% 69.3M 1s Step #1: 2126500K .......... .......... .......... .......... .......... 94% 186M 1s Step #1: 2126550K .......... .......... .......... .......... .......... 94% 185M 1s Step #1: 2126600K .......... .......... .......... .......... .......... 94% 229M 1s Step #1: 2126650K .......... .......... .......... .......... .......... 94% 209M 1s Step #1: 2126700K .......... .......... .......... .......... .......... 94% 197M 1s Step #1: 2126750K .......... .......... .......... .......... .......... 94% 152M 1s Step #1: 2126800K .......... .......... .......... .......... .......... 94% 207M 1s Step #1: 2126850K .......... .......... .......... .......... .......... 94% 207M 1s Step #1: 2126900K .......... .......... .......... .......... .......... 94% 189M 1s Step #1: 2126950K .......... .......... .......... .......... .......... 94% 178M 1s Step #1: 2127000K .......... .......... .......... .......... .......... 94% 176M 1s Step #1: 2127050K .......... .......... .......... .......... .......... 94% 195M 1s Step #1: 2127100K .......... .......... .......... .......... .......... 94% 201M 1s Step #1: 2127150K .......... .......... .......... .......... .......... 94% 168M 1s Step #1: 2127200K .......... .......... .......... .......... .......... 94% 208M 1s Step #1: 2127250K .......... .......... .......... .......... .......... 94% 190M 1s Step #1: 2127300K .......... .......... .......... .......... .......... 94% 198M 1s Step #1: 2127350K .......... .......... .......... .......... .......... 94% 178M 1s Step #1: 2127400K .......... .......... .......... .......... .......... 94% 201M 1s Step #1: 2127450K .......... .......... .......... .......... .......... 94% 176M 1s Step #1: 2127500K .......... .......... .......... .......... .......... 94% 200M 1s Step #1: 2127550K .......... .......... .......... .......... .......... 94% 154M 1s Step #1: 2127600K .......... .......... .......... .......... .......... 94% 206M 1s Step #1: 2127650K .......... .......... .......... .......... .......... 94% 203M 1s Step #1: 2127700K .......... .......... .......... .......... .......... 94% 208M 1s Step #1: 2127750K .......... .......... .......... .......... .......... 94% 164M 1s Step #1: 2127800K .......... .......... .......... .......... .......... 94% 188M 1s Step #1: 2127850K .......... .......... .......... .......... .......... 94% 206M 1s Step #1: 2127900K .......... .......... .......... .......... .......... 94% 201M 1s Step #1: 2127950K .......... .......... .......... .......... .......... 94% 172M 1s Step #1: 2128000K .......... .......... .......... .......... .......... 94% 196M 1s Step #1: 2128050K .......... .......... .......... .......... .......... 94% 178M 1s Step #1: 2128100K .......... .......... .......... .......... .......... 94% 200M 1s Step #1: 2128150K .......... .......... .......... .......... .......... 94% 170M 1s Step #1: 2128200K .......... .......... .......... .......... .......... 94% 197M 1s Step #1: 2128250K .......... .......... .......... .......... .......... 94% 196M 1s Step #1: 2128300K .......... .......... .......... .......... .......... 94% 170M 1s Step #1: 2128350K .......... .......... .......... .......... .......... 94% 174M 1s Step #1: 2128400K .......... .......... .......... .......... .......... 94% 213M 1s Step #1: 2128450K .......... .......... .......... .......... .......... 94% 196M 1s Step #1: 2128500K .......... .......... .......... .......... .......... 94% 69.4M 1s Step #1: 2128550K .......... .......... .......... .......... .......... 94% 144M 1s Step #1: 2128600K .......... .......... .......... .......... .......... 94% 177M 1s Step #1: 2128650K .......... .......... .......... .......... .......... 94% 191M 1s Step #1: 2128700K .......... .......... .......... .......... .......... 94% 190M 1s Step #1: 2128750K .......... .......... .......... .......... .......... 94% 177M 1s Step #1: 2128800K .......... .......... .......... .......... .......... 94% 193M 1s Step #1: 2128850K .......... .......... .......... .......... .......... 94% 209M 1s Step #1: 2128900K .......... .......... .......... .......... .......... 94% 176M 1s Step #1: 2128950K .......... .......... .......... .......... .......... 94% 169M 1s Step #1: 2129000K .......... .......... .......... .......... .......... 94% 203M 1s Step #1: 2129050K .......... .......... .......... .......... .......... 94% 193M 1s Step #1: 2129100K .......... .......... .......... .......... .......... 94% 201M 1s Step #1: 2129150K .......... .......... .......... .......... .......... 94% 164M 1s Step #1: 2129200K .......... .......... .......... .......... .......... 94% 203M 1s Step #1: 2129250K .......... .......... .......... .......... .......... 94% 211M 1s Step #1: 2129300K .......... .......... .......... .......... .......... 94% 176M 1s Step #1: 2129350K .......... .......... .......... .......... .......... 94% 167M 1s Step #1: 2129400K .......... .......... .......... .......... .......... 94% 194M 1s Step #1: 2129450K .......... .......... .......... .......... .......... 94% 169M 1s Step #1: 2129500K .......... .......... .......... .......... .......... 94% 200M 1s Step #1: 2129550K .......... .......... .......... .......... .......... 94% 168M 1s Step #1: 2129600K .......... .......... .......... .......... .......... 94% 179M 1s Step #1: 2129650K .......... .......... .......... .......... .......... 94% 204M 1s Step #1: 2129700K .......... .......... .......... .......... .......... 94% 190M 1s Step #1: 2129750K .......... .......... .......... .......... .......... 94% 179M 1s Step #1: 2129800K .......... .......... .......... .......... .......... 94% 206M 1s Step #1: 2129850K .......... .......... .......... .......... .......... 94% 186M 1s Step #1: 2129900K .......... .......... .......... .......... .......... 94% 171M 1s Step #1: 2129950K .......... .......... .......... .......... .......... 94% 160M 1s Step #1: 2130000K .......... .......... .......... .......... .......... 94% 203M 1s Step #1: 2130050K .......... .......... .......... .......... .......... 94% 202M 1s Step #1: 2130100K .......... .......... .......... .......... .......... 94% 164M 1s Step #1: 2130150K .......... .......... .......... .......... .......... 94% 181M 1s Step #1: 2130200K .......... .......... .......... .......... .......... 94% 191M 1s Step #1: 2130250K .......... .......... .......... .......... .......... 94% 204M 1s Step #1: 2130300K .......... .......... .......... .......... .......... 94% 202M 1s Step #1: 2130350K .......... .......... .......... .......... .......... 94% 153M 1s Step #1: 2130400K .......... .......... .......... .......... .......... 94% 204M 1s Step #1: 2130450K .......... .......... .......... .......... .......... 94% 207M 1s Step #1: 2130500K .......... .......... .......... .......... .......... 94% 169M 1s Step #1: 2130550K .......... .......... .......... .......... .......... 94% 64.0M 1s Step #1: 2130600K .......... .......... .......... .......... .......... 94% 192M 1s Step #1: 2130650K .......... .......... .......... .......... .......... 94% 215M 1s Step #1: 2130700K .......... .......... .......... .......... .......... 94% 199M 1s Step #1: 2130750K .......... .......... .......... .......... .......... 94% 139M 1s Step #1: 2130800K .......... .......... .......... .......... .......... 94% 193M 1s Step #1: 2130850K .......... .......... .......... .......... .......... 94% 193M 1s Step #1: 2130900K .......... .......... .......... .......... .......... 94% 220M 1s Step #1: 2130950K .......... .......... .......... .......... .......... 94% 172M 1s Step #1: 2131000K .......... .......... .......... .......... .......... 94% 208M 1s Step #1: 2131050K .......... .......... .......... .......... .......... 94% 196M 1s Step #1: 2131100K .......... .......... .......... .......... .......... 94% 190M 1s Step #1: 2131150K .......... .......... .......... .......... .......... 94% 155M 1s Step #1: 2131200K .......... .......... .......... .......... .......... 94% 195M 1s Step #1: 2131250K .......... .......... .......... .......... .......... 94% 202M 1s Step #1: 2131300K .......... .......... .......... .......... .......... 94% 191M 1s Step #1: 2131350K .......... .......... .......... .......... .......... 94% 185M 1s Step #1: 2131400K .......... .......... .......... .......... .......... 94% 184M 1s Step #1: 2131450K .......... .......... .......... .......... .......... 94% 197M 1s Step #1: 2131500K .......... .......... .......... .......... .......... 94% 197M 1s Step #1: 2131550K .......... .......... .......... .......... .......... 94% 166M 1s Step #1: 2131600K .......... .......... .......... .......... .......... 94% 188M 1s Step #1: 2131650K .......... .......... .......... .......... .......... 94% 205M 1s Step #1: 2131700K .......... .......... .......... .......... .......... 94% 191M 1s Step #1: 2131750K .......... .......... .......... .......... .......... 94% 166M 1s Step #1: 2131800K .......... .......... .......... .......... .......... 94% 203M 1s Step #1: 2131850K .......... .......... .......... .......... .......... 94% 205M 1s Step #1: 2131900K .......... .......... .......... .......... .......... 94% 214M 1s Step #1: 2131950K .......... .......... .......... .......... .......... 94% 61.4M 1s Step #1: 2132000K .......... .......... .......... .......... .......... 94% 194M 1s Step #1: 2132050K .......... .......... .......... .......... .......... 94% 201M 1s Step #1: 2132100K .......... .......... .......... .......... .......... 94% 210M 1s Step #1: 2132150K .......... .......... .......... .......... .......... 94% 157M 1s Step #1: 2132200K .......... .......... .......... .......... .......... 94% 187M 1s Step #1: 2132250K .......... .......... .......... .......... .......... 94% 220M 1s Step #1: 2132300K .......... .......... .......... .......... .......... 94% 200M 1s Step #1: 2132350K .......... .......... .......... .......... .......... 94% 173M 1s Step #1: 2132400K .......... .......... .......... .......... .......... 94% 197M 1s Step #1: 2132450K .......... .......... .......... .......... .......... 94% 195M 1s Step #1: 2132500K .......... .......... .......... .......... .......... 94% 191M 1s Step #1: 2132550K .......... .......... .......... .......... .......... 94% 182M 1s Step #1: 2132600K .......... .......... .......... .......... .......... 94% 64.8M 1s Step #1: 2132650K .......... .......... .......... .......... .......... 94% 186M 1s Step #1: 2132700K .......... .......... .......... .......... .......... 94% 222M 1s Step #1: 2132750K .......... .......... .......... .......... .......... 94% 163M 1s Step #1: 2132800K .......... .......... .......... .......... .......... 94% 200M 1s Step #1: 2132850K .......... .......... .......... .......... .......... 94% 244M 1s Step #1: 2132900K .......... .......... .......... .......... .......... 94% 185M 1s Step #1: 2132950K .......... .......... .......... .......... .......... 94% 178M 1s Step #1: 2133000K .......... .......... .......... .......... .......... 94% 197M 1s Step #1: 2133050K .......... .......... .......... .......... .......... 94% 198M 1s Step #1: 2133100K .......... .......... .......... .......... .......... 94% 199M 1s Step #1: 2133150K .......... .......... .......... .......... .......... 94% 162M 1s Step #1: 2133200K .......... .......... .......... .......... .......... 94% 204M 1s Step #1: 2133250K .......... .......... .......... .......... .......... 94% 196M 1s Step #1: 2133300K .......... .......... .......... .......... .......... 94% 199M 1s Step #1: 2133350K .......... .......... .......... .......... .......... 94% 181M 1s Step #1: 2133400K .......... .......... .......... .......... .......... 94% 180M 1s Step #1: 2133450K .......... .......... .......... .......... .......... 94% 179M 1s Step #1: 2133500K .......... .......... .......... .......... .......... 94% 192M 1s Step #1: 2133550K .......... .......... .......... .......... .......... 94% 166M 1s Step #1: 2133600K .......... .......... .......... .......... .......... 94% 206M 1s Step #1: 2133650K .......... .......... .......... .......... .......... 94% 192M 1s Step #1: 2133700K .......... .......... .......... .......... .......... 94% 191M 1s Step #1: 2133750K .......... .......... .......... .......... .......... 94% 161M 1s Step #1: 2133800K .......... .......... .......... .......... .......... 94% 175M 1s Step #1: 2133850K .......... .......... .......... .......... .......... 94% 195M 1s Step #1: 2133900K .......... .......... .......... .......... .......... 94% 204M 1s Step #1: 2133950K .......... .......... .......... .......... .......... 94% 168M 1s Step #1: 2134000K .......... .......... .......... .......... .......... 94% 202M 1s Step #1: 2134050K .......... .......... .......... .......... .......... 94% 186M 1s Step #1: 2134100K .......... .......... .......... .......... .......... 94% 205M 1s Step #1: 2134150K .......... .......... .......... .......... .......... 94% 170M 1s Step #1: 2134200K .......... .......... .......... .......... .......... 94% 183M 1s Step #1: 2134250K .......... .......... .......... .......... .......... 94% 200M 1s Step #1: 2134300K .......... .......... .......... .......... .......... 94% 196M 1s Step #1: 2134350K .......... .......... .......... .......... .......... 94% 172M 1s Step #1: 2134400K .......... .......... .......... .......... .......... 94% 206M 1s Step #1: 2134450K .......... .......... .......... .......... .......... 94% 179M 1s Step #1: 2134500K .......... .......... .......... .......... .......... 94% 206M 1s Step #1: 2134550K .......... .......... .......... .......... .......... 94% 97.3M 1s Step #1: 2134600K .......... .......... .......... .......... .......... 94% 185M 1s Step #1: 2134650K .......... .......... .......... .......... .......... 94% 55.8M 1s Step #1: 2134700K .......... .......... .......... .......... .......... 94% 161M 1s Step #1: 2134750K .......... .......... .......... .......... .......... 94% 161M 1s Step #1: 2134800K .......... .......... .......... .......... .......... 94% 195M 1s Step #1: 2134850K .......... .......... .......... .......... .......... 94% 201M 1s Step #1: 2134900K .......... .......... .......... .......... .......... 94% 204M 1s Step #1: 2134950K .......... .......... .......... .......... .......... 94% 152M 1s Step #1: 2135000K .......... .......... .......... .......... .......... 94% 203M 1s Step #1: 2135050K .......... .......... .......... .......... .......... 94% 213M 1s Step #1: 2135100K .......... .......... .......... .......... .......... 94% 173M 1s Step #1: 2135150K .......... .......... .......... .......... .......... 94% 167M 1s Step #1: 2135200K .......... .......... .......... .......... .......... 94% 192M 1s Step #1: 2135250K .......... .......... .......... .......... .......... 94% 195M 1s Step #1: 2135300K .......... .......... .......... .......... .......... 94% 185M 1s Step #1: 2135350K .......... .......... .......... .......... .......... 94% 178M 1s Step #1: 2135400K .......... .......... .......... .......... .......... 94% 209M 1s Step #1: 2135450K .......... .......... .......... .......... .......... 94% 189M 1s Step #1: 2135500K .......... .......... .......... .......... .......... 94% 197M 1s Step #1: 2135550K .......... .......... .......... .......... .......... 94% 155M 1s Step #1: 2135600K .......... .......... .......... .......... .......... 94% 195M 1s Step #1: 2135650K .......... .......... .......... .......... .......... 94% 209M 1s Step #1: 2135700K .......... .......... .......... .......... .......... 94% 166M 1s Step #1: 2135750K .......... .......... .......... .......... .......... 94% 186M 1s Step #1: 2135800K .......... .......... .......... .......... .......... 94% 200M 1s Step #1: 2135850K .......... .......... .......... .......... .......... 94% 173M 1s Step #1: 2135900K .......... .......... .......... .......... .......... 94% 196M 1s Step #1: 2135950K .......... .......... .......... .......... .......... 94% 182M 1s Step #1: 2136000K .......... .......... .......... .......... .......... 94% 192M 1s Step #1: 2136050K .......... .......... .......... .......... .......... 94% 203M 1s Step #1: 2136100K .......... .......... .......... .......... .......... 94% 205M 1s Step #1: 2136150K .......... .......... .......... .......... .......... 94% 178M 1s Step #1: 2136200K .......... .......... .......... .......... .......... 94% 205M 1s Step #1: 2136250K .......... .......... .......... .......... .......... 94% 191M 1s Step #1: 2136300K .......... .......... .......... .......... .......... 94% 196M 1s Step #1: 2136350K .......... .......... .......... .......... .......... 94% 147M 1s Step #1: 2136400K .......... .......... .......... .......... .......... 94% 207M 1s Step #1: 2136450K .......... .......... .......... .......... .......... 94% 192M 1s Step #1: 2136500K .......... .......... .......... .......... .......... 94% 194M 1s Step #1: 2136550K .......... .......... .......... .......... .......... 94% 171M 1s Step #1: 2136600K .......... .......... .......... .......... .......... 94% 202M 1s Step #1: 2136650K .......... .......... .......... .......... .......... 94% 186M 1s Step #1: 2136700K .......... .......... .......... .......... .......... 94% 82.8M 1s Step #1: 2136750K .......... .......... .......... .......... .......... 94% 163M 1s Step #1: 2136800K .......... .......... .......... .......... .......... 94% 164M 1s Step #1: 2136850K .......... .......... .......... .......... .......... 94% 218M 1s Step #1: 2136900K .......... .......... .......... .......... .......... 94% 222M 1s Step #1: 2136950K .......... .......... .......... .......... .......... 94% 191M 1s Step #1: 2137000K .......... .......... .......... .......... .......... 94% 149M 1s Step #1: 2137050K .......... .......... .......... .......... .......... 94% 206M 1s Step #1: 2137100K .......... .......... .......... .......... .......... 94% 212M 1s Step #1: 2137150K .......... .......... .......... .......... .......... 94% 172M 1s Step #1: 2137200K .......... .......... .......... .......... .......... 94% 209M 1s Step #1: 2137250K .......... .......... .......... .......... .......... 94% 73.0M 1s Step #1: 2137300K .......... .......... .......... .......... .......... 94% 152M 1s Step #1: 2137350K .......... .......... .......... .......... .......... 94% 168M 1s Step #1: 2137400K .......... .......... .......... .......... .......... 94% 178M 1s Step #1: 2137450K .......... .......... .......... .......... .......... 94% 202M 1s Step #1: 2137500K .......... .......... .......... .......... .......... 94% 194M 1s Step #1: 2137550K .......... .......... .......... .......... .......... 94% 173M 1s Step #1: 2137600K .......... .......... .......... .......... .......... 94% 202M 1s Step #1: 2137650K .......... .......... .......... .......... .......... 94% 172M 1s Step #1: 2137700K .......... .......... .......... .......... .......... 94% 175M 1s Step #1: 2137750K .......... .......... .......... .......... .......... 94% 182M 1s Step #1: 2137800K .......... .......... .......... .......... .......... 94% 187M 1s Step #1: 2137850K .......... .......... .......... .......... .......... 94% 195M 1s Step #1: 2137900K .......... .......... .......... .......... .......... 94% 189M 1s Step #1: 2137950K .......... .......... .......... .......... .......... 94% 175M 1s Step #1: 2138000K .......... .......... .......... .......... .......... 94% 188M 1s Step #1: 2138050K .......... .......... .......... .......... .......... 94% 208M 1s Step #1: 2138100K .......... .......... .......... .......... .......... 94% 186M 1s Step #1: 2138150K .......... .......... .......... .......... .......... 94% 187M 1s Step #1: 2138200K .......... .......... .......... .......... .......... 94% 181M 1s Step #1: 2138250K .......... .......... .......... .......... .......... 94% 66.4M 1s Step #1: 2138300K .......... .......... .......... .......... .......... 94% 140M 1s Step #1: 2138350K .......... .......... .......... .......... .......... 94% 157M 1s Step #1: 2138400K .......... .......... .......... .......... .......... 94% 191M 1s Step #1: 2138450K .......... .......... .......... .......... .......... 94% 198M 1s Step #1: 2138500K .......... .......... .......... .......... .......... 94% 200M 1s Step #1: 2138550K .......... .......... .......... .......... .......... 94% 170M 1s Step #1: 2138600K .......... .......... .......... .......... .......... 94% 197M 1s Step #1: 2138650K .......... .......... .......... .......... .......... 94% 185M 1s Step #1: 2138700K .......... .......... .......... .......... .......... 94% 202M 1s Step #1: 2138750K .......... .......... .......... .......... .......... 94% 169M 1s Step #1: 2138800K .......... .......... .......... .......... .......... 94% 170M 1s Step #1: 2138850K .......... .......... .......... .......... .......... 94% 205M 1s Step #1: 2138900K .......... .......... .......... .......... .......... 94% 183M 1s Step #1: 2138950K .......... .......... .......... .......... .......... 94% 174M 1s Step #1: 2139000K .......... .......... .......... .......... .......... 94% 203M 1s Step #1: 2139050K .......... .......... .......... .......... .......... 94% 60.5M 1s Step #1: 2139100K .......... .......... .......... .......... .......... 94% 161M 1s Step #1: 2139150K .......... .......... .......... .......... .......... 94% 149M 1s Step #1: 2139200K .......... .......... .......... .......... .......... 94% 209M 1s Step #1: 2139250K .......... .......... .......... .......... .......... 94% 201M 1s Step #1: 2139300K .......... .......... .......... .......... .......... 94% 178M 1s Step #1: 2139350K .......... .......... .......... .......... .......... 94% 184M 1s Step #1: 2139400K .......... .......... .......... .......... .......... 94% 170M 1s Step #1: 2139450K .......... .......... .......... .......... .......... 94% 182M 1s Step #1: 2139500K .......... .......... .......... .......... .......... 94% 205M 1s Step #1: 2139550K .......... .......... .......... .......... .......... 94% 163M 1s Step #1: 2139600K .......... .......... .......... .......... .......... 94% 188M 1s Step #1: 2139650K .......... .......... .......... .......... .......... 94% 188M 1s Step #1: 2139700K .......... .......... .......... .......... .......... 94% 202M 1s Step #1: 2139750K .......... .......... .......... .......... .......... 94% 179M 1s Step #1: 2139800K .......... .......... .......... .......... .......... 94% 78.9M 1s Step #1: 2139850K .......... .......... .......... .......... .......... 94% 163M 1s Step #1: 2139900K .......... .......... .......... .......... .......... 94% 173M 1s Step #1: 2139950K .......... .......... .......... .......... .......... 94% 168M 1s Step #1: 2140000K .......... .......... .......... .......... .......... 94% 186M 1s Step #1: 2140050K .......... .......... .......... .......... .......... 94% 175M 1s Step #1: 2140100K .......... .......... .......... .......... .......... 94% 229M 1s Step #1: 2140150K .......... .......... .......... .......... .......... 94% 166M 1s Step #1: 2140200K .......... .......... .......... .......... .......... 94% 199M 1s Step #1: 2140250K .......... .......... .......... .......... .......... 95% 202M 1s Step #1: 2140300K .......... .......... .......... .......... .......... 95% 206M 1s Step #1: 2140350K .......... .......... .......... .......... .......... 95% 148M 1s Step #1: 2140400K .......... .......... .......... .......... .......... 95% 194M 1s Step #1: 2140450K .......... .......... .......... .......... .......... 95% 191M 1s Step #1: 2140500K .......... .......... .......... .......... .......... 95% 206M 1s Step #1: 2140550K .......... .......... .......... .......... .......... 95% 115M 1s Step #1: 2140600K .......... .......... .......... .......... .......... 95% 167M 1s Step #1: 2140650K .......... .......... .......... .......... .......... 95% 195M 1s Step #1: 2140700K .......... .......... .......... .......... .......... 95% 207M 1s Step #1: 2140750K .......... .......... .......... .......... .......... 95% 170M 1s Step #1: 2140800K .......... .......... .......... .......... .......... 95% 197M 1s Step #1: 2140850K .......... .......... .......... .......... .......... 95% 192M 1s Step #1: 2140900K .......... .......... .......... .......... .......... 95% 171M 1s Step #1: 2140950K .......... .......... .......... .......... .......... 95% 163M 1s Step #1: 2141000K .......... .......... .......... .......... .......... 95% 199M 1s Step #1: 2141050K .......... .......... .......... .......... .......... 95% 200M 1s Step #1: 2141100K .......... .......... .......... .......... .......... 95% 199M 1s Step #1: 2141150K .......... .......... .......... .......... .......... 95% 165M 1s Step #1: 2141200K .......... .......... .......... .......... .......... 95% 212M 1s Step #1: 2141250K .......... .......... .......... .......... .......... 95% 180M 1s Step #1: 2141300K .......... .......... .......... .......... .......... 95% 68.5M 1s Step #1: 2141350K .......... .......... .......... .......... .......... 95% 176M 1s Step #1: 2141400K .......... .......... .......... .......... .......... 95% 206M 1s Step #1: 2141450K .......... .......... .......... .......... .......... 95% 215M 1s Step #1: 2141500K .......... .......... .......... .......... .......... 95% 218M 1s Step #1: 2141550K .......... .......... .......... .......... .......... 95% 177M 1s Step #1: 2141600K .......... .......... .......... .......... .......... 95% 179M 1s Step #1: 2141650K .......... .......... .......... .......... .......... 95% 221M 1s Step #1: 2141700K .......... .......... .......... .......... .......... 95% 213M 1s Step #1: 2141750K .......... .......... .......... .......... .......... 95% 180M 1s Step #1: 2141800K .......... .......... .......... .......... .......... 95% 198M 1s Step #1: 2141850K .......... .......... .......... .......... .......... 95% 169M 1s Step #1: 2141900K .......... .......... .......... .......... .......... 95% 209M 1s Step #1: 2141950K .......... .......... .......... .......... .......... 95% 162M 1s Step #1: 2142000K .......... .......... .......... .......... .......... 95% 195M 1s Step #1: 2142050K .......... .......... .......... .......... .......... 95% 71.2M 1s Step #1: 2142100K .......... .......... .......... .......... .......... 95% 192M 1s Step #1: 2142150K .......... .......... .......... .......... .......... 95% 183M 1s Step #1: 2142200K .......... .......... .......... .......... .......... 95% 209M 1s Step #1: 2142250K .......... .......... .......... .......... .......... 95% 207M 1s Step #1: 2142300K .......... .......... .......... .......... .......... 95% 182M 1s Step #1: 2142350K .......... .......... .......... .......... .......... 95% 186M 1s Step #1: 2142400K .......... .......... .......... .......... .......... 95% 194M 1s Step #1: 2142450K .......... .......... .......... .......... .......... 95% 202M 1s Step #1: 2142500K .......... .......... .......... .......... .......... 95% 201M 1s Step #1: 2142550K .......... .......... .......... .......... .......... 95% 174M 1s Step #1: 2142600K .......... .......... .......... .......... .......... 95% 218M 1s Step #1: 2142650K .......... .......... .......... .......... .......... 95% 202M 1s Step #1: 2142700K .......... .......... .......... .......... .......... 95% 208M 1s Step #1: 2142750K .......... .......... .......... .......... .......... 95% 154M 1s Step #1: 2142800K .......... .......... .......... .......... .......... 95% 196M 1s Step #1: 2142850K .......... .......... .......... .......... .......... 95% 205M 1s Step #1: 2142900K .......... .......... .......... .......... .......... 95% 182M 1s Step #1: 2142950K .......... .......... .......... .......... .......... 95% 183M 1s Step #1: 2143000K .......... .......... .......... .......... .......... 95% 67.3M 1s Step #1: 2143050K .......... .......... .......... .......... .......... 95% 197M 1s Step #1: 2143100K .......... .......... .......... .......... .......... 95% 197M 1s Step #1: 2143150K .......... .......... .......... .......... .......... 95% 155M 1s Step #1: 2143200K .......... .......... .......... .......... .......... 95% 200M 1s Step #1: 2143250K .......... .......... .......... .......... .......... 95% 183M 1s Step #1: 2143300K .......... .......... .......... .......... .......... 95% 195M 1s Step #1: 2143350K .......... .......... .......... .......... .......... 95% 173M 1s Step #1: 2143400K .......... .......... .......... .......... .......... 95% 178M 1s Step #1: 2143450K .......... .......... .......... .......... .......... 95% 207M 1s Step #1: 2143500K .......... .......... .......... .......... .......... 95% 204M 1s Step #1: 2143550K .......... .......... .......... .......... .......... 95% 163M 1s Step #1: 2143600K .......... .......... .......... .......... .......... 95% 188M 1s Step #1: 2143650K .......... .......... .......... .......... .......... 95% 184M 1s Step #1: 2143700K .......... .......... .......... .......... .......... 95% 204M 1s Step #1: 2143750K .......... .......... .......... .......... .......... 95% 173M 1s Step #1: 2143800K .......... .......... .......... .......... .......... 95% 189M 1s Step #1: 2143850K .......... .......... .......... .......... .......... 95% 206M 1s Step #1: 2143900K .......... .......... .......... .......... .......... 95% 197M 1s Step #1: 2143950K .......... .......... .......... .......... .......... 95% 171M 1s Step #1: 2144000K .......... .......... .......... .......... .......... 95% 164M 1s Step #1: 2144050K .......... .......... .......... .......... .......... 95% 202M 1s Step #1: 2144100K .......... .......... .......... .......... .......... 95% 213M 1s Step #1: 2144150K .......... .......... .......... .......... .......... 95% 183M 1s Step #1: 2144200K .......... .......... .......... .......... .......... 95% 173M 1s Step #1: 2144250K .......... .......... .......... .......... .......... 95% 195M 1s Step #1: 2144300K .......... .......... .......... .......... .......... 95% 204M 1s Step #1: 2144350K .......... .......... .......... .......... .......... 95% 178M 1s Step #1: 2144400K .......... .......... .......... .......... .......... 95% 194M 1s Step #1: 2144450K .......... .......... .......... .......... .......... 95% 210M 1s Step #1: 2144500K .......... .......... .......... .......... .......... 95% 212M 1s Step #1: 2144550K .......... .......... .......... .......... .......... 95% 177M 1s Step #1: 2144600K .......... .......... .......... .......... .......... 95% 204M 1s Step #1: 2144650K .......... .......... .......... .......... .......... 95% 181M 1s Step #1: 2144700K .......... .......... .......... .......... .......... 95% 105M 1s Step #1: 2144750K .......... .......... .......... .......... .......... 95% 142M 1s Step #1: 2144800K .......... .......... .......... .......... .......... 95% 178M 1s Step #1: 2144850K .......... .......... .......... .......... .......... 95% 177M 1s Step #1: 2144900K .......... .......... .......... .......... .......... 95% 196M 1s Step #1: 2144950K .......... .......... .......... .......... .......... 95% 165M 1s Step #1: 2145000K .......... .......... .......... .......... .......... 95% 200M 1s Step #1: 2145050K .......... .......... .......... .......... .......... 95% 181M 1s Step #1: 2145100K .......... .......... .......... .......... .......... 95% 203M 1s Step #1: 2145150K .......... .......... .......... .......... .......... 95% 175M 1s Step #1: 2145200K .......... .......... .......... .......... .......... 95% 189M 1s Step #1: 2145250K .......... .......... .......... .......... .......... 95% 118M 1s Step #1: 2145300K .......... .......... .......... .......... .......... 95% 191M 1s Step #1: 2145350K .......... .......... .......... .......... .......... 95% 172M 1s Step #1: 2145400K .......... .......... .......... .......... .......... 95% 190M 1s Step #1: 2145450K .......... .......... .......... .......... .......... 95% 164M 1s Step #1: 2145500K .......... .......... .......... .......... .......... 95% 195M 1s Step #1: 2145550K .......... .......... .......... .......... .......... 95% 166M 1s Step #1: 2145600K .......... .......... .......... .......... .......... 95% 191M 1s Step #1: 2145650K .......... .......... .......... .......... .......... 95% 185M 1s Step #1: 2145700K .......... .......... .......... .......... .......... 95% 207M 1s Step #1: 2145750K .......... .......... .......... .......... .......... 95% 195M 1s Step #1: 2145800K .......... .......... .......... .......... .......... 95% 205M 1s Step #1: 2145850K .......... .......... .......... .......... .......... 95% 211M 1s Step #1: 2145900K .......... .......... .......... .......... .......... 95% 177M 1s Step #1: 2145950K .......... .......... .......... .......... .......... 95% 151M 1s Step #1: 2146000K .......... .......... .......... .......... .......... 95% 202M 1s Step #1: 2146050K .......... .......... .......... .......... .......... 95% 192M 1s Step #1: 2146100K .......... .......... .......... .......... .......... 95% 193M 1s Step #1: 2146150K .......... .......... .......... .......... .......... 95% 178M 1s Step #1: 2146200K .......... .......... .......... .......... .......... 95% 181M 1s Step #1: 2146250K .......... .......... .......... .......... .......... 95% 203M 1s Step #1: 2146300K .......... .......... .......... .......... .......... 95% 190M 1s Step #1: 2146350K .......... .......... .......... .......... .......... 95% 147M 1s Step #1: 2146400K .......... .......... .......... .......... .......... 95% 203M 1s Step #1: 2146450K .......... .......... .......... .......... .......... 95% 182M 1s Step #1: 2146500K .......... .......... .......... .......... .......... 95% 204M 1s Step #1: 2146550K .......... .......... .......... .......... .......... 95% 172M 1s Step #1: 2146600K .......... .......... .......... .......... .......... 95% 209M 1s Step #1: 2146650K .......... .......... .......... .......... .......... 95% 187M 1s Step #1: 2146700K .......... .......... .......... .......... .......... 95% 192M 1s Step #1: 2146750K .......... .......... .......... .......... .......... 95% 154M 1s Step #1: 2146800K .......... .......... .......... .......... .......... 95% 202M 1s Step #1: 2146850K .......... .......... .......... .......... .......... 95% 181M 1s Step #1: 2146900K .......... .......... .......... .......... .......... 95% 204M 1s Step #1: 2146950K .......... .......... .......... .......... .......... 95% 106M 1s Step #1: 2147000K .......... .......... .......... .......... .......... 95% 173M 1s Step #1: 2147050K .......... .......... .......... .......... .......... 95% 183M 1s Step #1: 2147100K .......... .......... .......... .......... .......... 95% 200M 1s Step #1: 2147150K .......... .......... .......... .......... .......... 95% 167M 1s Step #1: 2147200K .......... .......... .......... .......... .......... 95% 194M 1s Step #1: 2147250K .......... .......... .......... .......... .......... 95% 201M 1s Step #1: 2147300K .......... .......... .......... .......... .......... 95% 197M 1s Step #1: 2147350K .......... .......... .......... .......... .......... 95% 164M 1s Step #1: 2147400K .......... .......... .......... .......... .......... 95% 184M 1s Step #1: 2147450K .......... .......... .......... .......... .......... 95% 200M 1s Step #1: 2147500K .......... .......... .......... .......... .......... 95% 191M 1s Step #1: 2147550K .......... .......... .......... .......... .......... 95% 151M 1s Step #1: 2147600K .......... .......... .......... .......... .......... 95% 178M 1s Step #1: 2147650K .......... .......... .......... .......... .......... 95% 200M 1s Step #1: 2147700K .......... .......... .......... .......... .......... 95% 191M 1s Step #1: 2147750K .......... .......... .......... .......... .......... 95% 162M 1s Step #1: 2147800K .......... .......... .......... .......... .......... 95% 180M 1s Step #1: 2147850K .......... .......... .......... .......... .......... 95% 182M 1s Step #1: 2147900K .......... .......... .......... .......... .......... 95% 204M 1s Step #1: 2147950K .......... .......... .......... .......... .......... 95% 167M 1s Step #1: 2148000K .......... .......... .......... .......... .......... 95% 180M 1s Step #1: 2148050K .......... .......... .......... .......... .......... 95% 212M 1s Step #1: 2148100K .......... .......... .......... .......... .......... 95% 198M 1s Step #1: 2148150K .......... .......... .......... .......... .......... 95% 177M 1s Step #1: 2148200K .......... .......... .......... .......... .......... 95% 199M 1s Step #1: 2148250K .......... .......... .......... .......... .......... 95% 159M 1s Step #1: 2148300K .......... .......... .......... .......... .......... 95% 212M 1s Step #1: 2148350K .......... .......... .......... .......... .......... 95% 144M 1s Step #1: 2148400K .......... .......... .......... .......... .......... 95% 195M 1s Step #1: 2148450K .......... .......... .......... .......... .......... 95% 191M 1s Step #1: 2148500K .......... .......... .......... .......... .......... 95% 184M 1s Step #1: 2148550K .......... .......... .......... .......... .......... 95% 176M 1s Step #1: 2148600K .......... .......... .......... .......... .......... 95% 184M 1s Step #1: 2148650K .......... .......... .......... .......... .......... 95% 198M 1s Step #1: 2148700K .......... .......... .......... .......... .......... 95% 207M 1s Step #1: 2148750K .......... .......... .......... .......... .......... 95% 165M 1s Step #1: 2148800K .......... .......... .......... .......... .......... 95% 186M 1s Step #1: 2148850K .......... .......... .......... .......... .......... 95% 198M 1s Step #1: 2148900K .......... .......... .......... .......... .......... 95% 191M 1s Step #1: 2148950K .......... .......... .......... .......... .......... 95% 162M 1s Step #1: 2149000K .......... .......... .......... .......... .......... 95% 188M 1s Step #1: 2149050K .......... .......... .......... .......... .......... 95% 188M 1s Step #1: 2149100K .......... .......... .......... .......... .......... 95% 180M 1s Step #1: 2149150K .......... .......... .......... .......... .......... 95% 158M 1s Step #1: 2149200K .......... .......... .......... .......... .......... 95% 184M 1s Step #1: 2149250K .......... .......... .......... .......... .......... 95% 173M 1s Step #1: 2149300K .......... .......... .......... .......... .......... 95% 189M 1s Step #1: 2149350K .......... .......... .......... .......... .......... 95% 178M 1s Step #1: 2149400K .......... .......... .......... .......... .......... 95% 198M 1s Step #1: 2149450K .......... .......... .......... .......... .......... 95% 180M 1s Step #1: 2149500K .......... .......... .......... .......... .......... 95% 169M 1s Step #1: 2149550K .......... .......... .......... .......... .......... 95% 164M 1s Step #1: 2149600K .......... .......... .......... .......... .......... 95% 208M 1s Step #1: 2149650K .......... .......... .......... .......... .......... 95% 186M 1s Step #1: 2149700K .......... .......... .......... .......... .......... 95% 184M 1s Step #1: 2149750K .......... .......... .......... .......... .......... 95% 175M 1s Step #1: 2149800K .......... .......... .......... .......... .......... 95% 192M 1s Step #1: 2149850K .......... .......... .......... .......... .......... 95% 197M 1s Step #1: 2149900K .......... .......... .......... .......... .......... 95% 191M 1s Step #1: 2149950K .......... .......... .......... .......... .......... 95% 159M 1s Step #1: 2150000K .......... .......... .......... .......... .......... 95% 200M 1s Step #1: 2150050K .......... .......... .......... .......... .......... 95% 201M 1s Step #1: 2150100K .......... .......... .......... .......... .......... 95% 245M 1s Step #1: 2150150K .......... .......... .......... .......... .......... 95% 182M 1s Step #1: 2150200K .......... .......... .......... .......... .......... 95% 174M 1s Step #1: 2150250K .......... .......... .......... .......... .......... 95% 207M 1s Step #1: 2150300K .......... .......... .......... .......... .......... 95% 187M 1s Step #1: 2150350K .......... .......... .......... .......... .......... 95% 167M 1s Step #1: 2150400K .......... .......... .......... .......... .......... 95% 203M 1s Step #1: 2150450K .......... .......... .......... .......... .......... 95% 203M 1s Step #1: 2150500K .......... .......... .......... .......... .......... 95% 175M 1s Step #1: 2150550K .......... .......... .......... .......... .......... 95% 186M 1s Step #1: 2150600K .......... .......... .......... .......... .......... 95% 174M 1s Step #1: 2150650K .......... .......... .......... .......... .......... 95% 203M 1s Step #1: 2150700K .......... .......... .......... .......... .......... 95% 186M 1s Step #1: 2150750K .......... .......... .......... .......... .......... 95% 174M 1s Step #1: 2150800K .......... .......... .......... .......... .......... 95% 172M 1s Step #1: 2150850K .......... .......... .......... .......... .......... 95% 201M 1s Step #1: 2150900K .......... .......... .......... .......... .......... 95% 205M 1s Step #1: 2150950K .......... .......... .......... .......... .......... 95% 177M 1s Step #1: 2151000K .......... .......... .......... .......... .......... 95% 181M 1s Step #1: 2151050K .......... .......... .......... .......... .......... 95% 185M 1s Step #1: 2151100K .......... .......... .......... .......... .......... 95% 181M 1s Step #1: 2151150K .......... .......... .......... .......... .......... 95% 164M 1s Step #1: 2151200K .......... .......... .......... .......... .......... 95% 188M 1s Step #1: 2151250K .......... .......... .......... .......... .......... 95% 204M 1s Step #1: 2151300K .......... .......... .......... .......... .......... 95% 193M 1s Step #1: 2151350K .......... .......... .......... .......... .......... 95% 164M 1s Step #1: 2151400K .......... .......... .......... .......... .......... 95% 186M 1s Step #1: 2151450K .......... .......... .......... .......... .......... 95% 174M 1s Step #1: 2151500K .......... .......... .......... .......... .......... 95% 191M 1s Step #1: 2151550K .......... .......... .......... .......... .......... 95% 151M 1s Step #1: 2151600K .......... .......... .......... .......... .......... 95% 189M 1s Step #1: 2151650K .......... .......... .......... .......... .......... 95% 194M 1s Step #1: 2151700K .......... .......... .......... .......... .......... 95% 207M 1s Step #1: 2151750K .......... .......... .......... .......... .......... 95% 174M 1s Step #1: 2151800K .......... .......... .......... .......... .......... 95% 196M 1s Step #1: 2151850K .......... .......... .......... .......... .......... 95% 173M 1s Step #1: 2151900K .......... .......... .......... .......... .......... 95% 197M 1s Step #1: 2151950K .......... .......... .......... .......... .......... 95% 174M 1s Step #1: 2152000K .......... .......... .......... .......... .......... 95% 206M 1s Step #1: 2152050K .......... .......... .......... .......... .......... 95% 201M 1s Step #1: 2152100K .......... .......... .......... .......... .......... 95% 157M 1s Step #1: 2152150K .......... .......... .......... .......... .......... 95% 165M 1s Step #1: 2152200K .......... .......... .......... .......... .......... 95% 175M 1s Step #1: 2152250K .......... .......... .......... .......... .......... 95% 209M 1s Step #1: 2152300K .......... .......... .......... .......... .......... 95% 197M 1s Step #1: 2152350K .......... .......... .......... .......... .......... 95% 167M 1s Step #1: 2152400K .......... .......... .......... .......... .......... 95% 183M 1s Step #1: 2152450K .......... .......... .......... .......... .......... 95% 197M 1s Step #1: 2152500K .......... .......... .......... .......... .......... 95% 195M 1s Step #1: 2152550K .......... .......... .......... .......... .......... 95% 174M 1s Step #1: 2152600K .......... .......... .......... .......... .......... 95% 176M 1s Step #1: 2152650K .......... .......... .......... .......... .......... 95% 199M 1s Step #1: 2152700K .......... .......... .......... .......... .......... 95% 201M 1s Step #1: 2152750K .......... .......... .......... .......... .......... 95% 180M 1s Step #1: 2152800K .......... .......... .......... .......... .......... 95% 243M 1s Step #1: 2152850K .......... .......... .......... .......... .......... 95% 229M 1s Step #1: 2152900K .......... .......... .......... .......... .......... 95% 240M 1s Step #1: 2152950K .......... .......... .......... .......... .......... 95% 207M 1s Step #1: 2153000K .......... .......... .......... .......... .......... 95% 216M 1s Step #1: 2153050K .......... .......... .......... .......... .......... 95% 214M 1s Step #1: 2153100K .......... .......... .......... .......... .......... 95% 209M 1s Step #1: 2153150K .......... .......... .......... .......... .......... 95% 164M 1s Step #1: 2153200K .......... .......... .......... .......... .......... 95% 198M 1s Step #1: 2153250K .......... .......... .......... .......... .......... 95% 202M 1s Step #1: 2153300K .......... .......... .......... .......... .......... 95% 197M 1s Step #1: 2153350K .......... .......... .......... .......... .......... 95% 188M 1s Step #1: 2153400K .......... .......... .......... .......... .......... 95% 206M 1s Step #1: 2153450K .......... .......... .......... .......... .......... 95% 169M 1s Step #1: 2153500K .......... .......... .......... .......... .......... 95% 198M 1s Step #1: 2153550K .......... .......... .......... .......... .......... 95% 165M 1s Step #1: 2153600K .......... .......... .......... .......... .......... 95% 196M 1s Step #1: 2153650K .......... .......... .......... .......... .......... 95% 173M 1s Step #1: 2153700K .......... .......... .......... .......... .......... 95% 200M 1s Step #1: 2153750K .......... .......... .......... .......... .......... 95% 183M 1s Step #1: 2153800K .......... .......... .......... .......... .......... 95% 187M 1s Step #1: 2153850K .......... .......... .......... .......... .......... 95% 196M 1s Step #1: 2153900K .......... .......... .......... .......... .......... 95% 204M 1s Step #1: 2153950K .......... .......... .......... .......... .......... 95% 180M 1s Step #1: 2154000K .......... .......... .......... .......... .......... 95% 209M 1s Step #1: 2154050K .......... .......... .......... .......... .......... 95% 214M 1s Step #1: 2154100K .......... .......... .......... .......... .......... 95% 162M 1s Step #1: 2154150K .......... .......... .......... .......... .......... 95% 159M 1s Step #1: 2154200K .......... .......... .......... .......... .......... 95% 209M 1s Step #1: 2154250K .......... .......... .......... .......... .......... 95% 208M 1s Step #1: 2154300K .......... .......... .......... .......... .......... 95% 208M 1s Step #1: 2154350K .......... .......... .......... .......... .......... 95% 178M 1s Step #1: 2154400K .......... .......... .......... .......... .......... 95% 190M 1s Step #1: 2154450K .......... .......... .......... .......... .......... 95% 174M 1s Step #1: 2154500K .......... .......... .......... .......... .......... 95% 205M 1s Step #1: 2154550K .......... .......... .......... .......... .......... 95% 174M 1s Step #1: 2154600K .......... .......... .......... .......... .......... 95% 186M 1s Step #1: 2154650K .......... .......... .......... .......... .......... 95% 172M 1s Step #1: 2154700K .......... .......... .......... .......... .......... 95% 213M 1s Step #1: 2154750K .......... .......... .......... .......... .......... 95% 172M 1s Step #1: 2154800K .......... .......... .......... .......... .......... 95% 186M 1s Step #1: 2154850K .......... .......... .......... .......... .......... 95% 203M 1s Step #1: 2154900K .......... .......... .......... .......... .......... 95% 187M 1s Step #1: 2154950K .......... .......... .......... .......... .......... 95% 171M 1s Step #1: 2155000K .......... .......... .......... .......... .......... 95% 205M 1s Step #1: 2155050K .......... .......... .......... .......... .......... 95% 189M 1s Step #1: 2155100K .......... .......... .......... .......... .......... 95% 220M 1s Step #1: 2155150K .......... .......... .......... .......... .......... 95% 164M 1s Step #1: 2155200K .......... .......... .......... .......... .......... 95% 180M 1s Step #1: 2155250K .......... .......... .......... .......... .......... 95% 203M 1s Step #1: 2155300K .......... .......... .......... .......... .......... 95% 205M 1s Step #1: 2155350K .......... .......... .......... .......... .......... 95% 157M 1s Step #1: 2155400K .......... .......... .......... .......... .......... 95% 191M 1s Step #1: 2155450K .......... .......... .......... .......... .......... 95% 176M 1s Step #1: 2155500K .......... .......... .......... .......... .......... 95% 205M 1s Step #1: 2155550K .......... .......... .......... .......... .......... 95% 156M 1s Step #1: 2155600K .......... .......... .......... .......... .......... 95% 193M 1s Step #1: 2155650K .......... .......... .......... .......... .......... 95% 201M 1s Step #1: 2155700K .......... .......... .......... .......... .......... 95% 193M 1s Step #1: 2155750K .......... .......... .......... .......... .......... 95% 195M 1s Step #1: 2155800K .......... .......... .......... .......... .......... 95% 196M 1s Step #1: 2155850K .......... .......... .......... .......... .......... 95% 193M 1s Step #1: 2155900K .......... .......... .......... .......... .......... 95% 202M 1s Step #1: 2155950K .......... .......... .......... .......... .......... 95% 168M 1s Step #1: 2156000K .......... .......... .......... .......... .......... 95% 193M 1s Step #1: 2156050K .......... .......... .......... .......... .......... 95% 190M 1s Step #1: 2156100K .......... .......... .......... .......... .......... 95% 184M 1s Step #1: 2156150K .......... .......... .......... .......... .......... 95% 160M 1s Step #1: 2156200K .......... .......... .......... .......... .......... 95% 195M 1s Step #1: 2156250K .......... .......... .......... .......... .......... 95% 202M 1s Step #1: 2156300K .......... .......... .......... .......... .......... 95% 219M 1s Step #1: 2156350K .......... .......... .......... .......... .......... 95% 176M 1s Step #1: 2156400K .......... .......... .......... .......... .......... 95% 178M 1s Step #1: 2156450K .......... .......... .......... .......... .......... 95% 176M 1s Step #1: 2156500K .......... .......... .......... .......... .......... 95% 190M 1s Step #1: 2156550K .......... .......... .......... .......... .......... 95% 163M 1s Step #1: 2156600K .......... .......... .......... .......... .......... 95% 181M 1s Step #1: 2156650K .......... .......... .......... .......... .......... 95% 203M 1s Step #1: 2156700K .......... .......... .......... .......... .......... 95% 186M 1s Step #1: 2156750K .......... .......... .......... .......... .......... 95% 161M 1s Step #1: 2156800K .......... .......... .......... .......... .......... 95% 204M 1s Step #1: 2156850K .......... .......... .......... .......... .......... 95% 191M 1s Step #1: 2156900K .......... .......... .......... .......... .......... 95% 200M 1s Step #1: 2156950K .......... .......... .......... .......... .......... 95% 180M 1s Step #1: 2157000K .......... .......... .......... .......... .......... 95% 188M 1s Step #1: 2157050K .......... .......... .......... .......... .......... 95% 208M 1s Step #1: 2157100K .......... .......... .......... .......... .......... 95% 197M 1s Step #1: 2157150K .......... .......... .......... .......... .......... 95% 170M 1s Step #1: 2157200K .......... .......... .......... .......... .......... 95% 197M 1s Step #1: 2157250K .......... .......... .......... .......... .......... 95% 199M 1s Step #1: 2157300K .......... .......... .......... .......... .......... 95% 212M 1s Step #1: 2157350K .......... .......... .......... .......... .......... 95% 178M 1s Step #1: 2157400K .......... .......... .......... .......... .......... 95% 203M 1s Step #1: 2157450K .......... .......... .......... .......... .......... 95% 213M 1s Step #1: 2157500K .......... .......... .......... .......... .......... 95% 196M 1s Step #1: 2157550K .......... .......... .......... .......... .......... 95% 156M 1s Step #1: 2157600K .......... .......... .......... .......... .......... 95% 198M 1s Step #1: 2157650K .......... .......... .......... .......... .......... 95% 199M 1s Step #1: 2157700K .......... .......... .......... .......... .......... 95% 203M 1s Step #1: 2157750K .......... .......... .......... .......... .......... 95% 150M 1s Step #1: 2157800K .......... .......... .......... .......... .......... 95% 184M 1s Step #1: 2157850K .......... .......... .......... .......... .......... 95% 203M 1s Step #1: 2157900K .......... .......... .......... .......... .......... 95% 210M 1s Step #1: 2157950K .......... .......... .......... .......... .......... 95% 177M 1s Step #1: 2158000K .......... .......... .......... .......... .......... 95% 174M 1s Step #1: 2158050K .......... .......... .......... .......... .......... 95% 184M 1s Step #1: 2158100K .......... .......... .......... .......... .......... 95% 199M 1s Step #1: 2158150K .......... .......... .......... .......... .......... 95% 181M 1s Step #1: 2158200K .......... .......... .......... .......... .......... 95% 203M 1s Step #1: 2158250K .......... .......... .......... .......... .......... 95% 185M 1s Step #1: 2158300K .......... .......... .......... .......... .......... 95% 204M 1s Step #1: 2158350K .......... .......... .......... .......... .......... 95% 176M 1s Step #1: 2158400K .......... .......... .......... .......... .......... 95% 183M 1s Step #1: 2158450K .......... .......... .......... .......... .......... 95% 193M 1s Step #1: 2158500K .......... .......... .......... .......... .......... 95% 184M 1s Step #1: 2158550K .......... .......... .......... .......... .......... 95% 182M 1s Step #1: 2158600K .......... .......... .......... .......... .......... 95% 205M 1s Step #1: 2158650K .......... .......... .......... .......... .......... 95% 207M 1s Step #1: 2158700K .......... .......... .......... .......... .......... 95% 191M 1s Step #1: 2158750K .......... .......... .......... .......... .......... 95% 156M 1s Step #1: 2158800K .......... .......... .......... .......... .......... 95% 203M 1s Step #1: 2158850K .......... .......... .......... .......... .......... 95% 227M 1s Step #1: 2158900K .......... .......... .......... .......... .......... 95% 197M 1s Step #1: 2158950K .......... .......... .......... .......... .......... 95% 181M 1s Step #1: 2159000K .......... .......... .......... .......... .......... 95% 195M 1s Step #1: 2159050K .......... .......... .......... .......... .......... 95% 201M 1s Step #1: 2159100K .......... .......... .......... .......... .......... 95% 180M 1s Step #1: 2159150K .......... .......... .......... .......... .......... 95% 167M 1s Step #1: 2159200K .......... .......... .......... .......... .......... 95% 192M 1s Step #1: 2159250K .......... .......... .......... .......... .......... 95% 194M 1s Step #1: 2159300K .......... .......... .......... .......... .......... 95% 209M 1s Step #1: 2159350K .......... .......... .......... .......... .......... 95% 174M 1s Step #1: 2159400K .......... .......... .......... .......... .......... 95% 209M 1s Step #1: 2159450K .......... .......... .......... .......... .......... 95% 186M 1s Step #1: 2159500K .......... .......... .......... .......... .......... 95% 188M 1s Step #1: 2159550K .......... .......... .......... .......... .......... 95% 153M 1s Step #1: 2159600K .......... .......... .......... .......... .......... 95% 206M 1s Step #1: 2159650K .......... .......... .......... .......... .......... 95% 199M 1s Step #1: 2159700K .......... .......... .......... .......... .......... 95% 201M 1s Step #1: 2159750K .......... .......... .......... .......... .......... 95% 170M 1s Step #1: 2159800K .......... .......... .......... .......... .......... 95% 186M 1s Step #1: 2159850K .......... .......... .......... .......... .......... 95% 197M 1s Step #1: 2159900K .......... .......... .......... .......... .......... 95% 202M 1s Step #1: 2159950K .......... .......... .......... .......... .......... 95% 169M 1s Step #1: 2160000K .......... .......... .......... .......... .......... 95% 183M 1s Step #1: 2160050K .......... .......... .......... .......... .......... 95% 180M 1s Step #1: 2160100K .......... .......... .......... .......... .......... 95% 205M 1s Step #1: 2160150K .......... .......... .......... .......... .......... 95% 181M 1s Step #1: 2160200K .......... .......... .......... .......... .......... 95% 199M 1s Step #1: 2160250K .......... .......... .......... .......... .......... 95% 206M 1s Step #1: 2160300K .......... .......... .......... .......... .......... 95% 192M 1s Step #1: 2160350K .......... .......... .......... .......... .......... 95% 155M 1s Step #1: 2160400K .......... .......... .......... .......... .......... 95% 192M 1s Step #1: 2160450K .......... .......... .......... .......... .......... 95% 195M 1s Step #1: 2160500K .......... .......... .......... .......... .......... 95% 191M 1s Step #1: 2160550K .......... .......... .......... .......... .......... 95% 161M 1s Step #1: 2160600K .......... .......... .......... .......... .......... 95% 189M 1s Step #1: 2160650K .......... .......... .......... .......... .......... 95% 203M 1s Step #1: 2160700K .......... .......... .......... .......... .......... 95% 196M 1s Step #1: 2160750K .......... .......... .......... .......... .......... 95% 163M 1s Step #1: 2160800K .......... .......... .......... .......... .......... 95% 179M 1s Step #1: 2160850K .......... .......... .......... .......... .......... 95% 198M 1s Step #1: 2160900K .......... .......... .......... .......... .......... 95% 205M 1s Step #1: 2160950K .......... .......... .......... .......... .......... 95% 161M 1s Step #1: 2161000K .......... .......... .......... .......... .......... 95% 198M 1s Step #1: 2161050K .......... .......... .......... .......... .......... 95% 166M 1s Step #1: 2161100K .......... .......... .......... .......... .......... 95% 191M 1s Step #1: 2161150K .......... .......... .......... .......... .......... 95% 167M 1s Step #1: 2161200K .......... .......... .......... .......... .......... 95% 201M 1s Step #1: 2161250K .......... .......... .......... .......... .......... 95% 206M 1s Step #1: 2161300K .......... .......... .......... .......... .......... 95% 174M 1s Step #1: 2161350K .......... .......... .......... .......... .......... 95% 169M 1s Step #1: 2161400K .......... .......... .......... .......... .......... 95% 182M 1s Step #1: 2161450K .......... .......... .......... .......... .......... 95% 174M 1s Step #1: 2161500K .......... .......... .......... .......... .......... 95% 191M 1s Step #1: 2161550K .......... .......... .......... .......... .......... 95% 171M 1s Step #1: 2161600K .......... .......... .......... .......... .......... 95% 179M 1s Step #1: 2161650K .......... .......... .......... .......... .......... 95% 193M 1s Step #1: 2161700K .......... .......... .......... .......... .......... 95% 189M 1s Step #1: 2161750K .......... .......... .......... .......... .......... 95% 179M 1s Step #1: 2161800K .......... .......... .......... .......... .......... 95% 209M 1s Step #1: 2161850K .......... .......... .......... .......... .......... 95% 203M 1s Step #1: 2161900K .......... .......... .......... .......... .......... 95% 189M 1s Step #1: 2161950K .......... .......... .......... .......... .......... 95% 160M 1s Step #1: 2162000K .......... .......... .......... .......... .......... 95% 205M 1s Step #1: 2162050K .......... .......... .......... .......... .......... 95% 203M 1s Step #1: 2162100K .......... .......... .......... .......... .......... 95% 190M 1s Step #1: 2162150K .......... .......... .......... .......... .......... 95% 180M 1s Step #1: 2162200K .......... .......... .......... .......... .......... 95% 175M 1s Step #1: 2162250K .......... .......... .......... .......... .......... 95% 185M 1s Step #1: 2162300K .......... .......... .......... .......... .......... 95% 196M 1s Step #1: 2162350K .......... .......... .......... .......... .......... 95% 162M 1s Step #1: 2162400K .......... .......... .......... .......... .......... 95% 195M 1s Step #1: 2162450K .......... .......... .......... .......... .......... 95% 212M 1s Step #1: 2162500K .......... .......... .......... .......... .......... 95% 183M 1s Step #1: 2162550K .......... .......... .......... .......... .......... 95% 173M 1s Step #1: 2162600K .......... .......... .......... .......... .......... 95% 192M 1s Step #1: 2162650K .......... .......... .......... .......... .......... 95% 204M 1s Step #1: 2162700K .......... .......... .......... .......... .......... 95% 199M 1s Step #1: 2162750K .......... .......... .......... .......... .......... 96% 158M 1s Step #1: 2162800K .......... .......... .......... .......... .......... 96% 188M 1s Step #1: 2162850K .......... .......... .......... .......... .......... 96% 206M 1s Step #1: 2162900K .......... .......... .......... .......... .......... 96% 202M 1s Step #1: 2162950K .......... .......... .......... .......... .......... 96% 179M 1s Step #1: 2163000K .......... .......... .......... .......... .......... 96% 176M 1s Step #1: 2163050K .......... .......... .......... .......... .......... 96% 195M 1s Step #1: 2163100K .......... .......... .......... .......... .......... 96% 199M 1s Step #1: 2163150K .......... .......... .......... .......... .......... 96% 179M 1s Step #1: 2163200K .......... .......... .......... .......... .......... 96% 203M 1s Step #1: 2163250K .......... .......... .......... .......... .......... 96% 217M 1s Step #1: 2163300K .......... .......... .......... .......... .......... 96% 202M 1s Step #1: 2163350K .......... .......... .......... .......... .......... 96% 169M 1s Step #1: 2163400K .......... .......... .......... .......... .......... 96% 171M 1s Step #1: 2163450K .......... .......... .......... .......... .......... 96% 198M 1s Step #1: 2163500K .......... .......... .......... .......... .......... 96% 200M 1s Step #1: 2163550K .......... .......... .......... .......... .......... 96% 171M 1s Step #1: 2163600K .......... .......... .......... .......... .......... 96% 185M 1s Step #1: 2163650K .......... .......... .......... .......... .......... 96% 195M 1s Step #1: 2163700K .......... .......... .......... .......... .......... 96% 205M 1s Step #1: 2163750K .......... .......... .......... .......... .......... 96% 176M 1s Step #1: 2163800K .......... .......... .......... .......... .......... 96% 204M 1s Step #1: 2163850K .......... .......... .......... .......... .......... 96% 206M 1s Step #1: 2163900K .......... .......... .......... .......... .......... 96% 174M 1s Step #1: 2163950K .......... .......... .......... .......... .......... 96% 168M 1s Step #1: 2164000K .......... .......... .......... .......... .......... 96% 204M 1s Step #1: 2164050K .......... .......... .......... .......... .......... 96% 200M 1s Step #1: 2164100K .......... .......... .......... .......... .......... 96% 202M 1s Step #1: 2164150K .......... .......... .......... .......... .......... 96% 164M 0s Step #1: 2164200K .......... .......... .......... .......... .......... 96% 187M 0s Step #1: 2164250K .......... .......... .......... .......... .......... 96% 182M 0s Step #1: 2164300K .......... .......... .......... .......... .......... 96% 186M 0s Step #1: 2164350K .......... .......... .......... .......... .......... 96% 153M 0s Step #1: 2164400K .......... .......... .......... .......... .......... 96% 186M 0s Step #1: 2164450K .......... .......... .......... .......... .......... 96% 189M 0s Step #1: 2164500K .......... .......... .......... .......... .......... 96% 193M 0s Step #1: 2164550K .......... .......... .......... .......... .......... 96% 170M 0s Step #1: 2164600K .......... .......... .......... .......... .......... 96% 210M 0s Step #1: 2164650K .......... .......... .......... .......... .......... 96% 198M 0s Step #1: 2164700K .......... .......... .......... .......... .......... 96% 185M 0s Step #1: 2164750K .......... .......... .......... .......... .......... 96% 170M 0s Step #1: 2164800K .......... .......... .......... .......... .......... 96% 198M 0s Step #1: 2164850K .......... .......... .......... .......... .......... 96% 203M 0s Step #1: 2164900K .......... .......... .......... .......... .......... 96% 181M 0s Step #1: 2164950K .......... .......... .......... .......... .......... 96% 166M 0s Step #1: 2165000K .......... .......... .......... .......... .......... 96% 196M 0s Step #1: 2165050K .......... .......... .......... .......... .......... 96% 207M 0s Step #1: 2165100K .......... .......... .......... .......... .......... 96% 220M 0s Step #1: 2165150K .......... .......... .......... .......... .......... 96% 61.5M 0s Step #1: 2165200K .......... .......... .......... .......... .......... 96% 201M 0s Step #1: 2165250K .......... .......... .......... .......... .......... 96% 211M 0s Step #1: 2165300K .......... .......... .......... .......... .......... 96% 195M 0s Step #1: 2165350K .......... .......... .......... .......... .......... 96% 191M 0s Step #1: 2165400K .......... .......... .......... .......... .......... 96% 191M 0s Step #1: 2165450K .......... .......... .......... .......... .......... 96% 204M 0s Step #1: 2165500K .......... .......... .......... .......... .......... 96% 205M 0s Step #1: 2165550K .......... .......... .......... .......... .......... 96% 173M 0s Step #1: 2165600K .......... .......... .......... .......... .......... 96% 203M 0s Step #1: 2165650K .......... .......... .......... .......... .......... 96% 189M 0s Step #1: 2165700K .......... .......... .......... .......... .......... 96% 179M 0s Step #1: 2165750K .......... .......... .......... .......... .......... 96% 165M 0s Step #1: 2165800K .......... .......... .......... .......... .......... 96% 166M 0s Step #1: 2165850K .......... .......... .......... .......... .......... 96% 210M 0s Step #1: 2165900K .......... .......... .......... .......... .......... 96% 220M 0s Step #1: 2165950K .......... .......... .......... .......... .......... 96% 164M 0s Step #1: 2166000K .......... .......... .......... .......... .......... 96% 195M 0s Step #1: 2166050K .......... .......... .......... .......... .......... 96% 191M 0s Step #1: 2166100K .......... .......... .......... .......... .......... 96% 200M 0s Step #1: 2166150K .......... .......... .......... .......... .......... 96% 162M 0s Step #1: 2166200K .......... .......... .......... .......... .......... 96% 180M 0s Step #1: 2166250K .......... .......... .......... .......... .......... 96% 197M 0s Step #1: 2166300K .......... .......... .......... .......... .......... 96% 205M 0s Step #1: 2166350K .......... .......... .......... .......... .......... 96% 159M 0s Step #1: 2166400K .......... .......... .......... .......... .......... 96% 206M 0s Step #1: 2166450K .......... .......... .......... .......... .......... 96% 191M 0s Step #1: 2166500K .......... .......... .......... .......... .......... 96% 205M 0s Step #1: 2166550K .......... .......... .......... .......... .......... 96% 193M 0s Step #1: 2166600K .......... .......... .......... .......... .......... 96% 214M 0s Step #1: 2166650K .......... .......... .......... .......... .......... 96% 229M 0s Step #1: 2166700K .......... .......... .......... .......... .......... 96% 212M 0s Step #1: 2166750K .......... .......... .......... .......... .......... 96% 187M 0s Step #1: 2166800K .......... .......... .......... .......... .......... 96% 151M 0s Step #1: 2166850K .......... .......... .......... .......... .......... 96% 185M 0s Step #1: 2166900K .......... .......... .......... .......... .......... 96% 213M 0s Step #1: 2166950K .......... .......... .......... .......... .......... 96% 187M 0s Step #1: 2167000K .......... .......... .......... .......... .......... 96% 200M 0s Step #1: 2167050K .......... .......... .......... .......... .......... 96% 205M 0s Step #1: 2167100K .......... .......... .......... .......... .......... 96% 192M 0s Step #1: 2167150K .......... .......... .......... .......... .......... 96% 178M 0s Step #1: 2167200K .......... .......... .......... .......... .......... 96% 202M 0s Step #1: 2167250K .......... .......... .......... .......... .......... 96% 200M 0s Step #1: 2167300K .......... .......... .......... .......... .......... 96% 200M 0s Step #1: 2167350K .......... .......... .......... .......... .......... 96% 77.4M 0s Step #1: 2167400K .......... .......... .......... .......... .......... 96% 171M 0s Step #1: 2167450K .......... .......... .......... .......... .......... 96% 149M 0s Step #1: 2167500K .......... .......... .......... .......... .......... 96% 192M 0s Step #1: 2167550K .......... .......... .......... .......... .......... 96% 168M 0s Step #1: 2167600K .......... .......... .......... .......... .......... 96% 152M 0s Step #1: 2167650K .......... .......... .......... .......... .......... 96% 193M 0s Step #1: 2167700K .......... .......... .......... .......... .......... 96% 186M 0s Step #1: 2167750K .......... .......... .......... .......... .......... 96% 181M 0s Step #1: 2167800K .......... .......... .......... .......... .......... 96% 206M 0s Step #1: 2167850K .......... .......... .......... .......... .......... 96% 198M 0s Step #1: 2167900K .......... .......... .......... .......... .......... 96% 203M 0s Step #1: 2167950K .......... .......... .......... .......... .......... 96% 155M 0s Step #1: 2168000K .......... .......... .......... .......... .......... 96% 163M 0s Step #1: 2168050K .......... .......... .......... .......... .......... 96% 197M 0s Step #1: 2168100K .......... .......... .......... .......... .......... 96% 208M 0s Step #1: 2168150K .......... .......... .......... .......... .......... 96% 191M 0s Step #1: 2168200K .......... .......... .......... .......... .......... 96% 184M 0s Step #1: 2168250K .......... .......... .......... .......... .......... 96% 185M 0s Step #1: 2168300K .......... .......... .......... .......... .......... 96% 200M 0s Step #1: 2168350K .......... .......... .......... .......... .......... 96% 175M 0s Step #1: 2168400K .......... .......... .......... .......... .......... 96% 215M 0s Step #1: 2168450K .......... .......... .......... .......... .......... 96% 214M 0s Step #1: 2168500K .......... .......... .......... .......... .......... 96% 166M 0s Step #1: 2168550K .......... .......... .......... .......... .......... 96% 177M 0s Step #1: 2168600K .......... .......... .......... .......... .......... 96% 193M 0s Step #1: 2168650K .......... .......... .......... .......... .......... 96% 203M 0s Step #1: 2168700K .......... .......... .......... .......... .......... 96% 204M 0s Step #1: 2168750K .......... .......... .......... .......... .......... 96% 165M 0s Step #1: 2168800K .......... .......... .......... .......... .......... 96% 193M 0s Step #1: 2168850K .......... .......... .......... .......... .......... 96% 195M 0s Step #1: 2168900K .......... .......... .......... .......... .......... 96% 207M 0s Step #1: 2168950K .......... .......... .......... .......... .......... 96% 174M 0s Step #1: 2169000K .......... .......... .......... .......... .......... 96% 191M 0s Step #1: 2169050K .......... .......... .......... .......... .......... 96% 185M 0s Step #1: 2169100K .......... .......... .......... .......... .......... 96% 176M 0s Step #1: 2169150K .......... .......... .......... .......... .......... 96% 167M 0s Step #1: 2169200K .......... .......... .......... .......... .......... 96% 203M 0s Step #1: 2169250K .......... .......... .......... .......... .......... 96% 191M 0s Step #1: 2169300K .......... .......... .......... .......... .......... 96% 205M 0s Step #1: 2169350K .......... .......... .......... .......... .......... 96% 172M 0s Step #1: 2169400K .......... .......... .......... .......... .......... 96% 208M 0s Step #1: 2169450K .......... .......... .......... .......... .......... 96% 198M 0s Step #1: 2169500K .......... .......... .......... .......... .......... 96% 188M 0s Step #1: 2169550K .......... .......... .......... .......... .......... 96% 165M 0s Step #1: 2169600K .......... .......... .......... .......... .......... 96% 187M 0s Step #1: 2169650K .......... .......... .......... .......... .......... 96% 200M 0s Step #1: 2169700K .......... .......... .......... .......... .......... 96% 190M 0s Step #1: 2169750K .......... .......... .......... .......... .......... 96% 180M 0s Step #1: 2169800K .......... .......... .......... .......... .......... 96% 164M 0s Step #1: 2169850K .......... .......... .......... .......... .......... 96% 204M 0s Step #1: 2169900K .......... .......... .......... .......... .......... 96% 174M 0s Step #1: 2169950K .......... .......... .......... .......... .......... 96% 167M 0s Step #1: 2170000K .......... .......... .......... .......... .......... 96% 175M 0s Step #1: 2170050K .......... .......... .......... .......... .......... 96% 208M 0s Step #1: 2170100K .......... .......... .......... .......... .......... 96% 207M 0s Step #1: 2170150K .......... .......... .......... .......... .......... 96% 179M 0s Step #1: 2170200K .......... .......... .......... .......... .......... 96% 187M 0s Step #1: 2170250K .......... .......... .......... .......... .......... 96% 204M 0s Step #1: 2170300K .......... .......... .......... .......... .......... 96% 187M 0s Step #1: 2170350K .......... .......... .......... .......... .......... 96% 171M 0s Step #1: 2170400K .......... .......... .......... .......... .......... 96% 225M 0s Step #1: 2170450K .......... .......... .......... .......... .......... 96% 185M 0s Step #1: 2170500K .......... .......... .......... .......... .......... 96% 200M 0s Step #1: 2170550K .......... .......... .......... .......... .......... 96% 167M 0s Step #1: 2170600K .......... .......... .......... .......... .......... 96% 200M 0s Step #1: 2170650K .......... .......... .......... .......... .......... 96% 203M 0s Step #1: 2170700K .......... .......... .......... .......... .......... 96% 204M 0s Step #1: 2170750K .......... .......... .......... .......... .......... 96% 151M 0s Step #1: 2170800K .......... .......... .......... .......... .......... 96% 191M 0s Step #1: 2170850K .......... .......... .......... .......... .......... 96% 207M 0s Step #1: 2170900K .......... .......... .......... .......... .......... 96% 212M 0s Step #1: 2170950K .......... .......... .......... .......... .......... 96% 181M 0s Step #1: 2171000K .......... .......... .......... .......... .......... 96% 189M 0s Step #1: 2171050K .......... .......... .......... .......... .......... 96% 179M 0s Step #1: 2171100K .......... .......... .......... .......... .......... 96% 193M 0s Step #1: 2171150K .......... .......... .......... .......... .......... 96% 171M 0s Step #1: 2171200K .......... .......... .......... .......... .......... 96% 204M 0s Step #1: 2171250K .......... .......... .......... .......... .......... 96% 185M 0s Step #1: 2171300K .......... .......... .......... .......... .......... 96% 192M 0s Step #1: 2171350K .......... .......... .......... .......... .......... 96% 64.5M 0s Step #1: 2171400K .......... .......... .......... .......... .......... 96% 215M 0s Step #1: 2171450K .......... .......... .......... .......... .......... 96% 213M 0s Step #1: 2171500K .......... .......... .......... .......... .......... 96% 165M 0s Step #1: 2171550K .......... .......... .......... .......... .......... 96% 153M 0s Step #1: 2171600K .......... .......... .......... .......... .......... 96% 192M 0s Step #1: 2171650K .......... .......... .......... .......... .......... 96% 206M 0s Step #1: 2171700K .......... .......... .......... .......... .......... 96% 240M 0s Step #1: 2171750K .......... .......... .......... .......... .......... 96% 189M 0s Step #1: 2171800K .......... .......... .......... .......... .......... 96% 212M 0s Step #1: 2171850K .......... .......... .......... .......... .......... 96% 240M 0s Step #1: 2171900K .......... .......... .......... .......... .......... 96% 219M 0s Step #1: 2171950K .......... .......... .......... .......... .......... 96% 184M 0s Step #1: 2172000K .......... .......... .......... .......... .......... 96% 232M 0s Step #1: 2172050K .......... .......... .......... .......... .......... 96% 191M 0s Step #1: 2172100K .......... .......... .......... .......... .......... 96% 204M 0s Step #1: 2172150K .......... .......... .......... .......... .......... 96% 174M 0s Step #1: 2172200K .......... .......... .......... .......... .......... 96% 209M 0s Step #1: 2172250K .......... .......... .......... .......... .......... 96% 215M 0s Step #1: 2172300K .......... .......... .......... .......... .......... 96% 207M 0s Step #1: 2172350K .......... .......... .......... .......... .......... 96% 147M 0s Step #1: 2172400K .......... .......... .......... .......... .......... 96% 86.2M 0s Step #1: 2172450K .......... .......... .......... .......... .......... 96% 222M 0s Step #1: 2172500K .......... .......... .......... .......... .......... 96% 176M 0s Step #1: 2172550K .......... .......... .......... .......... .......... 96% 181M 0s Step #1: 2172600K .......... .......... .......... .......... .......... 96% 158M 0s Step #1: 2172650K .......... .......... .......... .......... .......... 96% 174M 0s Step #1: 2172700K .......... .......... .......... .......... .......... 96% 188M 0s Step #1: 2172750K .......... .......... .......... .......... .......... 96% 183M 0s Step #1: 2172800K .......... .......... .......... .......... .......... 96% 207M 0s Step #1: 2172850K .......... .......... .......... .......... .......... 96% 159M 0s Step #1: 2172900K .......... .......... .......... .......... .......... 96% 195M 0s Step #1: 2172950K .......... .......... .......... .......... .......... 96% 171M 0s Step #1: 2173000K .......... .......... .......... .......... .......... 96% 194M 0s Step #1: 2173050K .......... .......... .......... .......... .......... 96% 204M 0s Step #1: 2173100K .......... .......... .......... .......... .......... 96% 170M 0s Step #1: 2173150K .......... .......... .......... .......... .......... 96% 168M 0s Step #1: 2173200K .......... .......... .......... .......... .......... 96% 206M 0s Step #1: 2173250K .......... .......... .......... .......... .......... 96% 195M 0s Step #1: 2173300K .......... .......... .......... .......... .......... 96% 208M 0s Step #1: 2173350K .......... .......... .......... .......... .......... 96% 184M 0s Step #1: 2173400K .......... .......... .......... .......... .......... 96% 206M 0s Step #1: 2173450K .......... .......... .......... .......... .......... 96% 172M 0s Step #1: 2173500K .......... .......... .......... .......... .......... 96% 202M 0s Step #1: 2173550K .......... .......... .......... .......... .......... 96% 169M 0s Step #1: 2173600K .......... .......... .......... .......... .......... 96% 191M 0s Step #1: 2173650K .......... .......... .......... .......... .......... 96% 185M 0s Step #1: 2173700K .......... .......... .......... .......... .......... 96% 65.9M 0s Step #1: 2173750K .......... .......... .......... .......... .......... 96% 181M 0s Step #1: 2173800K .......... .......... .......... .......... .......... 96% 198M 0s Step #1: 2173850K .......... .......... .......... .......... .......... 96% 202M 0s Step #1: 2173900K .......... .......... .......... .......... .......... 96% 216M 0s Step #1: 2173950K .......... .......... .......... .......... .......... 96% 175M 0s Step #1: 2174000K .......... .......... .......... .......... .......... 96% 192M 0s Step #1: 2174050K .......... .......... .......... .......... .......... 96% 202M 0s Step #1: 2174100K .......... .......... .......... .......... .......... 96% 166M 0s Step #1: 2174150K .......... .......... .......... .......... .......... 96% 152M 0s Step #1: 2174200K .......... .......... .......... .......... .......... 96% 198M 0s Step #1: 2174250K .......... .......... .......... .......... .......... 96% 214M 0s Step #1: 2174300K .......... .......... .......... .......... .......... 96% 199M 0s Step #1: 2174350K .......... .......... .......... .......... .......... 96% 192M 0s Step #1: 2174400K .......... .......... .......... .......... .......... 96% 193M 0s Step #1: 2174450K .......... .......... .......... .......... .......... 96% 191M 0s Step #1: 2174500K .......... .......... .......... .......... .......... 96% 178M 0s Step #1: 2174550K .......... .......... .......... .......... .......... 96% 164M 0s Step #1: 2174600K .......... .......... .......... .......... .......... 96% 185M 0s Step #1: 2174650K .......... .......... .......... .......... .......... 96% 191M 0s Step #1: 2174700K .......... .......... .......... .......... .......... 96% 197M 0s Step #1: 2174750K .......... .......... .......... .......... .......... 96% 162M 0s Step #1: 2174800K .......... .......... .......... .......... .......... 96% 192M 0s Step #1: 2174850K .......... .......... .......... .......... .......... 96% 207M 0s Step #1: 2174900K .......... .......... .......... .......... .......... 96% 183M 0s Step #1: 2174950K .......... .......... .......... .......... .......... 96% 163M 0s Step #1: 2175000K .......... .......... .......... .......... .......... 96% 218M 0s Step #1: 2175050K .......... .......... .......... .......... .......... 96% 207M 0s Step #1: 2175100K .......... .......... .......... .......... .......... 96% 207M 0s Step #1: 2175150K .......... .......... .......... .......... .......... 96% 169M 0s Step #1: 2175200K .......... .......... .......... .......... .......... 96% 210M 0s Step #1: 2175250K .......... .......... .......... .......... .......... 96% 198M 0s Step #1: 2175300K .......... .......... .......... .......... .......... 96% 195M 0s Step #1: 2175350K .......... .......... .......... .......... .......... 96% 176M 0s Step #1: 2175400K .......... .......... .......... .......... .......... 96% 189M 0s Step #1: 2175450K .......... .......... .......... .......... .......... 96% 185M 0s Step #1: 2175500K .......... .......... .......... .......... .......... 96% 176M 0s Step #1: 2175550K .......... .......... .......... .......... .......... 96% 173M 0s Step #1: 2175600K .......... .......... .......... .......... .......... 96% 194M 0s Step #1: 2175650K .......... .......... .......... .......... .......... 96% 188M 0s Step #1: 2175700K .......... .......... .......... .......... .......... 96% 188M 0s Step #1: 2175750K .......... .......... .......... .......... .......... 96% 64.8M 0s Step #1: 2175800K .......... .......... .......... .......... .......... 96% 214M 0s Step #1: 2175850K .......... .......... .......... .......... .......... 96% 207M 0s Step #1: 2175900K .......... .......... .......... .......... .......... 96% 196M 0s Step #1: 2175950K .......... .......... .......... .......... .......... 96% 183M 0s Step #1: 2176000K .......... .......... .......... .......... .......... 96% 225M 0s Step #1: 2176050K .......... .......... .......... .......... .......... 96% 213M 0s Step #1: 2176100K .......... .......... .......... .......... .......... 96% 221M 0s Step #1: 2176150K .......... .......... .......... .......... .......... 96% 161M 0s Step #1: 2176200K .......... .......... .......... .......... .......... 96% 186M 0s Step #1: 2176250K .......... .......... .......... .......... .......... 96% 204M 0s Step #1: 2176300K .......... .......... .......... .......... .......... 96% 193M 0s Step #1: 2176350K .......... .......... .......... .......... .......... 96% 176M 0s Step #1: 2176400K .......... .......... .......... .......... .......... 96% 194M 0s Step #1: 2176450K .......... .......... .......... .......... .......... 96% 188M 0s Step #1: 2176500K .......... .......... .......... .......... .......... 96% 207M 0s Step #1: 2176550K .......... .......... .......... .......... .......... 96% 176M 0s Step #1: 2176600K .......... .......... .......... .......... .......... 96% 205M 0s Step #1: 2176650K .......... .......... .......... .......... .......... 96% 191M 0s Step #1: 2176700K .......... .......... .......... .......... .......... 96% 189M 0s Step #1: 2176750K .......... .......... .......... .......... .......... 96% 175M 0s Step #1: 2176800K .......... .......... .......... .......... .......... 96% 218M 0s Step #1: 2176850K .......... .......... .......... .......... .......... 96% 191M 0s Step #1: 2176900K .......... .......... .......... .......... .......... 96% 200M 0s Step #1: 2176950K .......... .......... .......... .......... .......... 96% 172M 0s Step #1: 2177000K .......... .......... .......... .......... .......... 96% 206M 0s Step #1: 2177050K .......... .......... .......... .......... .......... 96% 202M 0s Step #1: 2177100K .......... .......... .......... .......... .......... 96% 209M 0s Step #1: 2177150K .......... .......... .......... .......... .......... 96% 162M 0s Step #1: 2177200K .......... .......... .......... .......... .......... 96% 191M 0s Step #1: 2177250K .......... .......... .......... .......... .......... 96% 196M 0s Step #1: 2177300K .......... .......... .......... .......... .......... 96% 199M 0s Step #1: 2177350K .......... .......... .......... .......... .......... 96% 168M 0s Step #1: 2177400K .......... .......... .......... .......... .......... 96% 208M 0s Step #1: 2177450K .......... .......... .......... .......... .......... 96% 197M 0s Step #1: 2177500K .......... .......... .......... .......... .......... 96% 194M 0s Step #1: 2177550K .......... .......... .......... .......... .......... 96% 156M 0s Step #1: 2177600K .......... .......... .......... .......... .......... 96% 208M 0s Step #1: 2177650K .......... .......... .......... .......... .......... 96% 192M 0s Step #1: 2177700K .......... .......... .......... .......... .......... 96% 193M 0s Step #1: 2177750K .......... .......... .......... .......... .......... 96% 179M 0s Step #1: 2177800K .......... .......... .......... .......... .......... 96% 64.8M 0s Step #1: 2177850K .......... .......... .......... .......... .......... 96% 193M 0s Step #1: 2177900K .......... .......... .......... .......... .......... 96% 213M 0s Step #1: 2177950K .......... .......... .......... .......... .......... 96% 166M 0s Step #1: 2178000K .......... .......... .......... .......... .......... 96% 190M 0s Step #1: 2178050K .......... .......... .......... .......... .......... 96% 209M 0s Step #1: 2178100K .......... .......... .......... .......... .......... 96% 209M 0s Step #1: 2178150K .......... .......... .......... .......... .......... 96% 188M 0s Step #1: 2178200K .......... .......... .......... .......... .......... 96% 213M 0s Step #1: 2178250K .......... .......... .......... .......... .......... 96% 228M 0s Step #1: 2178300K .......... .......... .......... .......... .......... 96% 246M 0s Step #1: 2178350K .......... .......... .......... .......... .......... 96% 212M 0s Step #1: 2178400K .......... .......... .......... .......... .......... 96% 224M 0s Step #1: 2178450K .......... .......... .......... .......... .......... 96% 179M 0s Step #1: 2178500K .......... .......... .......... .......... .......... 96% 215M 0s Step #1: 2178550K .......... .......... .......... .......... .......... 96% 167M 0s Step #1: 2178600K .......... .......... .......... .......... .......... 96% 179M 0s Step #1: 2178650K .......... .......... .......... .......... .......... 96% 206M 0s Step #1: 2178700K .......... .......... .......... .......... .......... 96% 208M 0s Step #1: 2178750K .......... .......... .......... .......... .......... 96% 170M 0s Step #1: 2178800K .......... .......... .......... .......... .......... 96% 160M 0s Step #1: 2178850K .......... .......... .......... .......... .......... 96% 198M 0s Step #1: 2178900K .......... .......... .......... .......... .......... 96% 200M 0s Step #1: 2178950K .......... .......... .......... .......... .......... 96% 184M 0s Step #1: 2179000K .......... .......... .......... .......... .......... 96% 190M 0s Step #1: 2179050K .......... .......... .......... .......... .......... 96% 176M 0s Step #1: 2179100K .......... .......... .......... .......... .......... 96% 66.5M 0s Step #1: 2179150K .......... .......... .......... .......... .......... 96% 158M 0s Step #1: 2179200K .......... .......... .......... .......... .......... 96% 215M 0s Step #1: 2179250K .......... .......... .......... .......... .......... 96% 203M 0s Step #1: 2179300K .......... .......... .......... .......... .......... 96% 198M 0s Step #1: 2179350K .......... .......... .......... .......... .......... 96% 174M 0s Step #1: 2179400K .......... .......... .......... .......... .......... 96% 209M 0s Step #1: 2179450K .......... .......... .......... .......... .......... 96% 208M 0s Step #1: 2179500K .......... .......... .......... .......... .......... 96% 187M 0s Step #1: 2179550K .......... .......... .......... .......... .......... 96% 173M 0s Step #1: 2179600K .......... .......... .......... .......... .......... 96% 206M 0s Step #1: 2179650K .......... .......... .......... .......... .......... 96% 206M 0s Step #1: 2179700K .......... .......... .......... .......... .......... 96% 207M 0s Step #1: 2179750K .......... .......... .......... .......... .......... 96% 172M 0s Step #1: 2179800K .......... .......... .......... .......... .......... 96% 208M 0s Step #1: 2179850K .......... .......... .......... .......... .......... 96% 205M 0s Step #1: 2179900K .......... .......... .......... .......... .......... 96% 191M 0s Step #1: 2179950K .......... .......... .......... .......... .......... 96% 159M 0s Step #1: 2180000K .......... .......... .......... .......... .......... 96% 192M 0s Step #1: 2180050K .......... .......... .......... .......... .......... 96% 212M 0s Step #1: 2180100K .......... .......... .......... .......... .......... 96% 200M 0s Step #1: 2180150K .......... .......... .......... .......... .......... 96% 161M 0s Step #1: 2180200K .......... .......... .......... .......... .......... 96% 206M 0s Step #1: 2180250K .......... .......... .......... .......... .......... 96% 182M 0s Step #1: 2180300K .......... .......... .......... .......... .......... 96% 191M 0s Step #1: 2180350K .......... .......... .......... .......... .......... 96% 171M 0s Step #1: 2180400K .......... .......... .......... .......... .......... 96% 208M 0s Step #1: 2180450K .......... .......... .......... .......... .......... 96% 195M 0s Step #1: 2180500K .......... .......... .......... .......... .......... 96% 169M 0s Step #1: 2180550K .......... .......... .......... .......... .......... 96% 184M 0s Step #1: 2180600K .......... .......... .......... .......... .......... 96% 208M 0s Step #1: 2180650K .......... .......... .......... .......... .......... 96% 202M 0s Step #1: 2180700K .......... .......... .......... .......... .......... 96% 211M 0s Step #1: 2180750K .......... .......... .......... .......... .......... 96% 185M 0s Step #1: 2180800K .......... .......... .......... .......... .......... 96% 195M 0s Step #1: 2180850K .......... .......... .......... .......... .......... 96% 201M 0s Step #1: 2180900K .......... .......... .......... .......... .......... 96% 183M 0s Step #1: 2180950K .......... .......... .......... .......... .......... 96% 168M 0s Step #1: 2181000K .......... .......... .......... .......... .......... 96% 206M 0s Step #1: 2181050K .......... .......... .......... .......... .......... 96% 185M 0s Step #1: 2181100K .......... .......... .......... .......... .......... 96% 191M 0s Step #1: 2181150K .......... .......... .......... .......... .......... 96% 151M 0s Step #1: 2181200K .......... .......... .......... .......... .......... 96% 199M 0s Step #1: 2181250K .......... .......... .......... .......... .......... 96% 219M 0s Step #1: 2181300K .......... .......... .......... .......... .......... 96% 203M 0s Step #1: 2181350K .......... .......... .......... .......... .......... 96% 181M 0s Step #1: 2181400K .......... .......... .......... .......... .......... 96% 207M 0s Step #1: 2181450K .......... .......... .......... .......... .......... 96% 205M 0s Step #1: 2181500K .......... .......... .......... .......... .......... 96% 182M 0s Step #1: 2181550K .......... .......... .......... .......... .......... 96% 154M 0s Step #1: 2181600K .......... .......... .......... .......... .......... 96% 198M 0s Step #1: 2181650K .......... .......... .......... .......... .......... 96% 202M 0s Step #1: 2181700K .......... .......... .......... .......... .......... 96% 200M 0s Step #1: 2181750K .......... .......... .......... .......... .......... 96% 180M 0s Step #1: 2181800K .......... .......... .......... .......... .......... 96% 206M 0s Step #1: 2181850K .......... .......... .......... .......... .......... 96% 203M 0s Step #1: 2181900K .......... .......... .......... .......... .......... 96% 230M 0s Step #1: 2181950K .......... .......... .......... .......... .......... 96% 178M 0s Step #1: 2182000K .......... .......... .......... .......... .......... 96% 187M 0s Step #1: 2182050K .......... .......... .......... .......... .......... 96% 181M 0s Step #1: 2182100K .......... .......... .......... .......... .......... 96% 209M 0s Step #1: 2182150K .......... .......... .......... .......... .......... 96% 167M 0s Step #1: 2182200K .......... .......... .......... .......... .......... 96% 202M 0s Step #1: 2182250K .......... .......... .......... .......... .......... 96% 189M 0s Step #1: 2182300K .......... .......... .......... .......... .......... 96% 192M 0s Step #1: 2182350K .......... .......... .......... .......... .......... 96% 171M 0s Step #1: 2182400K .......... .......... .......... .......... .......... 96% 198M 0s Step #1: 2182450K .......... .......... .......... .......... .......... 96% 182M 0s Step #1: 2182500K .......... .......... .......... .......... .......... 96% 200M 0s Step #1: 2182550K .......... .......... .......... .......... .......... 96% 193M 0s Step #1: 2182600K .......... .......... .......... .......... .......... 96% 194M 0s Step #1: 2182650K .......... .......... .......... .......... .......... 96% 240M 0s Step #1: 2182700K .......... .......... .......... .......... .......... 96% 226M 0s Step #1: 2182750K .......... .......... .......... .......... .......... 96% 196M 0s Step #1: 2182800K .......... .......... .......... .......... .......... 96% 213M 0s Step #1: 2182850K .......... .......... .......... .......... .......... 96% 217M 0s Step #1: 2182900K .......... .......... .......... .......... .......... 96% 211M 0s Step #1: 2182950K .......... .......... .......... .......... .......... 96% 197M 0s Step #1: 2183000K .......... .......... .......... .......... .......... 96% 200M 0s Step #1: 2183050K .......... .......... .......... .......... .......... 96% 190M 0s Step #1: 2183100K .......... .......... .......... .......... .......... 96% 196M 0s Step #1: 2183150K .......... .......... .......... .......... .......... 96% 165M 0s Step #1: 2183200K .......... .......... .......... .......... .......... 96% 195M 0s Step #1: 2183250K .......... .......... .......... .......... .......... 96% 193M 0s Step #1: 2183300K .......... .......... .......... .......... .......... 96% 199M 0s Step #1: 2183350K .......... .......... .......... .......... .......... 96% 174M 0s Step #1: 2183400K .......... .......... .......... .......... .......... 96% 207M 0s Step #1: 2183450K .......... .......... .......... .......... .......... 96% 201M 0s Step #1: 2183500K .......... .......... .......... .......... .......... 96% 209M 0s Step #1: 2183550K .......... .......... .......... .......... .......... 96% 155M 0s Step #1: 2183600K .......... .......... .......... .......... .......... 96% 186M 0s Step #1: 2183650K .......... .......... .......... .......... .......... 96% 197M 0s Step #1: 2183700K .......... .......... .......... .......... .......... 96% 213M 0s Step #1: 2183750K .......... .......... .......... .......... .......... 96% 170M 0s Step #1: 2183800K .......... .......... .......... .......... .......... 96% 207M 0s Step #1: 2183850K .......... .......... .......... .......... .......... 96% 190M 0s Step #1: 2183900K .......... .......... .......... .......... .......... 96% 201M 0s Step #1: 2183950K .......... .......... .......... .......... .......... 96% 174M 0s Step #1: 2184000K .......... .......... .......... .......... .......... 96% 203M 0s Step #1: 2184050K .......... .......... .......... .......... .......... 96% 177M 0s Step #1: 2184100K .......... .......... .......... .......... .......... 96% 176M 0s Step #1: 2184150K .......... .......... .......... .......... .......... 96% 167M 0s Step #1: 2184200K .......... .......... .......... .......... .......... 96% 177M 0s Step #1: 2184250K .......... .......... .......... .......... .......... 96% 205M 0s Step #1: 2184300K .......... .......... .......... .......... .......... 96% 195M 0s Step #1: 2184350K .......... .......... .......... .......... .......... 96% 161M 0s Step #1: 2184400K .......... .......... .......... .......... .......... 96% 201M 0s Step #1: 2184450K .......... .......... .......... .......... .......... 96% 66.8M 0s Step #1: 2184500K .......... .......... .......... .......... .......... 96% 199M 0s Step #1: 2184550K .......... .......... .......... .......... .......... 96% 187M 0s Step #1: 2184600K .......... .......... .......... .......... .......... 96% 187M 0s Step #1: 2184650K .......... .......... .......... .......... .......... 96% 205M 0s Step #1: 2184700K .......... .......... .......... .......... .......... 96% 197M 0s Step #1: 2184750K .......... .......... .......... .......... .......... 96% 161M 0s Step #1: 2184800K .......... .......... .......... .......... .......... 96% 182M 0s Step #1: 2184850K .......... .......... .......... .......... .......... 96% 185M 0s Step #1: 2184900K .......... .......... .......... .......... .......... 96% 203M 0s Step #1: 2184950K .......... .......... .......... .......... .......... 96% 184M 0s Step #1: 2185000K .......... .......... .......... .......... .......... 96% 194M 0s Step #1: 2185050K .......... .......... .......... .......... .......... 96% 208M 0s Step #1: 2185100K .......... .......... .......... .......... .......... 96% 190M 0s Step #1: 2185150K .......... .......... .......... .......... .......... 96% 164M 0s Step #1: 2185200K .......... .......... .......... .......... .......... 96% 205M 0s Step #1: 2185250K .......... .......... .......... .......... .......... 96% 193M 0s Step #1: 2185300K .......... .......... .......... .......... .......... 97% 193M 0s Step #1: 2185350K .......... .......... .......... .......... .......... 97% 181M 0s Step #1: 2185400K .......... .......... .......... .......... .......... 97% 200M 0s Step #1: 2185450K .......... .......... .......... .......... .......... 97% 192M 0s Step #1: 2185500K .......... .......... .......... .......... .......... 97% 194M 0s Step #1: 2185550K .......... .......... .......... .......... .......... 97% 172M 0s Step #1: 2185600K .......... .......... .......... .......... .......... 97% 184M 0s Step #1: 2185650K .......... .......... .......... .......... .......... 97% 177M 0s Step #1: 2185700K .......... .......... .......... .......... .......... 97% 207M 0s Step #1: 2185750K .......... .......... .......... .......... .......... 97% 185M 0s Step #1: 2185800K .......... .......... .......... .......... .......... 97% 207M 0s Step #1: 2185850K .......... .......... .......... .......... .......... 97% 193M 0s Step #1: 2185900K .......... .......... .......... .......... .......... 97% 192M 0s Step #1: 2185950K .......... .......... .......... .......... .......... 97% 158M 0s Step #1: 2186000K .......... .......... .......... .......... .......... 97% 191M 0s Step #1: 2186050K .......... .......... .......... .......... .......... 97% 197M 0s Step #1: 2186100K .......... .......... .......... .......... .......... 97% 190M 0s Step #1: 2186150K .......... .......... .......... .......... .......... 97% 174M 0s Step #1: 2186200K .......... .......... .......... .......... .......... 97% 208M 0s Step #1: 2186250K .......... .......... .......... .......... .......... 97% 202M 0s Step #1: 2186300K .......... .......... .......... .......... .......... 97% 174M 0s Step #1: 2186350K .......... .......... .......... .......... .......... 97% 177M 0s Step #1: 2186400K .......... .......... .......... .......... .......... 97% 192M 0s Step #1: 2186450K .......... .......... .......... .......... .......... 97% 204M 0s Step #1: 2186500K .......... .......... .......... .......... .......... 97% 194M 0s Step #1: 2186550K .......... .......... .......... .......... .......... 97% 183M 0s Step #1: 2186600K .......... .......... .......... .......... .......... 97% 208M 0s Step #1: 2186650K .......... .......... .......... .......... .......... 97% 189M 0s Step #1: 2186700K .......... .......... .......... .......... .......... 97% 220M 0s Step #1: 2186750K .......... .......... .......... .......... .......... 97% 153M 0s Step #1: 2186800K .......... .......... .......... .......... .......... 97% 190M 0s Step #1: 2186850K .......... .......... .......... .......... .......... 97% 199M 0s Step #1: 2186900K .......... .......... .......... .......... .......... 97% 173M 0s Step #1: 2186950K .......... .......... .......... .......... .......... 97% 181M 0s Step #1: 2187000K .......... .......... .......... .......... .......... 97% 198M 0s Step #1: 2187050K .......... .......... .......... .......... .......... 97% 189M 0s Step #1: 2187100K .......... .......... .......... .......... .......... 97% 191M 0s Step #1: 2187150K .......... .......... .......... .......... .......... 97% 174M 0s Step #1: 2187200K .......... .......... .......... .......... .......... 97% 186M 0s Step #1: 2187250K .......... .......... .......... .......... .......... 97% 192M 0s Step #1: 2187300K .......... .......... .......... .......... .......... 97% 208M 0s Step #1: 2187350K .......... .......... .......... .......... .......... 97% 179M 0s Step #1: 2187400K .......... .......... .......... .......... .......... 97% 180M 0s Step #1: 2187450K .......... .......... .......... .......... .......... 97% 196M 0s Step #1: 2187500K .......... .......... .......... .......... .......... 97% 203M 0s Step #1: 2187550K .......... .......... .......... .......... .......... 97% 173M 0s Step #1: 2187600K .......... .......... .......... .......... .......... 97% 183M 0s Step #1: 2187650K .......... .......... .......... .......... .......... 97% 196M 0s Step #1: 2187700K .......... .......... .......... .......... .......... 97% 200M 0s Step #1: 2187750K .......... .......... .......... .......... .......... 97% 190M 0s Step #1: 2187800K .......... .......... .......... .......... .......... 97% 205M 0s Step #1: 2187850K .......... .......... .......... .......... .......... 97% 184M 0s Step #1: 2187900K .......... .......... .......... .......... .......... 97% 208M 0s Step #1: 2187950K .......... .......... .......... .......... .......... 97% 149M 0s Step #1: 2188000K .......... .......... .......... .......... .......... 97% 198M 0s Step #1: 2188050K .......... .......... .......... .......... .......... 97% 206M 0s Step #1: 2188100K .......... .......... .......... .......... .......... 97% 201M 0s Step #1: 2188150K .......... .......... .......... .......... .......... 97% 174M 0s Step #1: 2188200K .......... .......... .......... .......... .......... 97% 205M 0s Step #1: 2188250K .......... .......... .......... .......... .......... 97% 214M 0s Step #1: 2188300K .......... .......... .......... .......... .......... 97% 205M 0s Step #1: 2188350K .......... .......... .......... .......... .......... 97% 153M 0s Step #1: 2188400K .......... .......... .......... .......... .......... 97% 70.0M 0s Step #1: 2188450K .......... .......... .......... .......... .......... 97% 199M 0s Step #1: 2188500K .......... .......... .......... .......... .......... 97% 218M 0s Step #1: 2188550K .......... .......... .......... .......... .......... 97% 175M 0s Step #1: 2188600K .......... .......... .......... .......... .......... 97% 192M 0s Step #1: 2188650K .......... .......... .......... .......... .......... 97% 73.4M 0s Step #1: 2188700K .......... .......... .......... .......... .......... 97% 147M 0s Step #1: 2188750K .......... .......... .......... .......... .......... 97% 143M 0s Step #1: 2188800K .......... .......... .......... .......... .......... 97% 202M 0s Step #1: 2188850K .......... .......... .......... .......... .......... 97% 189M 0s Step #1: 2188900K .......... .......... .......... .......... .......... 97% 186M 0s Step #1: 2188950K .......... .......... .......... .......... .......... 97% 178M 0s Step #1: 2189000K .......... .......... .......... .......... .......... 97% 183M 0s Step #1: 2189050K .......... .......... .......... .......... .......... 97% 186M 0s Step #1: 2189100K .......... .......... .......... .......... .......... 97% 203M 0s Step #1: 2189150K .......... .......... .......... .......... .......... 97% 61.9M 0s Step #1: 2189200K .......... .......... .......... .......... .......... 97% 177M 0s Step #1: 2189250K .......... .......... .......... .......... .......... 97% 206M 0s Step #1: 2189300K .......... .......... .......... .......... .......... 97% 187M 0s Step #1: 2189350K .......... .......... .......... .......... .......... 97% 175M 0s Step #1: 2189400K .......... .......... .......... .......... .......... 97% 203M 0s Step #1: 2189450K .......... .......... .......... .......... .......... 97% 198M 0s Step #1: 2189500K .......... .......... .......... .......... .......... 97% 169M 0s Step #1: 2189550K .......... .......... .......... .......... .......... 97% 168M 0s Step #1: 2189600K .......... .......... .......... .......... .......... 97% 178M 0s Step #1: 2189650K .......... .......... .......... .......... .......... 97% 190M 0s Step #1: 2189700K .......... .......... .......... .......... .......... 97% 191M 0s Step #1: 2189750K .......... .......... .......... .......... .......... 97% 161M 0s Step #1: 2189800K .......... .......... .......... .......... .......... 97% 198M 0s Step #1: 2189850K .......... .......... .......... .......... .......... 97% 183M 0s Step #1: 2189900K .......... .......... .......... .......... .......... 97% 202M 0s Step #1: 2189950K .......... .......... .......... .......... .......... 97% 163M 0s Step #1: 2190000K .......... .......... .......... .......... .......... 97% 169M 0s Step #1: 2190050K .......... .......... .......... .......... .......... 97% 191M 0s Step #1: 2190100K .......... .......... .......... .......... .......... 97% 189M 0s Step #1: 2190150K .......... .......... .......... .......... .......... 97% 165M 0s Step #1: 2190200K .......... .......... .......... .......... .......... 97% 201M 0s Step #1: 2190250K .......... .......... .......... .......... .......... 97% 190M 0s Step #1: 2190300K .......... .......... .......... .......... .......... 97% 202M 0s Step #1: 2190350K .......... .......... .......... .......... .......... 97% 140M 0s Step #1: 2190400K .......... .......... .......... .......... .......... 97% 205M 0s Step #1: 2190450K .......... .......... .......... .......... .......... 97% 199M 0s Step #1: 2190500K .......... .......... .......... .......... .......... 97% 194M 0s Step #1: 2190550K .......... .......... .......... .......... .......... 97% 161M 0s Step #1: 2190600K .......... .......... .......... .......... .......... 97% 190M 0s Step #1: 2190650K .......... .......... .......... .......... .......... 97% 200M 0s Step #1: 2190700K .......... .......... .......... .......... .......... 97% 201M 0s Step #1: 2190750K .......... .......... .......... .......... .......... 97% 159M 0s Step #1: 2190800K .......... .......... .......... .......... .......... 97% 202M 0s Step #1: 2190850K .......... .......... .......... .......... .......... 97% 212M 0s Step #1: 2190900K .......... .......... .......... .......... .......... 97% 209M 0s Step #1: 2190950K .......... .......... .......... .......... .......... 97% 173M 0s Step #1: 2191000K .......... .......... .......... .......... .......... 97% 184M 0s Step #1: 2191050K .......... .......... .......... .......... .......... 97% 213M 0s Step #1: 2191100K .......... .......... .......... .......... .......... 97% 196M 0s Step #1: 2191150K .......... .......... .......... .......... .......... 97% 61.6M 0s Step #1: 2191200K .......... .......... .......... .......... .......... 97% 211M 0s Step #1: 2191250K .......... .......... .......... .......... .......... 97% 176M 0s Step #1: 2191300K .......... .......... .......... .......... .......... 97% 197M 0s Step #1: 2191350K .......... .......... .......... .......... .......... 97% 168M 0s Step #1: 2191400K .......... .......... .......... .......... .......... 97% 186M 0s Step #1: 2191450K .......... .......... .......... .......... .......... 97% 196M 0s Step #1: 2191500K .......... .......... .......... .......... .......... 97% 207M 0s Step #1: 2191550K .......... .......... .......... .......... .......... 97% 147M 0s Step #1: 2191600K .......... .......... .......... .......... .......... 97% 201M 0s Step #1: 2191650K .......... .......... .......... .......... .......... 97% 213M 0s Step #1: 2191700K .......... .......... .......... .......... .......... 97% 197M 0s Step #1: 2191750K .......... .......... .......... .......... .......... 97% 165M 0s Step #1: 2191800K .......... .......... .......... .......... .......... 97% 194M 0s Step #1: 2191850K .......... .......... .......... .......... .......... 97% 201M 0s Step #1: 2191900K .......... .......... .......... .......... .......... 97% 191M 0s Step #1: 2191950K .......... .......... .......... .......... .......... 97% 162M 0s Step #1: 2192000K .......... .......... .......... .......... .......... 97% 172M 0s Step #1: 2192050K .......... .......... .......... .......... .......... 97% 190M 0s Step #1: 2192100K .......... .......... .......... .......... .......... 97% 208M 0s Step #1: 2192150K .......... .......... .......... .......... .......... 97% 176M 0s Step #1: 2192200K .......... .......... .......... .......... .......... 97% 193M 0s Step #1: 2192250K .......... .......... .......... .......... .......... 97% 212M 0s Step #1: 2192300K .......... .......... .......... .......... .......... 97% 197M 0s Step #1: 2192350K .......... .......... .......... .......... .......... 97% 156M 0s Step #1: 2192400K .......... .......... .......... .......... .......... 97% 188M 0s Step #1: 2192450K .......... .......... .......... .......... .......... 97% 201M 0s Step #1: 2192500K .......... .......... .......... .......... .......... 97% 198M 0s Step #1: 2192550K .......... .......... .......... .......... .......... 97% 170M 0s Step #1: 2192600K .......... .......... .......... .......... .......... 97% 205M 0s Step #1: 2192650K .......... .......... .......... .......... .......... 97% 183M 0s Step #1: 2192700K .......... .......... .......... .......... .......... 97% 205M 0s Step #1: 2192750K .......... .......... .......... .......... .......... 97% 174M 0s Step #1: 2192800K .......... .......... .......... .......... .......... 97% 164M 0s Step #1: 2192850K .......... .......... .......... .......... .......... 97% 208M 0s Step #1: 2192900K .......... .......... .......... .......... .......... 97% 193M 0s Step #1: 2192950K .......... .......... .......... .......... .......... 97% 170M 0s Step #1: 2193000K .......... .......... .......... .......... .......... 97% 198M 0s Step #1: 2193050K .......... .......... .......... .......... .......... 97% 185M 0s Step #1: 2193100K .......... .......... .......... .......... .......... 97% 199M 0s Step #1: 2193150K .......... .......... .......... .......... .......... 97% 173M 0s Step #1: 2193200K .......... .......... .......... .......... .......... 97% 66.9M 0s Step #1: 2193250K .......... .......... .......... .......... .......... 97% 198M 0s Step #1: 2193300K .......... .......... .......... .......... .......... 97% 185M 0s Step #1: 2193350K .......... .......... .......... .......... .......... 97% 176M 0s Step #1: 2193400K .......... .......... .......... .......... .......... 97% 191M 0s Step #1: 2193450K .......... .......... .......... .......... .......... 97% 191M 0s Step #1: 2193500K .......... .......... .......... .......... .......... 97% 202M 0s Step #1: 2193550K .......... .......... .......... .......... .......... 97% 173M 0s Step #1: 2193600K .......... .......... .......... .......... .......... 97% 163M 0s Step #1: 2193650K .......... .......... .......... .......... .......... 97% 203M 0s Step #1: 2193700K .......... .......... .......... .......... .......... 97% 209M 0s Step #1: 2193750K .......... .......... .......... .......... .......... 97% 181M 0s Step #1: 2193800K .......... .......... .......... .......... .......... 97% 188M 0s Step #1: 2193850K .......... .......... .......... .......... .......... 97% 172M 0s Step #1: 2193900K .......... .......... .......... .......... .......... 97% 207M 0s Step #1: 2193950K .......... .......... .......... .......... .......... 97% 174M 0s Step #1: 2194000K .......... .......... .......... .......... .......... 97% 186M 0s Step #1: 2194050K .......... .......... .......... .......... .......... 97% 185M 0s Step #1: 2194100K .......... .......... .......... .......... .......... 97% 173M 0s Step #1: 2194150K .......... .......... .......... .......... .......... 97% 175M 0s Step #1: 2194200K .......... .......... .......... .......... .......... 97% 203M 0s Step #1: 2194250K .......... .......... .......... .......... .......... 97% 180M 0s Step #1: 2194300K .......... .......... .......... .......... .......... 97% 192M 0s Step #1: 2194350K .......... .......... .......... .......... .......... 97% 170M 0s Step #1: 2194400K .......... .......... .......... .......... .......... 97% 207M 0s Step #1: 2194450K .......... .......... .......... .......... .......... 97% 198M 0s Step #1: 2194500K .......... .......... .......... .......... .......... 97% 186M 0s Step #1: 2194550K .......... .......... .......... .......... .......... 97% 180M 0s Step #1: 2194600K .......... .......... .......... .......... .......... 97% 197M 0s Step #1: 2194650K .......... .......... .......... .......... .......... 97% 191M 0s Step #1: 2194700K .......... .......... .......... .......... .......... 97% 178M 0s Step #1: 2194750K .......... .......... .......... .......... .......... 97% 177M 0s Step #1: 2194800K .......... .......... .......... .......... .......... 97% 203M 0s Step #1: 2194850K .......... .......... .......... .......... .......... 97% 184M 0s Step #1: 2194900K .......... .......... .......... .......... .......... 97% 199M 0s Step #1: 2194950K .......... .......... .......... .......... .......... 97% 175M 0s Step #1: 2195000K .......... .......... .......... .......... .......... 97% 192M 0s Step #1: 2195050K .......... .......... .......... .......... .......... 97% 203M 0s Step #1: 2195100K .......... .......... .......... .......... .......... 97% 188M 0s Step #1: 2195150K .......... .......... .......... .......... .......... 97% 175M 0s Step #1: 2195200K .......... .......... .......... .......... .......... 97% 181M 0s Step #1: 2195250K .......... .......... .......... .......... .......... 97% 66.8M 0s Step #1: 2195300K .......... .......... .......... .......... .......... 97% 208M 0s Step #1: 2195350K .......... .......... .......... .......... .......... 97% 198M 0s Step #1: 2195400K .......... .......... .......... .......... .......... 97% 189M 0s Step #1: 2195450K .......... .......... .......... .......... .......... 97% 192M 0s Step #1: 2195500K .......... .......... .......... .......... .......... 97% 197M 0s Step #1: 2195550K .......... .......... .......... .......... .......... 97% 170M 0s Step #1: 2195600K .......... .......... .......... .......... .......... 97% 190M 0s Step #1: 2195650K .......... .......... .......... .......... .......... 97% 193M 0s Step #1: 2195700K .......... .......... .......... .......... .......... 97% 171M 0s Step #1: 2195750K .......... .......... .......... .......... .......... 97% 178M 0s Step #1: 2195800K .......... .......... .......... .......... .......... 97% 209M 0s Step #1: 2195850K .......... .......... .......... .......... .......... 97% 220M 0s Step #1: 2195900K .......... .......... .......... .......... .......... 97% 198M 0s Step #1: 2195950K .......... .......... .......... .......... .......... 97% 155M 0s Step #1: 2196000K .......... .......... .......... .......... .......... 97% 196M 0s Step #1: 2196050K .......... .......... .......... .......... .......... 97% 195M 0s Step #1: 2196100K .......... .......... .......... .......... .......... 97% 202M 0s Step #1: 2196150K .......... .......... .......... .......... .......... 97% 162M 0s Step #1: 2196200K .......... .......... .......... .......... .......... 97% 188M 0s Step #1: 2196250K .......... .......... .......... .......... .......... 97% 204M 0s Step #1: 2196300K .......... .......... .......... .......... .......... 97% 216M 0s Step #1: 2196350K .......... .......... .......... .......... .......... 97% 175M 0s Step #1: 2196400K .......... .......... .......... .......... .......... 97% 188M 0s Step #1: 2196450K .......... .......... .......... .......... .......... 97% 173M 0s Step #1: 2196500K .......... .......... .......... .......... .......... 97% 196M 0s Step #1: 2196550K .......... .......... .......... .......... .......... 97% 169M 0s Step #1: 2196600K .......... .......... .......... .......... .......... 97% 201M 0s Step #1: 2196650K .......... .......... .......... .......... .......... 97% 199M 0s Step #1: 2196700K .......... .......... .......... .......... .......... 97% 206M 0s Step #1: 2196750K .......... .......... .......... .......... .......... 97% 156M 0s Step #1: 2196800K .......... .......... .......... .......... .......... 97% 198M 0s Step #1: 2196850K .......... .......... .......... .......... .......... 97% 198M 0s Step #1: 2196900K .......... .......... .......... .......... .......... 97% 196M 0s Step #1: 2196950K .......... .......... .......... .......... .......... 97% 180M 0s Step #1: 2197000K .......... .......... .......... .......... .......... 97% 185M 0s Step #1: 2197050K .......... .......... .......... .......... .......... 97% 191M 0s Step #1: 2197100K .......... .......... .......... .......... .......... 97% 194M 0s Step #1: 2197150K .......... .......... .......... .......... .......... 97% 155M 0s Step #1: 2197200K .......... .......... .......... .......... .......... 97% 193M 0s Step #1: 2197250K .......... .......... .......... .......... .......... 97% 204M 0s Step #1: 2197300K .......... .......... .......... .......... .......... 97% 68.9M 0s Step #1: 2197350K .......... .......... .......... .......... .......... 97% 180M 0s Step #1: 2197400K .......... .......... .......... .......... .......... 97% 173M 0s Step #1: 2197450K .......... .......... .......... .......... .......... 97% 188M 0s Step #1: 2197500K .......... .......... .......... .......... .......... 97% 202M 0s Step #1: 2197550K .......... .......... .......... .......... .......... 97% 145M 0s Step #1: 2197600K .......... .......... .......... .......... .......... 97% 203M 0s Step #1: 2197650K .......... .......... .......... .......... .......... 97% 176M 0s Step #1: 2197700K .......... .......... .......... .......... .......... 97% 211M 0s Step #1: 2197750K .......... .......... .......... .......... .......... 97% 177M 0s Step #1: 2197800K .......... .......... .......... .......... .......... 97% 210M 0s Step #1: 2197850K .......... .......... .......... .......... .......... 97% 193M 0s Step #1: 2197900K .......... .......... .......... .......... .......... 97% 190M 0s Step #1: 2197950K .......... .......... .......... .......... .......... 97% 170M 0s Step #1: 2198000K .......... .......... .......... .......... .......... 97% 198M 0s Step #1: 2198050K .......... .......... .......... .......... .......... 97% 188M 0s Step #1: 2198100K .......... .......... .......... .......... .......... 97% 206M 0s Step #1: 2198150K .......... .......... .......... .......... .......... 97% 194M 0s Step #1: 2198200K .......... .......... .......... .......... .......... 97% 196M 0s Step #1: 2198250K .......... .......... .......... .......... .......... 97% 194M 0s Step #1: 2198300K .......... .......... .......... .......... .......... 97% 204M 0s Step #1: 2198350K .......... .......... .......... .......... .......... 97% 171M 0s Step #1: 2198400K .......... .......... .......... .......... .......... 97% 172M 0s Step #1: 2198450K .......... .......... .......... .......... .......... 97% 182M 0s Step #1: 2198500K .......... .......... .......... .......... .......... 97% 199M 0s Step #1: 2198550K .......... .......... .......... .......... .......... 97% 170M 0s Step #1: 2198600K .......... .......... .......... .......... .......... 97% 177M 0s Step #1: 2198650K .......... .......... .......... .......... .......... 97% 190M 0s Step #1: 2198700K .......... .......... .......... .......... .......... 97% 191M 0s Step #1: 2198750K .......... .......... .......... .......... .......... 97% 178M 0s Step #1: 2198800K .......... .......... .......... .......... .......... 97% 211M 0s Step #1: 2198850K .......... .......... .......... .......... .......... 97% 196M 0s Step #1: 2198900K .......... .......... .......... .......... .......... 97% 177M 0s Step #1: 2198950K .......... .......... .......... .......... .......... 97% 163M 0s Step #1: 2199000K .......... .......... .......... .......... .......... 97% 176M 0s Step #1: 2199050K .......... .......... .......... .......... .......... 97% 204M 0s Step #1: 2199100K .......... .......... .......... .......... .......... 97% 193M 0s Step #1: 2199150K .......... .......... .......... .......... .......... 97% 183M 0s Step #1: 2199200K .......... .......... .......... .......... .......... 97% 193M 0s Step #1: 2199250K .......... .......... .......... .......... .......... 97% 210M 0s Step #1: 2199300K .......... .......... .......... .......... .......... 97% 204M 0s Step #1: 2199350K .......... .......... .......... .......... .......... 97% 64.0M 0s Step #1: 2199400K .......... .......... .......... .......... .......... 97% 214M 0s Step #1: 2199450K .......... .......... .......... .......... .......... 97% 199M 0s Step #1: 2199500K .......... .......... .......... .......... .......... 97% 203M 0s Step #1: 2199550K .......... .......... .......... .......... .......... 97% 182M 0s Step #1: 2199600K .......... .......... .......... .......... .......... 97% 223M 0s Step #1: 2199650K .......... .......... .......... .......... .......... 97% 188M 0s Step #1: 2199700K .......... .......... .......... .......... .......... 97% 134M 0s Step #1: 2199750K .......... .......... .......... .......... .......... 97% 177M 0s Step #1: 2199800K .......... .......... .......... .......... .......... 97% 199M 0s Step #1: 2199850K .......... .......... .......... .......... .......... 97% 216M 0s Step #1: 2199900K .......... .......... .......... .......... .......... 97% 180M 0s Step #1: 2199950K .......... .......... .......... .......... .......... 97% 176M 0s Step #1: 2200000K .......... .......... .......... .......... .......... 97% 187M 0s Step #1: 2200050K .......... .......... .......... .......... .......... 97% 200M 0s Step #1: 2200100K .......... .......... .......... .......... .......... 97% 191M 0s Step #1: 2200150K .......... .......... .......... .......... .......... 97% 171M 0s Step #1: 2200200K .......... .......... .......... .......... .......... 97% 215M 0s Step #1: 2200250K .......... .......... .......... .......... .......... 97% 181M 0s Step #1: 2200300K .......... .......... .......... .......... .......... 97% 208M 0s Step #1: 2200350K .......... .......... .......... .......... .......... 97% 183M 0s Step #1: 2200400K .......... .......... .......... .......... .......... 97% 213M 0s Step #1: 2200450K .......... .......... .......... .......... .......... 97% 184M 0s Step #1: 2200500K .......... .......... .......... .......... .......... 97% 201M 0s Step #1: 2200550K .......... .......... .......... .......... .......... 97% 178M 0s Step #1: 2200600K .......... .......... .......... .......... .......... 97% 202M 0s Step #1: 2200650K .......... .......... .......... .......... .......... 97% 201M 0s Step #1: 2200700K .......... .......... .......... .......... .......... 97% 206M 0s Step #1: 2200750K .......... .......... .......... .......... .......... 97% 159M 0s Step #1: 2200800K .......... .......... .......... .......... .......... 97% 196M 0s Step #1: 2200850K .......... .......... .......... .......... .......... 97% 185M 0s Step #1: 2200900K .......... .......... .......... .......... .......... 97% 163M 0s Step #1: 2200950K .......... .......... .......... .......... .......... 97% 189M 0s Step #1: 2201000K .......... .......... .......... .......... .......... 97% 191M 0s Step #1: 2201050K .......... .......... .......... .......... .......... 97% 205M 0s Step #1: 2201100K .......... .......... .......... .......... .......... 97% 195M 0s Step #1: 2201150K .......... .......... .......... .......... .......... 97% 170M 0s Step #1: 2201200K .......... .......... .......... .......... .......... 97% 196M 0s Step #1: 2201250K .......... .......... .......... .......... .......... 97% 186M 0s Step #1: 2201300K .......... .......... .......... .......... .......... 97% 201M 0s Step #1: 2201350K .......... .......... .......... .......... .......... 97% 176M 0s Step #1: 2201400K .......... .......... .......... .......... .......... 97% 63.1M 0s Step #1: 2201450K .......... .......... .......... .......... .......... 97% 212M 0s Step #1: 2201500K .......... .......... .......... .......... .......... 97% 179M 0s Step #1: 2201550K .......... .......... .......... .......... .......... 97% 160M 0s Step #1: 2201600K .......... .......... .......... .......... .......... 97% 227M 0s Step #1: 2201650K .......... .......... .......... .......... .......... 97% 215M 0s Step #1: 2201700K .......... .......... .......... .......... .......... 97% 214M 0s Step #1: 2201750K .......... .......... .......... .......... .......... 97% 193M 0s Step #1: 2201800K .......... .......... .......... .......... .......... 97% 170M 0s Step #1: 2201850K .......... .......... .......... .......... .......... 97% 183M 0s Step #1: 2201900K .......... .......... .......... .......... .......... 97% 210M 0s Step #1: 2201950K .......... .......... .......... .......... .......... 97% 178M 0s Step #1: 2202000K .......... .......... .......... .......... .......... 97% 194M 0s Step #1: 2202050K .......... .......... .......... .......... .......... 97% 204M 0s Step #1: 2202100K .......... .......... .......... .......... .......... 97% 196M 0s Step #1: 2202150K .......... .......... .......... .......... .......... 97% 187M 0s Step #1: 2202200K .......... .......... .......... .......... .......... 97% 183M 0s Step #1: 2202250K .......... .......... .......... .......... .......... 97% 193M 0s Step #1: 2202300K .......... .......... .......... .......... .......... 97% 191M 0s Step #1: 2202350K .......... .......... .......... .......... .......... 97% 148M 0s Step #1: 2202400K .......... .......... .......... .......... .......... 97% 167M 0s Step #1: 2202450K .......... .......... .......... .......... .......... 97% 207M 0s Step #1: 2202500K .......... .......... .......... .......... .......... 97% 207M 0s Step #1: 2202550K .......... .......... .......... .......... .......... 97% 172M 0s Step #1: 2202600K .......... .......... .......... .......... .......... 97% 190M 0s Step #1: 2202650K .......... .......... .......... .......... .......... 97% 190M 0s Step #1: 2202700K .......... .......... .......... .......... .......... 97% 199M 0s Step #1: 2202750K .......... .......... .......... .......... .......... 97% 172M 0s Step #1: 2202800K .......... .......... .......... .......... .......... 97% 187M 0s Step #1: 2202850K .......... .......... .......... .......... .......... 97% 202M 0s Step #1: 2202900K .......... .......... .......... .......... .......... 97% 209M 0s Step #1: 2202950K .......... .......... .......... .......... .......... 97% 180M 0s Step #1: 2203000K .......... .......... .......... .......... .......... 97% 194M 0s Step #1: 2203050K .......... .......... .......... .......... .......... 97% 193M 0s Step #1: 2203100K .......... .......... .......... .......... .......... 97% 199M 0s Step #1: 2203150K .......... .......... .......... .......... .......... 97% 168M 0s Step #1: 2203200K .......... .......... .......... .......... .......... 97% 198M 0s Step #1: 2203250K .......... .......... .......... .......... .......... 97% 183M 0s Step #1: 2203300K .......... .......... .......... .......... .......... 97% 189M 0s Step #1: 2203350K .......... .......... .......... .......... .......... 97% 182M 0s Step #1: 2203400K .......... .......... .......... .......... .......... 97% 211M 0s Step #1: 2203450K .......... .......... .......... .......... .......... 97% 65.8M 0s Step #1: 2203500K .......... .......... .......... .......... .......... 97% 208M 0s Step #1: 2203550K .......... .......... .......... .......... .......... 97% 162M 0s Step #1: 2203600K .......... .......... .......... .......... .......... 97% 215M 0s Step #1: 2203650K .......... .......... .......... .......... .......... 97% 220M 0s Step #1: 2203700K .......... .......... .......... .......... .......... 97% 180M 0s Step #1: 2203750K .......... .......... .......... .......... .......... 97% 164M 0s Step #1: 2203800K .......... .......... .......... .......... .......... 97% 192M 0s Step #1: 2203850K .......... .......... .......... .......... .......... 97% 213M 0s Step #1: 2203900K .......... .......... .......... .......... .......... 97% 219M 0s Step #1: 2203950K .......... .......... .......... .......... .......... 97% 172M 0s Step #1: 2204000K .......... .......... .......... .......... .......... 97% 214M 0s Step #1: 2204050K .......... .......... .......... .......... .......... 97% 180M 0s Step #1: 2204100K .......... .......... .......... .......... .......... 97% 187M 0s Step #1: 2204150K .......... .......... .......... .......... .......... 97% 184M 0s Step #1: 2204200K .......... .......... .......... .......... .......... 97% 212M 0s Step #1: 2204250K .......... .......... .......... .......... .......... 97% 193M 0s Step #1: 2204300K .......... .......... .......... .......... .......... 97% 178M 0s Step #1: 2204350K .......... .......... .......... .......... .......... 97% 147M 0s Step #1: 2204400K .......... .......... .......... .......... .......... 97% 201M 0s Step #1: 2204450K .......... .......... .......... .......... .......... 97% 199M 0s Step #1: 2204500K .......... .......... .......... .......... .......... 97% 183M 0s Step #1: 2204550K .......... .......... .......... .......... .......... 97% 160M 0s Step #1: 2204600K .......... .......... .......... .......... .......... 97% 173M 0s Step #1: 2204650K .......... .......... .......... .......... .......... 97% 207M 0s Step #1: 2204700K .......... .......... .......... .......... .......... 97% 217M 0s Step #1: 2204750K .......... .......... .......... .......... .......... 97% 183M 0s Step #1: 2204800K .......... .......... .......... .......... .......... 97% 206M 0s Step #1: 2204850K .......... .......... .......... .......... .......... 97% 182M 0s Step #1: 2204900K .......... .......... .......... .......... .......... 97% 195M 0s Step #1: 2204950K .......... .......... .......... .......... .......... 97% 182M 0s Step #1: 2205000K .......... .......... .......... .......... .......... 97% 199M 0s Step #1: 2205050K .......... .......... .......... .......... .......... 97% 196M 0s Step #1: 2205100K .......... .......... .......... .......... .......... 97% 171M 0s Step #1: 2205150K .......... .......... .......... .......... .......... 97% 171M 0s Step #1: 2205200K .......... .......... .......... .......... .......... 97% 198M 0s Step #1: 2205250K .......... .......... .......... .......... .......... 97% 207M 0s Step #1: 2205300K .......... .......... .......... .......... .......... 97% 202M 0s Step #1: 2205350K .......... .......... .......... .......... .......... 97% 160M 0s Step #1: 2205400K .......... .......... .......... .......... .......... 97% 192M 0s Step #1: 2205450K .......... .......... .......... .......... .......... 97% 195M 0s Step #1: 2205500K .......... .......... .......... .......... .......... 97% 68.6M 0s Step #1: 2205550K .......... .......... .......... .......... .......... 97% 155M 0s Step #1: 2205600K .......... .......... .......... .......... .......... 97% 188M 0s Step #1: 2205650K .......... .......... .......... .......... .......... 97% 208M 0s Step #1: 2205700K .......... .......... .......... .......... .......... 97% 203M 0s Step #1: 2205750K .......... .......... .......... .......... .......... 97% 175M 0s Step #1: 2205800K .......... .......... .......... .......... .......... 97% 210M 0s Step #1: 2205850K .......... .......... .......... .......... .......... 97% 181M 0s Step #1: 2205900K .......... .......... .......... .......... .......... 97% 197M 0s Step #1: 2205950K .......... .......... .......... .......... .......... 97% 176M 0s Step #1: 2206000K .......... .......... .......... .......... .......... 97% 171M 0s Step #1: 2206050K .......... .......... .......... .......... .......... 97% 199M 0s Step #1: 2206100K .......... .......... .......... .......... .......... 97% 192M 0s Step #1: 2206150K .......... .......... .......... .......... .......... 97% 168M 0s Step #1: 2206200K .......... .......... .......... .......... .......... 97% 200M 0s Step #1: 2206250K .......... .......... .......... .......... .......... 97% 204M 0s Step #1: 2206300K .......... .......... .......... .......... .......... 97% 202M 0s Step #1: 2206350K .......... .......... .......... .......... .......... 97% 170M 0s Step #1: 2206400K .......... .......... .......... .......... .......... 97% 173M 0s Step #1: 2206450K .......... .......... .......... .......... .......... 97% 201M 0s Step #1: 2206500K .......... .......... .......... .......... .......... 97% 217M 0s Step #1: 2206550K .......... .......... .......... .......... .......... 97% 171M 0s Step #1: 2206600K .......... .......... .......... .......... .......... 97% 208M 0s Step #1: 2206650K .......... .......... .......... .......... .......... 97% 194M 0s Step #1: 2206700K .......... .......... .......... .......... .......... 97% 198M 0s Step #1: 2206750K .......... .......... .......... .......... .......... 97% 152M 0s Step #1: 2206800K .......... .......... .......... .......... .......... 97% 192M 0s Step #1: 2206850K .......... .......... .......... .......... .......... 97% 194M 0s Step #1: 2206900K .......... .......... .......... .......... .......... 97% 176M 0s Step #1: 2206950K .......... .......... .......... .......... .......... 97% 171M 0s Step #1: 2207000K .......... .......... .......... .......... .......... 97% 204M 0s Step #1: 2207050K .......... .......... .......... .......... .......... 97% 201M 0s Step #1: 2207100K .......... .......... .......... .......... .......... 97% 196M 0s Step #1: 2207150K .......... .......... .......... .......... .......... 97% 159M 0s Step #1: 2207200K .......... .......... .......... .......... .......... 97% 203M 0s Step #1: 2207250K .......... .......... .......... .......... .......... 97% 192M 0s Step #1: 2207300K .......... .......... .......... .......... .......... 97% 167M 0s Step #1: 2207350K .......... .......... .......... .......... .......... 97% 176M 0s Step #1: 2207400K .......... .......... .......... .......... .......... 97% 190M 0s Step #1: 2207450K .......... .......... .......... .......... .......... 97% 203M 0s Step #1: 2207500K .......... .......... .......... .......... .......... 97% 197M 0s Step #1: 2207550K .......... .......... .......... .......... .......... 97% 61.7M 0s Step #1: 2207600K .......... .......... .......... .......... .......... 97% 218M 0s Step #1: 2207650K .......... .......... .......... .......... .......... 97% 195M 0s Step #1: 2207700K .......... .......... .......... .......... .......... 97% 232M 0s Step #1: 2207750K .......... .......... .......... .......... .......... 97% 177M 0s Step #1: 2207800K .......... .......... .......... .......... .......... 97% 202M 0s Step #1: 2207850K .......... .......... .......... .......... .......... 98% 197M 0s Step #1: 2207900K .......... .......... .......... .......... .......... 98% 184M 0s Step #1: 2207950K .......... .......... .......... .......... .......... 98% 177M 0s Step #1: 2208000K .......... .......... .......... .......... .......... 98% 204M 0s Step #1: 2208050K .......... .......... .......... .......... .......... 98% 202M 0s Step #1: 2208100K .......... .......... .......... .......... .......... 98% 196M 0s Step #1: 2208150K .......... .......... .......... .......... .......... 98% 186M 0s Step #1: 2208200K .......... .......... .......... .......... .......... 98% 184M 0s Step #1: 2208250K .......... .......... .......... .......... .......... 98% 176M 0s Step #1: 2208300K .......... .......... .......... .......... .......... 98% 195M 0s Step #1: 2208350K .......... .......... .......... .......... .......... 98% 174M 0s Step #1: 2208400K .......... .......... .......... .......... .......... 98% 164M 0s Step #1: 2208450K .......... .......... .......... .......... .......... 98% 208M 0s Step #1: 2208500K .......... .......... .......... .......... .......... 98% 204M 0s Step #1: 2208550K .......... .......... .......... .......... .......... 98% 186M 0s Step #1: 2208600K .......... .......... .......... .......... .......... 98% 184M 0s Step #1: 2208650K .......... .......... .......... .......... .......... 98% 195M 0s Step #1: 2208700K .......... .......... .......... .......... .......... 98% 188M 0s Step #1: 2208750K .......... .......... .......... .......... .......... 98% 152M 0s Step #1: 2208800K .......... .......... .......... .......... .......... 98% 199M 0s Step #1: 2208850K .......... .......... .......... .......... .......... 98% 204M 0s Step #1: 2208900K .......... .......... .......... .......... .......... 98% 207M 0s Step #1: 2208950K .......... .......... .......... .......... .......... 98% 156M 0s Step #1: 2209000K .......... .......... .......... .......... .......... 98% 193M 0s Step #1: 2209050K .......... .......... .......... .......... .......... 98% 205M 0s Step #1: 2209100K .......... .......... .......... .......... .......... 98% 193M 0s Step #1: 2209150K .......... .......... .......... .......... .......... 98% 153M 0s Step #1: 2209200K .......... .......... .......... .......... .......... 98% 193M 0s Step #1: 2209250K .......... .......... .......... .......... .......... 98% 203M 0s Step #1: 2209300K .......... .......... .......... .......... .......... 98% 207M 0s Step #1: 2209350K .......... .......... .......... .......... .......... 98% 178M 0s Step #1: 2209400K .......... .......... .......... .......... .......... 98% 213M 0s Step #1: 2209450K .......... .......... .......... .......... .......... 98% 173M 0s Step #1: 2209500K .......... .......... .......... .......... .......... 98% 206M 0s Step #1: 2209550K .......... .......... .......... .......... .......... 98% 160M 0s Step #1: 2209600K .......... .......... .......... .......... .......... 98% 69.6M 0s Step #1: 2209650K .......... .......... .......... .......... .......... 98% 215M 0s Step #1: 2209700K .......... .......... .......... .......... .......... 98% 190M 0s Step #1: 2209750K .......... .......... .......... .......... .......... 98% 184M 0s Step #1: 2209800K .......... .......... .......... .......... .......... 98% 214M 0s Step #1: 2209850K .......... .......... .......... .......... .......... 98% 209M 0s Step #1: 2209900K .......... .......... .......... .......... .......... 98% 208M 0s Step #1: 2209950K .......... .......... .......... .......... .......... 98% 167M 0s Step #1: 2210000K .......... .......... .......... .......... .......... 98% 210M 0s Step #1: 2210050K .......... .......... .......... .......... .......... 98% 200M 0s Step #1: 2210100K .......... .......... .......... .......... .......... 98% 190M 0s Step #1: 2210150K .......... .......... .......... .......... .......... 98% 176M 0s Step #1: 2210200K .......... .......... .......... .......... .......... 98% 195M 0s Step #1: 2210250K .......... .......... .......... .......... .......... 98% 215M 0s Step #1: 2210300K .......... .......... .......... .......... .......... 98% 211M 0s Step #1: 2210350K .......... .......... .......... .......... .......... 98% 175M 0s Step #1: 2210400K .......... .......... .......... .......... .......... 98% 219M 0s Step #1: 2210450K .......... .......... .......... .......... .......... 98% 189M 0s Step #1: 2210500K .......... .......... .......... .......... .......... 98% 206M 0s Step #1: 2210550K .......... .......... .......... .......... .......... 98% 167M 0s Step #1: 2210600K .......... .......... .......... .......... .......... 98% 190M 0s Step #1: 2210650K .......... .......... .......... .......... .......... 98% 193M 0s Step #1: 2210700K .......... .......... .......... .......... .......... 98% 202M 0s Step #1: 2210750K .......... .......... .......... .......... .......... 98% 161M 0s Step #1: 2210800K .......... .......... .......... .......... .......... 98% 211M 0s Step #1: 2210850K .......... .......... .......... .......... .......... 98% 187M 0s Step #1: 2210900K .......... .......... .......... .......... .......... 98% 193M 0s Step #1: 2210950K .......... .......... .......... .......... .......... 98% 181M 0s Step #1: 2211000K .......... .......... .......... .......... .......... 98% 195M 0s Step #1: 2211050K .......... .......... .......... .......... .......... 98% 186M 0s Step #1: 2211100K .......... .......... .......... .......... .......... 98% 206M 0s Step #1: 2211150K .......... .......... .......... .......... .......... 98% 176M 0s Step #1: 2211200K .......... .......... .......... .......... .......... 98% 203M 0s Step #1: 2211250K .......... .......... .......... .......... .......... 98% 184M 0s Step #1: 2211300K .......... .......... .......... .......... .......... 98% 217M 0s Step #1: 2211350K .......... .......... .......... .......... .......... 98% 171M 0s Step #1: 2211400K .......... .......... .......... .......... .......... 98% 179M 0s Step #1: 2211450K .......... .......... .......... .......... .......... 98% 192M 0s Step #1: 2211500K .......... .......... .......... .......... .......... 98% 199M 0s Step #1: 2211550K .......... .......... .......... .......... .......... 98% 172M 0s Step #1: 2211600K .......... .......... .......... .......... .......... 98% 151M 0s Step #1: 2211650K .......... .......... .......... .......... .......... 98% 66.8M 0s Step #1: 2211700K .......... .......... .......... .......... .......... 98% 205M 0s Step #1: 2211750K .......... .......... .......... .......... .......... 98% 169M 0s Step #1: 2211800K .......... .......... .......... .......... .......... 98% 205M 0s Step #1: 2211850K .......... .......... .......... .......... .......... 98% 210M 0s Step #1: 2211900K .......... .......... .......... .......... .......... 98% 202M 0s Step #1: 2211950K .......... .......... .......... .......... .......... 98% 150M 0s Step #1: 2212000K .......... .......... .......... .......... .......... 98% 194M 0s Step #1: 2212050K .......... .......... .......... .......... .......... 98% 187M 0s Step #1: 2212100K .......... .......... .......... .......... .......... 98% 197M 0s Step #1: 2212150K .......... .......... .......... .......... .......... 98% 187M 0s Step #1: 2212200K .......... .......... .......... .......... .......... 98% 195M 0s Step #1: 2212250K .......... .......... .......... .......... .......... 98% 176M 0s Step #1: 2212300K .......... .......... .......... .......... .......... 98% 199M 0s Step #1: 2212350K .......... .......... .......... .......... .......... 98% 166M 0s Step #1: 2212400K .......... .......... .......... .......... .......... 98% 192M 0s Step #1: 2212450K .......... .......... .......... .......... .......... 98% 186M 0s Step #1: 2212500K .......... .......... .......... .......... .......... 98% 184M 0s Step #1: 2212550K .......... .......... .......... .......... .......... 98% 167M 0s Step #1: 2212600K .......... .......... .......... .......... .......... 98% 195M 0s Step #1: 2212650K .......... .......... .......... .......... .......... 98% 201M 0s Step #1: 2212700K .......... .......... .......... .......... .......... 98% 193M 0s Step #1: 2212750K .......... .......... .......... .......... .......... 98% 170M 0s Step #1: 2212800K .......... .......... .......... .......... .......... 98% 175M 0s Step #1: 2212850K .......... .......... .......... .......... .......... 98% 190M 0s Step #1: 2212900K .......... .......... .......... .......... .......... 98% 172M 0s Step #1: 2212950K .......... .......... .......... .......... .......... 98% 179M 0s Step #1: 2213000K .......... .......... .......... .......... .......... 98% 205M 0s Step #1: 2213050K .......... .......... .......... .......... .......... 98% 190M 0s Step #1: 2213100K .......... .......... .......... .......... .......... 98% 204M 0s Step #1: 2213150K .......... .......... .......... .......... .......... 98% 172M 0s Step #1: 2213200K .......... .......... .......... .......... .......... 98% 207M 0s Step #1: 2213250K .......... .......... .......... .......... .......... 98% 180M 0s Step #1: 2213300K .......... .......... .......... .......... .......... 98% 187M 0s Step #1: 2213350K .......... .......... .......... .......... .......... 98% 184M 0s Step #1: 2213400K .......... .......... .......... .......... .......... 98% 203M 0s Step #1: 2213450K .......... .......... .......... .......... .......... 98% 183M 0s Step #1: 2213500K .......... .......... .......... .......... .......... 98% 212M 0s Step #1: 2213550K .......... .......... .......... .......... .......... 98% 166M 0s Step #1: 2213600K .......... .......... .......... .......... .......... 98% 191M 0s Step #1: 2213650K .......... .......... .......... .......... .......... 98% 186M 0s Step #1: 2213700K .......... .......... .......... .......... .......... 98% 68.9M 0s Step #1: 2213750K .......... .......... .......... .......... .......... 98% 189M 0s Step #1: 2213800K .......... .......... .......... .......... .......... 98% 184M 0s Step #1: 2213850K .......... .......... .......... .......... .......... 98% 199M 0s Step #1: 2213900K .......... .......... .......... .......... .......... 98% 196M 0s Step #1: 2213950K .......... .......... .......... .......... .......... 98% 179M 0s Step #1: 2214000K .......... .......... .......... .......... .......... 98% 206M 0s Step #1: 2214050K .......... .......... .......... .......... .......... 98% 206M 0s Step #1: 2214100K .......... .......... .......... .......... .......... 98% 181M 0s Step #1: 2214150K .......... .......... .......... .......... .......... 98% 169M 0s Step #1: 2214200K .......... .......... .......... .......... .......... 98% 203M 0s Step #1: 2214250K .......... .......... .......... .......... .......... 98% 209M 0s Step #1: 2214300K .......... .......... .......... .......... .......... 98% 183M 0s Step #1: 2214350K .......... .......... .......... .......... .......... 98% 160M 0s Step #1: 2214400K .......... .......... .......... .......... .......... 98% 192M 0s Step #1: 2214450K .......... .......... .......... .......... .......... 98% 204M 0s Step #1: 2214500K .......... .......... .......... .......... .......... 98% 198M 0s Step #1: 2214550K .......... .......... .......... .......... .......... 98% 191M 0s Step #1: 2214600K .......... .......... .......... .......... .......... 98% 177M 0s Step #1: 2214650K .......... .......... .......... .......... .......... 98% 188M 0s Step #1: 2214700K .......... .......... .......... .......... .......... 98% 203M 0s Step #1: 2214750K .......... .......... .......... .......... .......... 98% 172M 0s Step #1: 2214800K .......... .......... .......... .......... .......... 98% 191M 0s Step #1: 2214850K .......... .......... .......... .......... .......... 98% 206M 0s Step #1: 2214900K .......... .......... .......... .......... .......... 98% 197M 0s Step #1: 2214950K .......... .......... .......... .......... .......... 98% 180M 0s Step #1: 2215000K .......... .......... .......... .......... .......... 98% 197M 0s Step #1: 2215050K .......... .......... .......... .......... .......... 98% 209M 0s Step #1: 2215100K .......... .......... .......... .......... .......... 98% 194M 0s Step #1: 2215150K .......... .......... .......... .......... .......... 98% 155M 0s Step #1: 2215200K .......... .......... .......... .......... .......... 98% 188M 0s Step #1: 2215250K .......... .......... .......... .......... .......... 98% 194M 0s Step #1: 2215300K .......... .......... .......... .......... .......... 98% 207M 0s Step #1: 2215350K .......... .......... .......... .......... .......... 98% 174M 0s Step #1: 2215400K .......... .......... .......... .......... .......... 98% 68.4M 0s Step #1: 2215450K .......... .......... .......... .......... .......... 98% 195M 0s Step #1: 2215500K .......... .......... .......... .......... .......... 98% 205M 0s Step #1: 2215550K .......... .......... .......... .......... .......... 98% 179M 0s Step #1: 2215600K .......... .......... .......... .......... .......... 98% 203M 0s Step #1: 2215650K .......... .......... .......... .......... .......... 98% 207M 0s Step #1: 2215700K .......... .......... .......... .......... .......... 98% 178M 0s Step #1: 2215750K .......... .......... .......... .......... .......... 98% 66.7M 0s Step #1: 2215800K .......... .......... .......... .......... .......... 98% 226M 0s Step #1: 2215850K .......... .......... .......... .......... .......... 98% 209M 0s Step #1: 2215900K .......... .......... .......... .......... .......... 98% 198M 0s Step #1: 2215950K .......... .......... .......... .......... .......... 98% 180M 0s Step #1: 2216000K .......... .......... .......... .......... .......... 98% 209M 0s Step #1: 2216050K .......... .......... .......... .......... .......... 98% 197M 0s Step #1: 2216100K .......... .......... .......... .......... .......... 98% 193M 0s Step #1: 2216150K .......... .......... .......... .......... .......... 98% 192M 0s Step #1: 2216200K .......... .......... .......... .......... .......... 98% 188M 0s Step #1: 2216250K .......... .......... .......... .......... .......... 98% 223M 0s Step #1: 2216300K .......... .......... .......... .......... .......... 98% 194M 0s Step #1: 2216350K .......... .......... .......... .......... .......... 98% 153M 0s Step #1: 2216400K .......... .......... .......... .......... .......... 98% 205M 0s Step #1: 2216450K .......... .......... .......... .......... .......... 98% 198M 0s Step #1: 2216500K .......... .......... .......... .......... .......... 98% 184M 0s Step #1: 2216550K .......... .......... .......... .......... .......... 98% 155M 0s Step #1: 2216600K .......... .......... .......... .......... .......... 98% 194M 0s Step #1: 2216650K .......... .......... .......... .......... .......... 98% 201M 0s Step #1: 2216700K .......... .......... .......... .......... .......... 98% 197M 0s Step #1: 2216750K .......... .......... .......... .......... .......... 98% 169M 0s Step #1: 2216800K .......... .......... .......... .......... .......... 98% 212M 0s Step #1: 2216850K .......... .......... .......... .......... .......... 98% 177M 0s Step #1: 2216900K .......... .......... .......... .......... .......... 98% 210M 0s Step #1: 2216950K .......... .......... .......... .......... .......... 98% 181M 0s Step #1: 2217000K .......... .......... .......... .......... .......... 98% 197M 0s Step #1: 2217050K .......... .......... .......... .......... .......... 98% 194M 0s Step #1: 2217100K .......... .......... .......... .......... .......... 98% 186M 0s Step #1: 2217150K .......... .......... .......... .......... .......... 98% 165M 0s Step #1: 2217200K .......... .......... .......... .......... .......... 98% 206M 0s Step #1: 2217250K .......... .......... .......... .......... .......... 98% 197M 0s Step #1: 2217300K .......... .......... .......... .......... .......... 98% 203M 0s Step #1: 2217350K .......... .......... .......... .......... .......... 98% 171M 0s Step #1: 2217400K .......... .......... .......... .......... .......... 98% 188M 0s Step #1: 2217450K .......... .......... .......... .......... .......... 98% 197M 0s Step #1: 2217500K .......... .......... .......... .......... .......... 98% 192M 0s Step #1: 2217550K .......... .......... .......... .......... .......... 98% 175M 0s Step #1: 2217600K .......... .......... .......... .......... .......... 98% 172M 0s Step #1: 2217650K .......... .......... .......... .......... .......... 98% 184M 0s Step #1: 2217700K .......... .......... .......... .......... .......... 98% 202M 0s Step #1: 2217750K .......... .......... .......... .......... .......... 98% 185M 0s Step #1: 2217800K .......... .......... .......... .......... .......... 98% 63.4M 0s Step #1: 2217850K .......... .......... .......... .......... .......... 98% 200M 0s Step #1: 2217900K .......... .......... .......... .......... .......... 98% 186M 0s Step #1: 2217950K .......... .......... .......... .......... .......... 98% 186M 0s Step #1: 2218000K .......... .......... .......... .......... .......... 98% 211M 0s Step #1: 2218050K .......... .......... .......... .......... .......... 98% 173M 0s Step #1: 2218100K .......... .......... .......... .......... .......... 98% 202M 0s Step #1: 2218150K .......... .......... .......... .......... .......... 98% 172M 0s Step #1: 2218200K .......... .......... .......... .......... .......... 98% 203M 0s Step #1: 2218250K .......... .......... .......... .......... .......... 98% 208M 0s Step #1: 2218300K .......... .......... .......... .......... .......... 98% 207M 0s Step #1: 2218350K .......... .......... .......... .......... .......... 98% 172M 0s Step #1: 2218400K .......... .......... .......... .......... .......... 98% 182M 0s Step #1: 2218450K .......... .......... .......... .......... .......... 98% 196M 0s Step #1: 2218500K .......... .......... .......... .......... .......... 98% 201M 0s Step #1: 2218550K .......... .......... .......... .......... .......... 98% 168M 0s Step #1: 2218600K .......... .......... .......... .......... .......... 98% 206M 0s Step #1: 2218650K .......... .......... .......... .......... .......... 98% 198M 0s Step #1: 2218700K .......... .......... .......... .......... .......... 98% 179M 0s Step #1: 2218750K .......... .......... .......... .......... .......... 98% 159M 0s Step #1: 2218800K .......... .......... .......... .......... .......... 98% 188M 0s Step #1: 2218850K .......... .......... .......... .......... .......... 98% 183M 0s Step #1: 2218900K .......... .......... .......... .......... .......... 98% 186M 0s Step #1: 2218950K .......... .......... .......... .......... .......... 98% 173M 0s Step #1: 2219000K .......... .......... .......... .......... .......... 98% 212M 0s Step #1: 2219050K .......... .......... .......... .......... .......... 98% 194M 0s Step #1: 2219100K .......... .......... .......... .......... .......... 98% 208M 0s Step #1: 2219150K .......... .......... .......... .......... .......... 98% 159M 0s Step #1: 2219200K .......... .......... .......... .......... .......... 98% 172M 0s Step #1: 2219250K .......... .......... .......... .......... .......... 98% 197M 0s Step #1: 2219300K .......... .......... .......... .......... .......... 98% 189M 0s Step #1: 2219350K .......... .......... .......... .......... .......... 98% 185M 0s Step #1: 2219400K .......... .......... .......... .......... .......... 98% 196M 0s Step #1: 2219450K .......... .......... .......... .......... .......... 98% 181M 0s Step #1: 2219500K .......... .......... .......... .......... .......... 98% 170M 0s Step #1: 2219550K .......... .......... .......... .......... .......... 98% 161M 0s Step #1: 2219600K .......... .......... .......... .......... .......... 98% 208M 0s Step #1: 2219650K .......... .......... .......... .......... .......... 98% 197M 0s Step #1: 2219700K .......... .......... .......... .......... .......... 98% 172M 0s Step #1: 2219750K .......... .......... .......... .......... .......... 98% 163M 0s Step #1: 2219800K .......... .......... .......... .......... .......... 98% 189M 0s Step #1: 2219850K .......... .......... .......... .......... .......... 98% 68.5M 0s Step #1: 2219900K .......... .......... .......... .......... .......... 98% 198M 0s Step #1: 2219950K .......... .......... .......... .......... .......... 98% 136M 0s Step #1: 2220000K .......... .......... .......... .......... .......... 98% 157M 0s Step #1: 2220050K .......... .......... .......... .......... .......... 98% 145M 0s Step #1: 2220100K .......... .......... .......... .......... .......... 98% 141M 0s Step #1: 2220150K .......... .......... .......... .......... .......... 98% 117M 0s Step #1: 2220200K .......... .......... .......... .......... .......... 98% 141M 0s Step #1: 2220250K .......... .......... .......... .......... .......... 98% 143M 0s Step #1: 2220300K .......... .......... .......... .......... .......... 98% 150M 0s Step #1: 2220350K .......... .......... .......... .......... .......... 98% 109M 0s Step #1: 2220400K .......... .......... .......... .......... .......... 98% 124M 0s Step #1: 2220450K .......... .......... .......... .......... .......... 98% 123M 0s Step #1: 2220500K .......... .......... .......... .......... .......... 98% 106M 0s Step #1: 2220550K .......... .......... .......... .......... .......... 98% 173M 0s Step #1: 2220600K .......... .......... .......... .......... .......... 98% 171M 0s Step #1: 2220650K .......... .......... .......... .......... .......... 98% 210M 0s Step #1: 2220700K .......... .......... .......... .......... .......... 98% 159M 0s Step #1: 2220750K .......... .......... .......... .......... .......... 98% 150M 0s Step #1: 2220800K .......... .......... .......... .......... .......... 98% 193M 0s Step #1: 2220850K .......... .......... .......... .......... .......... 98% 203M 0s Step #1: 2220900K .......... .......... .......... .......... .......... 98% 198M 0s Step #1: 2220950K .......... .......... .......... .......... .......... 98% 179M 0s Step #1: 2221000K .......... .......... .......... .......... .......... 98% 181M 0s Step #1: 2221050K .......... .......... .......... .......... .......... 98% 210M 0s Step #1: 2221100K .......... .......... .......... .......... .......... 98% 196M 0s Step #1: 2221150K .......... .......... .......... .......... .......... 98% 150M 0s Step #1: 2221200K .......... .......... .......... .......... .......... 98% 175M 0s Step #1: 2221250K .......... .......... .......... .......... .......... 98% 204M 0s Step #1: 2221300K .......... .......... .......... .......... .......... 98% 201M 0s Step #1: 2221350K .......... .......... .......... .......... .......... 98% 175M 0s Step #1: 2221400K .......... .......... .......... .......... .......... 98% 196M 0s Step #1: 2221450K .......... .......... .......... .......... .......... 98% 199M 0s Step #1: 2221500K .......... .......... .......... .......... .......... 98% 194M 0s Step #1: 2221550K .......... .......... .......... .......... .......... 98% 171M 0s Step #1: 2221600K .......... .......... .......... .......... .......... 98% 203M 0s Step #1: 2221650K .......... .......... .......... .......... .......... 98% 196M 0s Step #1: 2221700K .......... .......... .......... .......... .......... 98% 195M 0s Step #1: 2221750K .......... .......... .......... .......... .......... 98% 165M 0s Step #1: 2221800K .......... .......... .......... .......... .......... 98% 209M 0s Step #1: 2221850K .......... .......... .......... .......... .......... 98% 199M 0s Step #1: 2221900K .......... .......... .......... .......... .......... 98% 66.3M 0s Step #1: 2221950K .......... .......... .......... .......... .......... 98% 178M 0s Step #1: 2222000K .......... .......... .......... .......... .......... 98% 213M 0s Step #1: 2222050K .......... .......... .......... .......... .......... 98% 168M 0s Step #1: 2222100K .......... .......... .......... .......... .......... 98% 212M 0s Step #1: 2222150K .......... .......... .......... .......... .......... 98% 201M 0s Step #1: 2222200K .......... .......... .......... .......... .......... 98% 198M 0s Step #1: 2222250K .......... .......... .......... .......... .......... 98% 163M 0s Step #1: 2222300K .......... .......... .......... .......... .......... 98% 223M 0s Step #1: 2222350K .......... .......... .......... .......... .......... 98% 175M 0s Step #1: 2222400K .......... .......... .......... .......... .......... 98% 213M 0s Step #1: 2222450K .......... .......... .......... .......... .......... 98% 200M 0s Step #1: 2222500K .......... .......... .......... .......... .......... 98% 186M 0s Step #1: 2222550K .......... .......... .......... .......... .......... 98% 182M 0s Step #1: 2222600K .......... .......... .......... .......... .......... 98% 194M 0s Step #1: 2222650K .......... .......... .......... .......... .......... 98% 202M 0s Step #1: 2222700K .......... .......... .......... .......... .......... 98% 198M 0s Step #1: 2222750K .......... .......... .......... .......... .......... 98% 167M 0s Step #1: 2222800K .......... .......... .......... .......... .......... 98% 197M 0s Step #1: 2222850K .......... .......... .......... .......... .......... 98% 184M 0s Step #1: 2222900K .......... .......... .......... .......... .......... 98% 206M 0s Step #1: 2222950K .......... .......... .......... .......... .......... 98% 181M 0s Step #1: 2223000K .......... .......... .......... .......... .......... 98% 175M 0s Step #1: 2223050K .......... .......... .......... .......... .......... 98% 205M 0s Step #1: 2223100K .......... .......... .......... .......... .......... 98% 192M 0s Step #1: 2223150K .......... .......... .......... .......... .......... 98% 176M 0s Step #1: 2223200K .......... .......... .......... .......... .......... 98% 182M 0s Step #1: 2223250K .......... .......... .......... .......... .......... 98% 172M 0s Step #1: 2223300K .......... .......... .......... .......... .......... 98% 210M 0s Step #1: 2223350K .......... .......... .......... .......... .......... 98% 177M 0s Step #1: 2223400K .......... .......... .......... .......... .......... 98% 205M 0s Step #1: 2223450K .......... .......... .......... .......... .......... 98% 197M 0s Step #1: 2223500K .......... .......... .......... .......... .......... 98% 213M 0s Step #1: 2223550K .......... .......... .......... .......... .......... 98% 159M 0s Step #1: 2223600K .......... .......... .......... .......... .......... 98% 197M 0s Step #1: 2223650K .......... .......... .......... .......... .......... 98% 208M 0s Step #1: 2223700K .......... .......... .......... .......... .......... 98% 205M 0s Step #1: 2223750K .......... .......... .......... .......... .......... 98% 181M 0s Step #1: 2223800K .......... .......... .......... .......... .......... 98% 182M 0s Step #1: 2223850K .......... .......... .......... .......... .......... 98% 202M 0s Step #1: 2223900K .......... .......... .......... .......... .......... 98% 208M 0s Step #1: 2223950K .......... .......... .......... .......... .......... 98% 63.0M 0s Step #1: 2224000K .......... .......... .......... .......... .......... 98% 197M 0s Step #1: 2224050K .......... .......... .......... .......... .......... 98% 193M 0s Step #1: 2224100K .......... .......... .......... .......... .......... 98% 210M 0s Step #1: 2224150K .......... .......... .......... .......... .......... 98% 164M 0s Step #1: 2224200K .......... .......... .......... .......... .......... 98% 208M 0s Step #1: 2224250K .......... .......... .......... .......... .......... 98% 204M 0s Step #1: 2224300K .......... .......... .......... .......... .......... 98% 192M 0s Step #1: 2224350K .......... .......... .......... .......... .......... 98% 165M 0s Step #1: 2224400K .......... .......... .......... .......... .......... 98% 196M 0s Step #1: 2224450K .......... .......... .......... .......... .......... 98% 201M 0s Step #1: 2224500K .......... .......... .......... .......... .......... 98% 193M 0s Step #1: 2224550K .......... .......... .......... .......... .......... 98% 174M 0s Step #1: 2224600K .......... .......... .......... .......... .......... 98% 211M 0s Step #1: 2224650K .......... .......... .......... .......... .......... 98% 201M 0s Step #1: 2224700K .......... .......... .......... .......... .......... 98% 200M 0s Step #1: 2224750K .......... .......... .......... .......... .......... 98% 159M 0s Step #1: 2224800K .......... .......... .......... .......... .......... 98% 192M 0s Step #1: 2224850K .......... .......... .......... .......... .......... 98% 202M 0s Step #1: 2224900K .......... .......... .......... .......... .......... 98% 200M 0s Step #1: 2224950K .......... .......... .......... .......... .......... 98% 164M 0s Step #1: 2225000K .......... .......... .......... .......... .......... 98% 198M 0s Step #1: 2225050K .......... .......... .......... .......... .......... 98% 189M 0s Step #1: 2225100K .......... .......... .......... .......... .......... 98% 204M 0s Step #1: 2225150K .......... .......... .......... .......... .......... 98% 157M 0s Step #1: 2225200K .......... .......... .......... .......... .......... 98% 217M 0s Step #1: 2225250K .......... .......... .......... .......... .......... 98% 203M 0s Step #1: 2225300K .......... .......... .......... .......... .......... 98% 194M 0s Step #1: 2225350K .......... .......... .......... .......... .......... 98% 186M 0s Step #1: 2225400K .......... .......... .......... .......... .......... 98% 202M 0s Step #1: 2225450K .......... .......... .......... .......... .......... 98% 188M 0s Step #1: 2225500K .......... .......... .......... .......... .......... 98% 207M 0s Step #1: 2225550K .......... .......... .......... .......... .......... 98% 171M 0s Step #1: 2225600K .......... .......... .......... .......... .......... 98% 184M 0s Step #1: 2225650K .......... .......... .......... .......... .......... 98% 183M 0s Step #1: 2225700K .......... .......... .......... .......... .......... 98% 185M 0s Step #1: 2225750K .......... .......... .......... .......... .......... 98% 182M 0s Step #1: 2225800K .......... .......... .......... .......... .......... 98% 205M 0s Step #1: 2225850K .......... .......... .......... .......... .......... 98% 193M 0s Step #1: 2225900K .......... .......... .......... .......... .......... 98% 206M 0s Step #1: 2225950K .......... .......... .......... .......... .......... 98% 154M 0s Step #1: 2226000K .......... .......... .......... .......... .......... 98% 66.6M 0s Step #1: 2226050K .......... .......... .......... .......... .......... 98% 195M 0s Step #1: 2226100K .......... .......... .......... .......... .......... 98% 213M 0s Step #1: 2226150K .......... .......... .......... .......... .......... 98% 186M 0s Step #1: 2226200K .......... .......... .......... .......... .......... 98% 210M 0s Step #1: 2226250K .......... .......... .......... .......... .......... 98% 200M 0s Step #1: 2226300K .......... .......... .......... .......... .......... 98% 188M 0s Step #1: 2226350K .......... .......... .......... .......... .......... 98% 155M 0s Step #1: 2226400K .......... .......... .......... .......... .......... 98% 195M 0s Step #1: 2226450K .......... .......... .......... .......... .......... 98% 214M 0s Step #1: 2226500K .......... .......... .......... .......... .......... 98% 205M 0s Step #1: 2226550K .......... .......... .......... .......... .......... 98% 165M 0s Step #1: 2226600K .......... .......... .......... .......... .......... 98% 198M 0s Step #1: 2226650K .......... .......... .......... .......... .......... 98% 202M 0s Step #1: 2226700K .......... .......... .......... .......... .......... 98% 197M 0s Step #1: 2226750K .......... .......... .......... .......... .......... 98% 177M 0s Step #1: 2226800K .......... .......... .......... .......... .......... 98% 207M 0s Step #1: 2226850K .......... .......... .......... .......... .......... 98% 188M 0s Step #1: 2226900K .......... .......... .......... .......... .......... 98% 178M 0s Step #1: 2226950K .......... .......... .......... .......... .......... 98% 182M 0s Step #1: 2227000K .......... .......... .......... .......... .......... 98% 206M 0s Step #1: 2227050K .......... .......... .......... .......... .......... 98% 196M 0s Step #1: 2227100K .......... .......... .......... .......... .......... 98% 189M 0s Step #1: 2227150K .......... .......... .......... .......... .......... 98% 166M 0s Step #1: 2227200K .......... .......... .......... .......... .......... 98% 206M 0s Step #1: 2227250K .......... .......... .......... .......... .......... 98% 197M 0s Step #1: 2227300K .......... .......... .......... .......... .......... 98% 199M 0s Step #1: 2227350K .......... .......... .......... .......... .......... 98% 197M 0s Step #1: 2227400K .......... .......... .......... .......... .......... 98% 192M 0s Step #1: 2227450K .......... .......... .......... .......... .......... 98% 186M 0s Step #1: 2227500K .......... .......... .......... .......... .......... 98% 203M 0s Step #1: 2227550K .......... .......... .......... .......... .......... 98% 170M 0s Step #1: 2227600K .......... .......... .......... .......... .......... 98% 189M 0s Step #1: 2227650K .......... .......... .......... .......... .......... 98% 211M 0s Step #1: 2227700K .......... .......... .......... .......... .......... 98% 204M 0s Step #1: 2227750K .......... .......... .......... .......... .......... 98% 185M 0s Step #1: 2227800K .......... .......... .......... .......... .......... 98% 206M 0s Step #1: 2227850K .......... .......... .......... .......... .......... 98% 207M 0s Step #1: 2227900K .......... .......... .......... .......... .......... 98% 183M 0s Step #1: 2227950K .......... .......... .......... .......... .......... 98% 157M 0s Step #1: 2228000K .......... .......... .......... .......... .......... 98% 195M 0s Step #1: 2228050K .......... .......... .......... .......... .......... 98% 68.8M 0s Step #1: 2228100K .......... .......... .......... .......... .......... 98% 234M 0s Step #1: 2228150K .......... .......... .......... .......... .......... 98% 177M 0s Step #1: 2228200K .......... .......... .......... .......... .......... 98% 173M 0s Step #1: 2228250K .......... .......... .......... .......... .......... 98% 206M 0s Step #1: 2228300K .......... .......... .......... .......... .......... 98% 205M 0s Step #1: 2228350K .......... .......... .......... .......... .......... 98% 177M 0s Step #1: 2228400K .......... .......... .......... .......... .......... 98% 192M 0s Step #1: 2228450K .......... .......... .......... .......... .......... 98% 195M 0s Step #1: 2228500K .......... .......... .......... .......... .......... 98% 208M 0s Step #1: 2228550K .......... .......... .......... .......... .......... 98% 175M 0s Step #1: 2228600K .......... .......... .......... .......... .......... 98% 199M 0s Step #1: 2228650K .......... .......... .......... .......... .......... 98% 189M 0s Step #1: 2228700K .......... .......... .......... .......... .......... 98% 203M 0s Step #1: 2228750K .......... .......... .......... .......... .......... 98% 181M 0s Step #1: 2228800K .......... .......... .......... .......... .......... 98% 179M 0s Step #1: 2228850K .......... .......... .......... .......... .......... 98% 194M 0s Step #1: 2228900K .......... .......... .......... .......... .......... 98% 189M 0s Step #1: 2228950K .......... .......... .......... .......... .......... 98% 163M 0s Step #1: 2229000K .......... .......... .......... .......... .......... 98% 194M 0s Step #1: 2229050K .......... .......... .......... .......... .......... 98% 204M 0s Step #1: 2229100K .......... .......... .......... .......... .......... 98% 209M 0s Step #1: 2229150K .......... .......... .......... .......... .......... 98% 167M 0s Step #1: 2229200K .......... .......... .......... .......... .......... 98% 208M 0s Step #1: 2229250K .......... .......... .......... .......... .......... 98% 207M 0s Step #1: 2229300K .......... .......... .......... .......... .......... 98% 203M 0s Step #1: 2229350K .......... .......... .......... .......... .......... 98% 167M 0s Step #1: 2229400K .......... .......... .......... .......... .......... 98% 183M 0s Step #1: 2229450K .......... .......... .......... .......... .......... 98% 210M 0s Step #1: 2229500K .......... .......... .......... .......... .......... 98% 171M 0s Step #1: 2229550K .......... .......... .......... .......... .......... 98% 172M 0s Step #1: 2229600K .......... .......... .......... .......... .......... 98% 208M 0s Step #1: 2229650K .......... .......... .......... .......... .......... 98% 190M 0s Step #1: 2229700K .......... .......... .......... .......... .......... 98% 214M 0s Step #1: 2229750K .......... .......... .......... .......... .......... 98% 185M 0s Step #1: 2229800K .......... .......... .......... .......... .......... 98% 180M 0s Step #1: 2229850K .......... .......... .......... .......... .......... 98% 187M 0s Step #1: 2229900K .......... .......... .......... .......... .......... 98% 207M 0s Step #1: 2229950K .......... .......... .......... .......... .......... 98% 171M 0s Step #1: 2230000K .......... .......... .......... .......... .......... 98% 207M 0s Step #1: 2230050K .......... .......... .......... .......... .......... 98% 209M 0s Step #1: 2230100K .......... .......... .......... .......... .......... 98% 67.5M 0s Step #1: 2230150K .......... .......... .......... .......... .......... 98% 182M 0s Step #1: 2230200K .......... .......... .......... .......... .......... 98% 196M 0s Step #1: 2230250K .......... .......... .......... .......... .......... 98% 207M 0s Step #1: 2230300K .......... .......... .......... .......... .......... 98% 201M 0s Step #1: 2230350K .......... .......... .......... .......... .......... 99% 178M 0s Step #1: 2230400K .......... .......... .......... .......... .......... 99% 213M 0s Step #1: 2230450K .......... .......... .......... .......... .......... 99% 201M 0s Step #1: 2230500K .......... .......... .......... .......... .......... 99% 208M 0s Step #1: 2230550K .......... .......... .......... .......... .......... 99% 189M 0s Step #1: 2230600K .......... .......... .......... .......... .......... 99% 211M 0s Step #1: 2230650K .......... .......... .......... .......... .......... 99% 189M 0s Step #1: 2230700K .......... .......... .......... .......... .......... 99% 189M 0s Step #1: 2230750K .......... .......... .......... .......... .......... 99% 167M 0s Step #1: 2230800K .......... .......... .......... .......... .......... 99% 209M 0s Step #1: 2230850K .......... .......... .......... .......... .......... 99% 203M 0s Step #1: 2230900K .......... .......... .......... .......... .......... 99% 185M 0s Step #1: 2230950K .......... .......... .......... .......... .......... 99% 175M 0s Step #1: 2231000K .......... .......... .......... .......... .......... 99% 202M 0s Step #1: 2231050K .......... .......... .......... .......... .......... 99% 207M 0s Step #1: 2231100K .......... .......... .......... .......... .......... 99% 210M 0s Step #1: 2231150K .......... .......... .......... .......... .......... 99% 177M 0s Step #1: 2231200K .......... .......... .......... .......... .......... 99% 171M 0s Step #1: 2231250K .......... .......... .......... .......... .......... 99% 182M 0s Step #1: 2231300K .......... .......... .......... .......... .......... 99% 198M 0s Step #1: 2231350K .......... .......... .......... .......... .......... 99% 177M 0s Step #1: 2231400K .......... .......... .......... .......... .......... 99% 184M 0s Step #1: 2231450K .......... .......... .......... .......... .......... 99% 185M 0s Step #1: 2231500K .......... .......... .......... .......... .......... 99% 209M 0s Step #1: 2231550K .......... .......... .......... .......... .......... 99% 176M 0s Step #1: 2231600K .......... .......... .......... .......... .......... 99% 202M 0s Step #1: 2231650K .......... .......... .......... .......... .......... 99% 173M 0s Step #1: 2231700K .......... .......... .......... .......... .......... 99% 180M 0s Step #1: 2231750K .......... .......... .......... .......... .......... 99% 173M 0s Step #1: 2231800K .......... .......... .......... .......... .......... 99% 196M 0s Step #1: 2231850K .......... .......... .......... .......... .......... 99% 206M 0s Step #1: 2231900K .......... .......... .......... .......... .......... 99% 208M 0s Step #1: 2231950K .......... .......... .......... .......... .......... 99% 178M 0s Step #1: 2232000K .......... .......... .......... .......... .......... 99% 145M 0s Step #1: 2232050K .......... .......... .......... .......... .......... 99% 196M 0s Step #1: 2232100K .......... .......... .......... .......... .......... 99% 192M 0s Step #1: 2232150K .......... .......... .......... .......... .......... 99% 66.3M 0s Step #1: 2232200K .......... .......... .......... .......... .......... 99% 199M 0s Step #1: 2232250K .......... .......... .......... .......... .......... 99% 184M 0s Step #1: 2232300K .......... .......... .......... .......... .......... 99% 204M 0s Step #1: 2232350K .......... .......... .......... .......... .......... 99% 174M 0s Step #1: 2232400K .......... .......... .......... .......... .......... 99% 219M 0s Step #1: 2232450K .......... .......... .......... .......... .......... 99% 215M 0s Step #1: 2232500K .......... .......... .......... .......... .......... 99% 198M 0s Step #1: 2232550K .......... .......... .......... .......... .......... 99% 185M 0s Step #1: 2232600K .......... .......... .......... .......... .......... 99% 204M 0s Step #1: 2232650K .......... .......... .......... .......... .......... 99% 202M 0s Step #1: 2232700K .......... .......... .......... .......... .......... 99% 202M 0s Step #1: 2232750K .......... .......... .......... .......... .......... 99% 164M 0s Step #1: 2232800K .......... .......... .......... .......... .......... 99% 192M 0s Step #1: 2232850K .......... .......... .......... .......... .......... 99% 215M 0s Step #1: 2232900K .......... .......... .......... .......... .......... 99% 203M 0s Step #1: 2232950K .......... .......... .......... .......... .......... 99% 179M 0s Step #1: 2233000K .......... .......... .......... .......... .......... 99% 195M 0s Step #1: 2233050K .......... .......... .......... .......... .......... 99% 212M 0s Step #1: 2233100K .......... .......... .......... .......... .......... 99% 192M 0s Step #1: 2233150K .......... .......... .......... .......... .......... 99% 151M 0s Step #1: 2233200K .......... .......... .......... .......... .......... 99% 198M 0s Step #1: 2233250K .......... .......... .......... .......... .......... 99% 196M 0s Step #1: 2233300K .......... .......... .......... .......... .......... 99% 194M 0s Step #1: 2233350K .......... .......... .......... .......... .......... 99% 178M 0s Step #1: 2233400K .......... .......... .......... .......... .......... 99% 211M 0s Step #1: 2233450K .......... .......... .......... .......... .......... 99% 203M 0s Step #1: 2233500K .......... .......... .......... .......... .......... 99% 194M 0s Step #1: 2233550K .......... .......... .......... .......... .......... 99% 167M 0s Step #1: 2233600K .......... .......... .......... .......... .......... 99% 203M 0s Step #1: 2233650K .......... .......... .......... .......... .......... 99% 201M 0s Step #1: 2233700K .......... .......... .......... .......... .......... 99% 201M 0s Step #1: 2233750K .......... .......... .......... .......... .......... 99% 191M 0s Step #1: 2233800K .......... .......... .......... .......... .......... 99% 182M 0s Step #1: 2233850K .......... .......... .......... .......... .......... 99% 204M 0s Step #1: 2233900K .......... .......... .......... .......... .......... 99% 193M 0s Step #1: 2233950K .......... .......... .......... .......... .......... 99% 161M 0s Step #1: 2234000K .......... .......... .......... .......... .......... 99% 192M 0s Step #1: 2234050K .......... .......... .......... .......... .......... 99% 205M 0s Step #1: 2234100K .......... .......... .......... .......... .......... 99% 206M 0s Step #1: 2234150K .......... .......... .......... .......... .......... 99% 65.1M 0s Step #1: 2234200K .......... .......... .......... .......... .......... 99% 209M 0s Step #1: 2234250K .......... .......... .......... .......... .......... 99% 210M 0s Step #1: 2234300K .......... .......... .......... .......... .......... 99% 195M 0s Step #1: 2234350K .......... .......... .......... .......... .......... 99% 153M 0s Step #1: 2234400K .......... .......... .......... .......... .......... 99% 186M 0s Step #1: 2234450K .......... .......... .......... .......... .......... 99% 216M 0s Step #1: 2234500K .......... .......... .......... .......... .......... 99% 211M 0s Step #1: 2234550K .......... .......... .......... .......... .......... 99% 167M 0s Step #1: 2234600K .......... .......... .......... .......... .......... 99% 189M 0s Step #1: 2234650K .......... .......... .......... .......... .......... 99% 210M 0s Step #1: 2234700K .......... .......... .......... .......... .......... 99% 193M 0s Step #1: 2234750K .......... .......... .......... .......... .......... 99% 174M 0s Step #1: 2234800K .......... .......... .......... .......... .......... 99% 196M 0s Step #1: 2234850K .......... .......... .......... .......... .......... 99% 209M 0s Step #1: 2234900K .......... .......... .......... .......... .......... 99% 208M 0s Step #1: 2234950K .......... .......... .......... .......... .......... 99% 168M 0s Step #1: 2235000K .......... .......... .......... .......... .......... 99% 194M 0s Step #1: 2235050K .......... .......... .......... .......... .......... 99% 179M 0s Step #1: 2235100K .......... .......... .......... .......... .......... 99% 200M 0s Step #1: 2235150K .......... .......... .......... .......... .......... 99% 171M 0s Step #1: 2235200K .......... .......... .......... .......... .......... 99% 210M 0s Step #1: 2235250K .......... .......... .......... .......... .......... 99% 194M 0s Step #1: 2235300K .......... .......... .......... .......... .......... 99% 193M 0s Step #1: 2235350K .......... .......... .......... .......... .......... 99% 170M 0s Step #1: 2235400K .......... .......... .......... .......... .......... 99% 190M 0s Step #1: 2235450K .......... .......... .......... .......... .......... 99% 189M 0s Step #1: 2235500K .......... .......... .......... .......... .......... 99% 196M 0s Step #1: 2235550K .......... .......... .......... .......... .......... 99% 142M 0s Step #1: 2235600K .......... .......... .......... .......... .......... 99% 204M 0s Step #1: 2235650K .......... .......... .......... .......... .......... 99% 204M 0s Step #1: 2235700K .......... .......... .......... .......... .......... 99% 207M 0s Step #1: 2235750K .......... .......... .......... .......... .......... 99% 186M 0s Step #1: 2235800K .......... .......... .......... .......... .......... 99% 189M 0s Step #1: 2235850K .......... .......... .......... .......... .......... 99% 191M 0s Step #1: 2235900K .......... .......... .......... .......... .......... 99% 174M 0s Step #1: 2235950K .......... .......... .......... .......... .......... 99% 181M 0s Step #1: 2236000K .......... .......... .......... .......... .......... 99% 204M 0s Step #1: 2236050K .......... .......... .......... .......... .......... 99% 181M 0s Step #1: 2236100K .......... .......... .......... .......... .......... 99% 202M 0s Step #1: 2236150K .......... .......... .......... .......... .......... 99% 167M 0s Step #1: 2236200K .......... .......... .......... .......... .......... 99% 69.2M 0s Step #1: 2236250K .......... .......... .......... .......... .......... 99% 210M 0s Step #1: 2236300K .......... .......... .......... .......... .......... 99% 207M 0s Step #1: 2236350K .......... .......... .......... .......... .......... 99% 154M 0s Step #1: 2236400K .......... .......... .......... .......... .......... 99% 195M 0s Step #1: 2236450K .......... .......... .......... .......... .......... 99% 200M 0s Step #1: 2236500K .......... .......... .......... .......... .......... 99% 208M 0s Step #1: 2236550K .......... .......... .......... .......... .......... 99% 173M 0s Step #1: 2236600K .......... .......... .......... .......... .......... 99% 191M 0s Step #1: 2236650K .......... .......... .......... .......... .......... 99% 215M 0s Step #1: 2236700K .......... .......... .......... .......... .......... 99% 201M 0s Step #1: 2236750K .......... .......... .......... .......... .......... 99% 180M 0s Step #1: 2236800K .......... .......... .......... .......... .......... 99% 202M 0s Step #1: 2236850K .......... .......... .......... .......... .......... 99% 173M 0s Step #1: 2236900K .......... .......... .......... .......... .......... 99% 203M 0s Step #1: 2236950K .......... .......... .......... .......... .......... 99% 180M 0s Step #1: 2237000K .......... .......... .......... .......... .......... 99% 203M 0s Step #1: 2237050K .......... .......... .......... .......... .......... 99% 196M 0s Step #1: 2237100K .......... .......... .......... .......... .......... 99% 185M 0s Step #1: 2237150K .......... .......... .......... .......... .......... 99% 172M 0s Step #1: 2237200K .......... .......... .......... .......... .......... 99% 202M 0s Step #1: 2237250K .......... .......... .......... .......... .......... 99% 226M 0s Step #1: 2237300K .......... .......... .......... .......... .......... 99% 196M 0s Step #1: 2237350K .......... .......... .......... .......... .......... 99% 158M 0s Step #1: 2237400K .......... .......... .......... .......... .......... 99% 200M 0s Step #1: 2237450K .......... .......... .......... .......... .......... 99% 188M 0s Step #1: 2237500K .......... .......... .......... .......... .......... 99% 210M 0s Step #1: 2237550K .......... .......... .......... .......... .......... 99% 173M 0s Step #1: 2237600K .......... .......... .......... .......... .......... 99% 183M 0s Step #1: 2237650K .......... .......... .......... .......... .......... 99% 198M 0s Step #1: 2237700K .......... .......... .......... .......... .......... 99% 212M 0s Step #1: 2237750K .......... .......... .......... .......... .......... 99% 183M 0s Step #1: 2237800K .......... .......... .......... .......... .......... 99% 188M 0s Step #1: 2237850K .......... .......... .......... .......... .......... 99% 177M 0s Step #1: 2237900K .......... .......... .......... .......... .......... 99% 209M 0s Step #1: 2237950K .......... .......... .......... .......... .......... 99% 169M 0s Step #1: 2238000K .......... .......... .......... .......... .......... 99% 207M 0s Step #1: 2238050K .......... .......... .......... .......... .......... 99% 205M 0s Step #1: 2238100K .......... .......... .......... .......... .......... 99% 185M 0s Step #1: 2238150K .......... .......... .......... .......... .......... 99% 173M 0s Step #1: 2238200K .......... .......... .......... .......... .......... 99% 206M 0s Step #1: 2238250K .......... .......... .......... .......... .......... 99% 66.1M 0s Step #1: 2238300K .......... .......... .......... .......... .......... 99% 193M 0s Step #1: 2238350K .......... .......... .......... .......... .......... 99% 176M 0s Step #1: 2238400K .......... .......... .......... .......... .......... 99% 195M 0s Step #1: 2238450K .......... .......... .......... .......... .......... 99% 202M 0s Step #1: 2238500K .......... .......... .......... .......... .......... 99% 217M 0s Step #1: 2238550K .......... .......... .......... .......... .......... 99% 180M 0s Step #1: 2238600K .......... .......... .......... .......... .......... 99% 226M 0s Step #1: 2238650K .......... .......... .......... .......... .......... 99% 194M 0s Step #1: 2238700K .......... .......... .......... .......... .......... 99% 207M 0s Step #1: 2238750K .......... .......... .......... .......... .......... 99% 154M 0s Step #1: 2238800K .......... .......... .......... .......... .......... 99% 192M 0s Step #1: 2238850K .......... .......... .......... .......... .......... 99% 195M 0s Step #1: 2238900K .......... .......... .......... .......... .......... 99% 197M 0s Step #1: 2238950K .......... .......... .......... .......... .......... 99% 188M 0s Step #1: 2239000K .......... .......... .......... .......... .......... 99% 212M 0s Step #1: 2239050K .......... .......... .......... .......... .......... 99% 195M 0s Step #1: 2239100K .......... .......... .......... .......... .......... 99% 202M 0s Step #1: 2239150K .......... .......... .......... .......... .......... 99% 178M 0s Step #1: 2239200K .......... .......... .......... .......... .......... 99% 205M 0s Step #1: 2239250K .......... .......... .......... .......... .......... 99% 208M 0s Step #1: 2239300K .......... .......... .......... .......... .......... 99% 201M 0s Step #1: 2239350K .......... .......... .......... .......... .......... 99% 176M 0s Step #1: 2239400K .......... .......... .......... .......... .......... 99% 186M 0s Step #1: 2239450K .......... .......... .......... .......... .......... 99% 199M 0s Step #1: 2239500K .......... .......... .......... .......... .......... 99% 209M 0s Step #1: 2239550K .......... .......... .......... .......... .......... 99% 176M 0s Step #1: 2239600K .......... .......... .......... .......... .......... 99% 207M 0s Step #1: 2239650K .......... .......... .......... .......... .......... 99% 197M 0s Step #1: 2239700K .......... .......... .......... .......... .......... 99% 202M 0s Step #1: 2239750K .......... .......... .......... .......... .......... 99% 187M 0s Step #1: 2239800K .......... .......... .......... .......... .......... 99% 183M 0s Step #1: 2239850K .......... .......... .......... .......... .......... 99% 199M 0s Step #1: 2239900K .......... .......... .......... .......... .......... 99% 172M 0s Step #1: 2239950K .......... .......... .......... .......... .......... 99% 174M 0s Step #1: 2240000K .......... .......... .......... .......... .......... 99% 218M 0s Step #1: 2240050K .......... .......... .......... .......... .......... 99% 69.2M 0s Step #1: 2240100K .......... .......... .......... .......... .......... 99% 197M 0s Step #1: 2240150K .......... .......... .......... .......... .......... 99% 181M 0s Step #1: 2240200K .......... .......... .......... .......... .......... 99% 176M 0s Step #1: 2240250K .......... .......... .......... .......... .......... 99% 211M 0s Step #1: 2240300K .......... .......... .......... .......... .......... 99% 198M 0s Step #1: 2240350K .......... .......... .......... .......... .......... 99% 178M 0s Step #1: 2240400K .......... .......... .......... .......... .......... 99% 181M 0s Step #1: 2240450K .......... .......... .......... .......... .......... 99% 211M 0s Step #1: 2240500K .......... .......... .......... .......... .......... 99% 213M 0s Step #1: 2240550K .......... .......... .......... .......... .......... 99% 186M 0s Step #1: 2240600K .......... .......... .......... .......... .......... 99% 198M 0s Step #1: 2240650K .......... .......... .......... .......... .......... 99% 211M 0s Step #1: 2240700K .......... .......... .......... .......... .......... 99% 168M 0s Step #1: 2240750K .......... .......... .......... .......... .......... 99% 162M 0s Step #1: 2240800K .......... .......... .......... .......... .......... 99% 220M 0s Step #1: 2240850K .......... .......... .......... .......... .......... 99% 215M 0s Step #1: 2240900K .......... .......... .......... .......... .......... 99% 211M 0s Step #1: 2240950K .......... .......... .......... .......... .......... 99% 173M 0s Step #1: 2241000K .......... .......... .......... .......... .......... 99% 217M 0s Step #1: 2241050K .......... .......... .......... .......... .......... 99% 218M 0s Step #1: 2241100K .......... .......... .......... .......... .......... 99% 218M 0s Step #1: 2241150K .......... .......... .......... .......... .......... 99% 158M 0s Step #1: 2241200K .......... .......... .......... .......... .......... 99% 185M 0s Step #1: 2241250K .......... .......... .......... .......... .......... 99% 195M 0s Step #1: 2241300K .......... .......... .......... .......... .......... 99% 207M 0s Step #1: 2241350K .......... .......... .......... .......... .......... 99% 180M 0s Step #1: 2241400K .......... .......... .......... .......... .......... 99% 201M 0s Step #1: 2241450K .......... .......... .......... .......... .......... 99% 190M 0s Step #1: 2241500K .......... .......... .......... .......... .......... 99% 204M 0s Step #1: 2241550K .......... .......... .......... .......... .......... 99% 168M 0s Step #1: 2241600K .......... .......... .......... .......... .......... 99% 213M 0s Step #1: 2241650K .......... .......... .......... .......... .......... 99% 211M 0s Step #1: 2241700K .......... .......... .......... .......... .......... 99% 181M 0s Step #1: 2241750K .......... .......... .......... .......... .......... 99% 169M 0s Step #1: 2241800K .......... .......... .......... .......... .......... 99% 201M 0s Step #1: 2241850K .......... .......... .......... .......... .......... 99% 196M 0s Step #1: 2241900K .......... .......... .......... .......... .......... 99% 210M 0s Step #1: 2241950K .......... .......... .......... .......... .......... 99% 156M 0s Step #1: 2242000K .......... .......... .......... .......... .......... 99% 217M 0s Step #1: 2242050K .......... .......... .......... .......... .......... 99% 206M 0s Step #1: 2242100K .......... .......... .......... .......... .......... 99% 66.6M 0s Step #1: 2242150K .......... .......... .......... .......... .......... 99% 174M 0s Step #1: 2242200K .......... .......... .......... .......... .......... 99% 210M 0s Step #1: 2242250K .......... .......... .......... .......... .......... 99% 207M 0s Step #1: 2242300K .......... .......... .......... .......... .......... 99% 194M 0s Step #1: 2242350K .......... .......... .......... .......... .......... 99% 160M 0s Step #1: 2242400K .......... .......... .......... .......... .......... 99% 212M 0s Step #1: 2242450K .......... .......... .......... .......... .......... 99% 192M 0s Step #1: 2242500K .......... .......... .......... .......... .......... 99% 225M 0s Step #1: 2242550K .......... .......... .......... .......... .......... 99% 180M 0s Step #1: 2242600K .......... .......... .......... .......... .......... 99% 214M 0s Step #1: 2242650K .......... .......... .......... .......... .......... 99% 206M 0s Step #1: 2242700K .......... .......... .......... .......... .......... 99% 172M 0s Step #1: 2242750K .......... .......... .......... .......... .......... 99% 169M 0s Step #1: 2242800K .......... .......... .......... .......... .......... 99% 200M 0s Step #1: 2242850K .......... .......... .......... .......... .......... 99% 181M 0s Step #1: 2242900K .......... .......... .......... .......... .......... 99% 195M 0s Step #1: 2242950K .......... .......... .......... .......... .......... 99% 181M 0s Step #1: 2243000K .......... .......... .......... .......... .......... 99% 201M 0s Step #1: 2243050K .......... .......... .......... .......... .......... 99% 215M 0s Step #1: 2243100K .......... .......... .......... .......... .......... 99% 190M 0s Step #1: 2243150K .......... .......... .......... .......... .......... 99% 154M 0s Step #1: 2243200K .......... .......... .......... .......... .......... 99% 202M 0s Step #1: 2243250K .......... .......... .......... .......... .......... 99% 191M 0s Step #1: 2243300K .......... .......... .......... .......... .......... 99% 206M 0s Step #1: 2243350K .......... .......... .......... .......... .......... 99% 173M 0s Step #1: 2243400K .......... .......... .......... .......... .......... 99% 190M 0s Step #1: 2243450K .......... .......... .......... .......... .......... 99% 204M 0s Step #1: 2243500K .......... .......... .......... .......... .......... 99% 199M 0s Step #1: 2243550K .......... .......... .......... .......... .......... 99% 170M 0s Step #1: 2243600K .......... .......... .......... .......... .......... 99% 185M 0s Step #1: 2243650K .......... .......... .......... .......... .......... 99% 183M 0s Step #1: 2243700K .......... .......... .......... .......... .......... 99% 201M 0s Step #1: 2243750K .......... .......... .......... .......... .......... 99% 171M 0s Step #1: 2243800K .......... .......... .......... .......... .......... 99% 201M 0s Step #1: 2243850K .......... .......... .......... .......... .......... 99% 220M 0s Step #1: 2243900K .......... .......... .......... .......... .......... 99% 200M 0s Step #1: 2243950K .......... .......... .......... .......... .......... 99% 179M 0s Step #1: 2244000K .......... .......... .......... .......... .......... 99% 158M 0s Step #1: 2244050K .......... .......... .......... .......... .......... 99% 221M 0s Step #1: 2244100K .......... .......... .......... .......... .......... 99% 190M 0s Step #1: 2244150K .......... .......... .......... .......... .......... 99% 68.0M 0s Step #1: 2244200K .......... .......... .......... .......... .......... 99% 227M 0s Step #1: 2244250K .......... .......... .......... .......... .......... 99% 186M 0s Step #1: 2244300K .......... .......... .......... .......... .......... 99% 202M 0s Step #1: 2244350K .......... .......... .......... .......... .......... 99% 172M 0s Step #1: 2244400K .......... .......... .......... .......... .......... 99% 219M 0s Step #1: 2244450K .......... .......... .......... .......... .......... 99% 231M 0s Step #1: 2244500K .......... .......... .......... .......... .......... 99% 195M 0s Step #1: 2244550K .......... .......... .......... .......... .......... 99% 192M 0s Step #1: 2244600K .......... .......... .......... .......... .......... 99% 221M 0s Step #1: 2244650K .......... .......... .......... .......... .......... 99% 229M 0s Step #1: 2244700K .......... .......... .......... .......... .......... 99% 247M 0s Step #1: 2244750K .......... .......... .......... .......... .......... 99% 218M 0s Step #1: 2244800K .......... .......... .......... .......... .......... 99% 203M 0s Step #1: 2244850K .......... .......... .......... .......... .......... 99% 226M 0s Step #1: 2244900K .......... .......... .......... .......... .......... 99% 244M 0s Step #1: 2244950K .......... .......... .......... .......... .......... 99% 213M 0s Step #1: 2245000K .......... .......... .......... .......... .......... 99% 251M 0s Step #1: 2245050K .......... .......... .......... .......... .......... 99% 241M 0s Step #1: 2245100K .......... .......... .......... .......... .......... 99% 215M 0s Step #1: 2245150K .......... .......... .......... .......... .......... 99% 182M 0s Step #1: 2245200K .......... .......... .......... .......... .......... 99% 232M 0s Step #1: 2245250K .......... .......... .......... .......... .......... 99% 223M 0s Step #1: 2245300K .......... .......... .......... .......... .......... 99% 209M 0s Step #1: 2245350K .......... .......... .......... .......... .......... 99% 194M 0s Step #1: 2245400K .......... .......... .......... .......... .......... 99% 199M 0s Step #1: 2245450K .......... .......... .......... .......... .......... 99% 201M 0s Step #1: 2245500K .......... .......... .......... .......... .......... 99% 181M 0s Step #1: 2245550K .......... .......... .......... .......... .......... 99% 169M 0s Step #1: 2245600K .......... .......... .......... .......... .......... 99% 209M 0s Step #1: 2245650K .......... .......... .......... .......... .......... 99% 208M 0s Step #1: 2245700K .......... .......... .......... .......... .......... 99% 195M 0s Step #1: 2245750K .......... .......... .......... .......... .......... 99% 161M 0s Step #1: 2245800K .......... .......... .......... .......... .......... 99% 206M 0s Step #1: 2245850K .......... .......... .......... .......... .......... 99% 205M 0s Step #1: 2245900K .......... .......... .......... .......... .......... 99% 204M 0s Step #1: 2245950K .......... .......... .......... .......... .......... 99% 167M 0s Step #1: 2246000K .......... .......... .......... .......... .......... 99% 219M 0s Step #1: 2246050K .......... .......... .......... .......... .......... 99% 201M 0s Step #1: 2246100K .......... .......... .......... .......... .......... 99% 223M 0s Step #1: 2246150K .......... .......... .......... .......... .......... 99% 178M 0s Step #1: 2246200K .......... .......... .......... .......... .......... 99% 70.1M 0s Step #1: 2246250K .......... .......... .......... .......... .......... 99% 230M 0s Step #1: 2246300K .......... .......... .......... .......... .......... 99% 203M 0s Step #1: 2246350K .......... .......... .......... .......... .......... 99% 188M 0s Step #1: 2246400K .......... .......... .......... .......... .......... 99% 214M 0s Step #1: 2246450K .......... .......... .......... .......... .......... 99% 215M 0s Step #1: 2246500K .......... .......... .......... .......... .......... 99% 207M 0s Step #1: 2246550K .......... .......... .......... .......... .......... 99% 194M 0s Step #1: 2246600K .......... .......... .......... .......... .......... 99% 202M 0s Step #1: 2246650K .......... .......... .......... .......... .......... 99% 168M 0s Step #1: 2246700K .......... .......... .......... .......... .......... 99% 199M 0s Step #1: 2246750K .......... .......... .......... .......... .......... 99% 168M 0s Step #1: 2246800K .......... .......... .......... .......... .......... 99% 187M 0s Step #1: 2246850K .......... .......... .......... .......... .......... 99% 213M 0s Step #1: 2246900K .......... .......... .......... .......... .......... 99% 191M 0s Step #1: 2246950K .......... .......... .......... .......... .......... 99% 179M 0s Step #1: 2247000K .......... .......... .......... .......... .......... 99% 206M 0s Step #1: 2247050K .......... .......... .......... .......... .......... 99% 181M 0s Step #1: 2247100K .......... .......... .......... .......... .......... 99% 183M 0s Step #1: 2247150K .......... .......... .......... .......... .......... 99% 156M 0s Step #1: 2247200K .......... .......... .......... .......... .......... 99% 208M 0s Step #1: 2247250K .......... .......... .......... .......... .......... 99% 206M 0s Step #1: 2247300K .......... .......... .......... .......... .......... 99% 210M 0s Step #1: 2247350K .......... .......... .......... .......... .......... 99% 177M 0s Step #1: 2247400K .......... .......... .......... .......... .......... 99% 193M 0s Step #1: 2247450K .......... .......... .......... .......... .......... 99% 182M 0s Step #1: 2247500K .......... .......... .......... .......... .......... 99% 193M 0s Step #1: 2247550K .......... .......... .......... .......... .......... 99% 176M 0s Step #1: 2247600K .......... .......... .......... .......... .......... 99% 174M 0s Step #1: 2247650K .......... .......... .......... .......... .......... 99% 198M 0s Step #1: 2247700K .......... .......... .......... .......... .......... 99% 213M 0s Step #1: 2247750K .......... .......... .......... .......... .......... 99% 184M 0s Step #1: 2247800K .......... .......... .......... .......... .......... 99% 214M 0s Step #1: 2247850K .......... .......... .......... .......... .......... 99% 186M 0s Step #1: 2247900K .......... .......... .......... .......... .......... 99% 182M 0s Step #1: 2247950K .......... .......... .......... .......... .......... 99% 176M 0s Step #1: 2248000K .......... .......... .......... .......... .......... 99% 216M 0s Step #1: 2248050K .......... .......... .......... .......... .......... 99% 208M 0s Step #1: 2248100K .......... .......... .......... .......... .......... 99% 178M 0s Step #1: 2248150K .......... .......... .......... .......... .......... 99% 178M 0s Step #1: 2248200K .......... .......... .......... .......... .......... 99% 203M 0s Step #1: 2248250K .......... .......... .......... .......... .......... 99% 67.8M 0s Step #1: 2248300K .......... .......... .......... .......... .......... 99% 225M 0s Step #1: 2248350K .......... .......... .......... .......... .......... 99% 171M 0s Step #1: 2248400K .......... .......... .......... .......... .......... 99% 213M 0s Step #1: 2248450K .......... .......... .......... .......... .......... 99% 195M 0s Step #1: 2248500K .......... .......... .......... .......... .......... 99% 204M 0s Step #1: 2248550K .......... .......... .......... .......... .......... 99% 176M 0s Step #1: 2248600K .......... .......... .......... .......... .......... 99% 176M 0s Step #1: 2248650K .......... .......... .......... .......... .......... 99% 199M 0s Step #1: 2248700K .......... .......... .......... .......... .......... 99% 198M 0s Step #1: 2248750K .......... .......... .......... .......... .......... 99% 175M 0s Step #1: 2248800K .......... .......... .......... .......... .......... 99% 195M 0s Step #1: 2248850K .......... .......... .......... .......... .......... 99% 191M 0s Step #1: 2248900K .......... .......... .......... .......... .......... 99% 206M 0s Step #1: 2248950K .......... .......... .......... .......... .......... 99% 167M 0s Step #1: 2249000K .......... .......... .......... .......... .......... 99% 186M 0s Step #1: 2249050K .......... .......... .......... .......... .......... 99% 195M 0s Step #1: 2249100K .......... .......... .......... .......... .......... 99% 207M 0s Step #1: 2249150K .......... .......... .......... .......... .......... 99% 160M 0s Step #1: 2249200K .......... .......... .......... .......... .......... 99% 210M 0s Step #1: 2249250K .......... .......... .......... .......... .......... 99% 226M 0s Step #1: 2249300K .......... .......... .......... .......... .......... 99% 191M 0s Step #1: 2249350K .......... .......... .......... .......... .......... 99% 170M 0s Step #1: 2249400K .......... .......... .......... .......... .......... 99% 179M 0s Step #1: 2249450K .......... .......... .......... .......... .......... 99% 201M 0s Step #1: 2249500K .......... .......... .......... .......... .......... 99% 199M 0s Step #1: 2249550K .......... .......... .......... .......... .......... 99% 153M 0s Step #1: 2249600K .......... .......... .......... .......... .......... 99% 206M 0s Step #1: 2249650K .......... .......... .......... .......... .......... 99% 188M 0s Step #1: 2249700K .......... .......... .......... .......... .......... 99% 204M 0s Step #1: 2249750K .......... .......... .......... .......... .......... 99% 174M 0s Step #1: 2249800K .......... .......... .......... .......... .......... 99% 186M 0s Step #1: 2249850K .......... .......... .......... .......... .......... 99% 216M 0s Step #1: 2249900K .......... .......... .......... .......... .......... 99% 188M 0s Step #1: 2249950K .......... .......... .......... .......... .......... 99% 170M 0s Step #1: 2250000K .......... .......... .......... .......... .......... 99% 208M 0s Step #1: 2250050K .......... .......... .......... .......... .......... 99% 186M 0s Step #1: 2250100K .......... .......... .......... .......... .......... 99% 192M 0s Step #1: 2250150K .......... .......... .......... .......... .......... 99% 183M 0s Step #1: 2250200K .......... .......... .......... .......... .......... 99% 202M 0s Step #1: 2250250K .......... .......... .......... .......... .......... 99% 197M 0s Step #1: 2250300K .......... .......... .......... .......... .......... 99% 70.1M 0s Step #1: 2250350K .......... .......... .......... .......... .......... 99% 177M 0s Step #1: 2250400K .......... .......... .......... .......... .......... 99% 191M 0s Step #1: 2250450K .......... .......... .......... .......... .......... 99% 189M 0s Step #1: 2250500K .......... .......... .......... .......... .......... 99% 212M 0s Step #1: 2250550K .......... .......... .......... .......... .......... 99% 177M 0s Step #1: 2250600K .......... .......... .......... .......... .......... 99% 210M 0s Step #1: 2250650K .......... .......... .......... .......... .......... 99% 203M 0s Step #1: 2250700K .......... .......... .......... .......... .......... 99% 214M 0s Step #1: 2250750K .......... .......... .......... .......... .......... 99% 186M 0s Step #1: 2250800K .......... .......... .......... .......... .......... 99% 173M 0s Step #1: 2250850K .......... .......... .......... .......... .......... 99% 195M 0s Step #1: 2250900K .......... .......... .......... .......... .......... 99% 172M 0s Step #1: 2250950K .......... .......... .......... .......... .......... 99% 185M 0s Step #1: 2251000K .......... .......... .......... .......... .......... 99% 200M 0s Step #1: 2251050K .......... .......... .......... .......... .......... 99% 208M 0s Step #1: 2251100K .......... .......... .......... .......... .......... 99% 207M 0s Step #1: 2251150K .......... .......... .......... .......... .......... 99% 178M 0s Step #1: 2251200K .......... .......... .......... .......... .......... 99% 187M 0s Step #1: 2251250K .......... .......... .......... .......... .......... 99% 199M 0s Step #1: 2251300K .......... .......... .......... .......... .......... 99% 216M 0s Step #1: 2251350K .......... .......... .......... .......... .......... 99% 185M 0s Step #1: 2251400K .......... .......... .......... .......... .......... 99% 196M 0s Step #1: 2251450K .......... .......... .......... .......... .......... 99% 208M 0s Step #1: 2251500K .......... .......... .......... .......... .......... 99% 217M 0s Step #1: 2251550K .......... .......... .......... .......... .......... 99% 187M 0s Step #1: 2251600K .......... .......... .......... .......... .......... 99% 225M 0s Step #1: 2251650K .......... .......... .......... .......... .......... 99% 220M 0s Step #1: 2251700K .......... .......... .......... .......... .......... 99% 211M 0s Step #1: 2251750K .......... .......... .......... .......... .......... 99% 184M 0s Step #1: 2251800K .......... .......... .......... .......... .......... 99% 222M 0s Step #1: 2251850K .......... .......... .......... .......... .......... 99% 214M 0s Step #1: 2251900K .......... .......... .......... .......... .......... 99% 212M 0s Step #1: 2251950K .......... .......... .......... .......... .......... 99% 171M 0s Step #1: 2252000K .......... .......... .......... .......... .......... 99% 222M 0s Step #1: 2252050K .......... .......... .......... .......... .......... 99% 195M 0s Step #1: 2252100K .......... .......... .......... .......... .......... 99% 195M 0s Step #1: 2252150K .......... .......... .......... .......... .......... 99% 186M 0s Step #1: 2252200K .......... .......... .......... .......... .......... 99% 208M 0s Step #1: 2252250K .......... .......... .......... .......... .......... 99% 214M 0s Step #1: 2252300K .......... .......... .......... .......... .......... 99% 208M 0s Step #1: 2252350K .......... .......... .......... .......... .......... 99% 67.9M 0s Step #1: 2252400K .......... .......... .......... .......... .......... 99% 209M 0s Step #1: 2252450K .......... .......... .......... .......... .......... 99% 204M 0s Step #1: 2252500K .......... .......... .......... .......... .......... 99% 216M 0s Step #1: 2252550K .......... .......... .......... .......... .......... 99% 197M 0s Step #1: 2252600K .......... .......... .......... .......... .......... 99% 212M 0s Step #1: 2252650K .......... .......... .......... .......... .......... 99% 219M 0s Step #1: 2252700K .......... .......... .......... .......... .......... 99% 181M 0s Step #1: 2252750K .......... .......... .......... .......... .......... 99% 189M 0s Step #1: 2252800K .......... .......... .......... .......... .......... 99% 199M 0s Step #1: 2252850K .......... .......... .......... .......... .......... 99% 208M 0s Step #1: 2252900K .......... . 100% 298M=13s Step #1: Step #1: 2023-12-01 06:44:45 (174 MB/s) - 'cuda-repo-ubuntu2004-11-0-local_11.0.3-450.51.06-1_amd64.deb' saved [2306981744/2306981744] Step #1: Step #1: Selecting previously unselected package cuda-repo-ubuntu2004-11-0-local. Step #1: (Reading database ... 17782 files and directories currently installed.) Step #1: Preparing to unpack cuda-repo-ubuntu2004-11-0-local_11.0.3-450.51.06-1_amd64.deb ... Step #1: Unpacking cuda-repo-ubuntu2004-11-0-local (11.0.3-450.51.06-1) ... Step #1: Setting up cuda-repo-ubuntu2004-11-0-local (11.0.3-450.51.06-1) ... Step #1: Step #1: The public CUDA GPG key does not appear to be installed. Step #1: To install the key, run this command: Step #1: sudo apt-key add /var/cuda-repo-ubuntu2004-11-0-local/7fa2af80.pub Step #1: Step #1: Warning: apt-key output should not be parsed (stdout is not a terminal) Step #1: OK Step #1: Get:1 file:/var/cuda-repo-ubuntu2004-11-0-local InRelease Step #1: Ign:1 file:/var/cuda-repo-ubuntu2004-11-0-local InRelease Step #1: Get:2 file:/var/cuda-repo-ubuntu2004-11-0-local Release [564 B] Step #1: Get:2 file:/var/cuda-repo-ubuntu2004-11-0-local Release [564 B] Step #1: Get:3 file:/var/cuda-repo-ubuntu2004-11-0-local Release.gpg [836 B] Step #1: Get:3 file:/var/cuda-repo-ubuntu2004-11-0-local Release.gpg [836 B] Step #1: Get:4 file:/var/cuda-repo-ubuntu2004-11-0-local Packages [24.4 kB] Step #1: Hit:5 http://archive.ubuntu.com/ubuntu focal InRelease Step #1: Hit:6 http://archive.ubuntu.com/ubuntu focal-updates InRelease Step #1: Hit:7 http://archive.ubuntu.com/ubuntu focal-backports InRelease Step #1: Hit:8 http://security.ubuntu.com/ubuntu focal-security InRelease Step #1: Reading package lists... Step #1: Reading package lists... Step #1: Building dependency tree... Step #1: Reading state information... Step #1: The following additional packages will be installed: Step #1: accountsservice acl adwaita-icon-theme alsa-topology-conf alsa-ucm-conf apg Step #1: apport apport-symptoms aptdaemon aptdaemon-data aspell aspell-en Step #1: at-spi2-core avahi-daemon avahi-utils bind9-host bind9-libs bluez bolt Step #1: bsdmainutils bubblewrap ca-certificates-java cheese-common colord Step #1: colord-data cracklib-runtime crda cuda-11-0 cuda-command-line-tools-11-0 Step #1: cuda-compiler-11-0 cuda-cudart-11-0 cuda-cudart-dev-11-0 cuda-cuobjdump-11-0 Step #1: cuda-cupti-11-0 cuda-cupti-dev-11-0 cuda-demo-suite-11-0 Step #1: cuda-documentation-11-0 cuda-driver-dev-11-0 cuda-drivers cuda-drivers-450 Step #1: cuda-gdb-11-0 cuda-libraries-11-0 cuda-libraries-dev-11-0 cuda-memcheck-11-0 Step #1: cuda-nsight-11-0 cuda-nsight-compute-11-0 cuda-nsight-systems-11-0 Step #1: cuda-nvcc-11-0 cuda-nvdisasm-11-0 cuda-nvml-dev-11-0 cuda-nvprof-11-0 Step #1: cuda-nvprune-11-0 cuda-nvrtc-11-0 cuda-nvrtc-dev-11-0 cuda-nvtx-11-0 Step #1: cuda-nvvp-11-0 cuda-runtime-11-0 cuda-samples-11-0 cuda-sanitizer-11-0 Step #1: cuda-toolkit-11-0 cuda-tools-11-0 cuda-visual-tools-11-0 cups-pk-helper dbus Step #1: dbus-user-session dbus-x11 dconf-cli dconf-gsettings-backend dconf-service Step #1: dctrl-tools default-jre default-jre-headless desktop-file-utils Step #1: dictionaries-common distro-info-data dkms dmsetup dns-root-data dnsmasq-base Step #1: docbook-xml emacsen-common enchant-2 evolution-data-server Step #1: evolution-data-server-common fontconfig fontconfig-config fonts-dejavu-core Step #1: fonts-dejavu-extra fprintd freeglut3 freeglut3-dev gcr gdm3 geoclue-2.0 Step #1: gettext-base gir1.2-accountsservice-1.0 gir1.2-atk-1.0 gir1.2-atspi-2.0 Step #1: gir1.2-freedesktop gir1.2-gck-1 gir1.2-gcr-3 gir1.2-gdesktopenums-3.0 Step #1: gir1.2-gdkpixbuf-2.0 gir1.2-gdm-1.0 gir1.2-geoclue-2.0 gir1.2-glib-2.0 Step #1: gir1.2-gnomebluetooth-1.0 gir1.2-gnomedesktop-3.0 gir1.2-graphene-1.0 Step #1: gir1.2-gtk-3.0 gir1.2-gweather-3.0 gir1.2-ibus-1.0 gir1.2-json-1.0 Step #1: gir1.2-mutter-6 gir1.2-nm-1.0 gir1.2-nma-1.0 gir1.2-notify-0.7 Step #1: gir1.2-packagekitglib-1.0 gir1.2-pango-1.0 gir1.2-polkit-1.0 gir1.2-rsvg-2.0 Step #1: gir1.2-secret-1 gir1.2-soup-2.4 gir1.2-upowerglib-1.0 gir1.2-vte-2.91 gjs Step #1: gkbd-capplet glib-networking glib-networking-common glib-networking-services Step #1: gnome-control-center gnome-control-center-data gnome-control-center-faces Step #1: gnome-desktop3-data gnome-keyring gnome-keyring-pkcs11 gnome-menus Step #1: gnome-online-accounts gnome-session-bin gnome-session-common Step #1: gnome-settings-daemon gnome-settings-daemon-common gnome-shell Step #1: gnome-shell-common gnome-startup-applications gnome-user-docs groff-base Step #1: gsettings-desktop-schemas gstreamer1.0-clutter-3.0 gstreamer1.0-gl Step #1: gstreamer1.0-plugins-base gstreamer1.0-plugins-good gstreamer1.0-pulseaudio Step #1: gstreamer1.0-x gtk-update-icon-cache hicolor-icon-theme humanity-icon-theme Step #1: hunspell-en-us ibus ibus-data ibus-gtk ibus-gtk3 iio-sensor-proxy im-config Step #1: ippusbxd iptables iso-codes iw java-common keyboard-configuration kmod Step #1: language-selector-common language-selector-gnome libaa1 libaccountsservice0 Step #1: libapparmor1 libappindicator3-1 libappstream4 libarchive13 libargon2-1 Step #1: libasound2 libasound2-data libasound2-plugins libaspell15 libasyncns0 Step #1: libatk-bridge2.0-0 libatk-wrapper-java libatk-wrapper-java-jni libatk1.0-0 Step #1: libatk1.0-data libatspi2.0-0 libavahi-client3 libavahi-common-data Step #1: libavahi-common3 libavahi-core7 libavahi-glib1 libavc1394-0 libbluetooth3 Step #1: libboost-thread1.71.0 libcaca0 libcairo-gobject2 libcairo2 libcamel-1.2-62 Step #1: libcanberra-gtk3-0 libcanberra-gtk3-module libcanberra-pulse libcanberra0 Step #1: libcap2 libcap2-bin libcdparanoia0 libcheese-gtk25 libcheese8 Step #1: libclutter-1.0-0 libclutter-1.0-common libclutter-gst-3.0-0 Step #1: libclutter-gtk-1.0-0 libcogl-common libcogl-pango20 libcogl-path20 libcogl20 Step #1: libcolord-gtk1 libcolord2 libcolorhug2 libcrack2 libcryptsetup12 Step #1: libcublas-11-0 libcublas-dev-11-0 libcufft-11-0 libcufft-dev-11-0 libcups2 Step #1: libcurand-11-0 libcurand-dev-11-0 libcusolver-11-0 libcusolver-dev-11-0 Step #1: libcusparse-11-0 libcusparse-dev-11-0 libdaemon0 libdatrie1 libdbus-1-3 Step #1: libdbusmenu-glib4 libdbusmenu-gtk3-4 libdconf1 libdevmapper1.02.1 Step #1: libdrm-amdgpu1 libdrm-common libdrm-intel1 libdrm-nouveau2 libdrm-radeon1 Step #1: libdrm2 libdv4 libebackend-1.2-10 libebook-1.2-20 libebook-contacts-1.2-3 Step #1: libecal-2.0-1 libedata-book-1.2-26 libedata-cal-2.0-1 libedataserver-1.2-24 Step #1: libedataserverui-1.2-2 libegl-dev libegl-mesa0 libegl1 libelf1 Step #1: libenchant-2-2 libepoxy0 libevdev2 libexif12 libflac8 libfontconfig1 Step #1: libfontenc1 libfprint-2-2 libfreetype6 libfribidi0 libgail-common libgail18 Step #1: libgbm1 libgck-1-0 libgcr-base-3-1 libgcr-ui-3-1 libgd3 libgdata-common Step #1: libgdata22 libgdk-pixbuf2.0-0 libgdk-pixbuf2.0-bin libgdk-pixbuf2.0-common Step #1: libgdm1 libgee-0.8-2 libgeoclue-2-0 libgeocode-glib0 libgif7 Step #1: libgirepository-1.0-1 libgjs0g libgl-dev libgl1 libgl1-mesa-dev Step #1: libgl1-mesa-dri libglapi-mesa libgles-dev libgles1 libgles2 libglib2.0-0 Step #1: libglib2.0-bin libglib2.0-data libglu1-mesa libglu1-mesa-dev libglvnd-dev Step #1: libglvnd0 libglx-dev libglx-mesa0 libglx0 libgnome-autoar-0-0 Step #1: libgnome-bluetooth13 libgnome-desktop-3-19 libgnomekbd-common libgnomekbd8 Step #1: libgoa-1.0-0b libgoa-1.0-common libgoa-backend-1.0-1 libgphoto2-6 Step #1: libgphoto2-l10n libgphoto2-port12 libgpm2 libgraphene-1.0-0 libgraphite2-3 Step #1: libgsound0 libgssdp-1.2-0 libgstreamer-gl1.0-0 Step #1: libgstreamer-plugins-base1.0-0 libgstreamer-plugins-good1.0-0 Step #1: libgstreamer1.0-0 libgtk-3-0 libgtk-3-bin libgtk-3-common libgtk2.0-0 Step #1: libgtk2.0-bin libgtk2.0-common libgtop-2.0-11 libgtop2-common libgudev-1.0-0 Step #1: libgupnp-1.2-0 libgupnp-av-1.0-2 libgupnp-dlna-2.0-3 libgusb2 Step #1: libgweather-3-16 libgweather-common libharfbuzz-icu0 libharfbuzz0b Step #1: libhunspell-1.7-0 libhyphen0 libibus-1.0-5 libical3 libice-dev libice6 Step #1: libicu66 libidn11 libiec61883-0 libieee1284-3 libimobiledevice6 libinput-bin Step #1: libinput10 libip4tc2 libip6tc2 libjack-jackd2-0 libjansson4 Step #1: libjavascriptcoregtk-4.0-18 libjbig0 libjpeg-turbo8 libjpeg8 libjson-c4 Step #1: libjson-glib-1.0-0 libjson-glib-1.0-common libkmod2 liblcms2-2 libldb2 Step #1: libllvm12 liblmdb0 libmaxminddb0 libmbim-glib4 libmbim-proxy Step #1: libmediaart-2.0-0 libmm-glib0 libmnl0 libmozjs-68-0 libmp3lame0 libmpdec2 Step #1: libmpg123-0 libmtdev1 libmutter-6-0 libmysqlclient21 libndp0 Step #1: libnetfilter-conntrack3 libnewt0.52 libnfnetlink0 libnftnl11 libnl-3-200 Step #1: libnl-genl-3-200 libnl-route-3-200 libnm0 libnma0 libnotify4 libnpp-11-0 Step #1: libnpp-dev-11-0 libnspr4 libnss-mdns libnss-systemd libnss3 Step #1: libnvidia-cfg1-450 libnvidia-common-450 libnvidia-compute-450 Step #1: libnvidia-decode-450 libnvidia-encode-450 libnvidia-extra-450 Step #1: libnvidia-fbc1-450 libnvidia-gl-450 libnvidia-ifr1-450 libnvjpeg-11-0 Step #1: libnvjpeg-dev-11-0 libogg0 libopengl-dev libopengl0 libopenjp2-7 libopus0 Step #1: liborc-0.4-0 libpackagekit-glib2-18 libpam-cap libpam-fprintd Step #1: libpam-gnome-keyring libpam-systemd libpango-1.0-0 libpangocairo-1.0-0 Step #1: libpangoft2-1.0-0 libpangoxft-1.0-0 libpcap0.8 libpci3 libpciaccess0 Step #1: libpcsclite1 libphonenumber7 libpipeline1 libpixman-1-0 libplist3 Step #1: libpng16-16 libpolkit-agent-1-0 libpolkit-gobject-1-0 libprotobuf17 Step #1: libproxy1v5 libpthread-stubs0-dev libpulse-mainloop-glib0 libpulse0 Step #1: libpulsedsp libpwquality-common libpwquality1 libpython3-stdlib libpython3.8 Step #1: libpython3.8-minimal libpython3.8-stdlib libqmi-glib5 libqmi-proxy Step #1: libraw1394-11 librest-0.7-0 librsvg2-2 librsvg2-common librygel-core-2.6-2 Step #1: librygel-db-2.6-2 librygel-renderer-2.6-2 librygel-server-2.6-2 Step #1: libsamplerate0 libsane libsane-common libsbc1 libsecret-1-0 libsecret-common Step #1: libsensors-config libsensors5 libshout3 libslang2 libsm-dev libsm6 Step #1: libsmbclient libsnapd-glib1 libsndfile1 libsnmp-base libsnmp35 libsodium23 Step #1: libsoup-gnome2.4-1 libsoup2.4-1 libsoxr0 libspeex1 libspeexdsp1 Step #1: libstartup-notification0 libstemmer0d libtag1v5 libtag1v5-vanilla libtalloc2 Step #1: libtdb1 libteamdctl0 libtevent0 libtext-iconv-perl libthai-data libthai0 Step #1: libtheora0 libtiff5 libtwolame0 libuchardet0 libudisks2-0 libunwind8 Step #1: libupower-glib3 libusb-1.0-0 libusbmuxd6 libuv1 libv4l-0 libv4lconvert0 Step #1: libvdpau1 libvisual-0.4-0 libvorbis0a libvorbisenc2 libvorbisfile3 libvpx6 Step #1: libvte-2.91-0 libvte-2.91-common libvulkan1 libwacom-bin libwacom-common Step #1: libwacom2 libwavpack1 libwayland-client0 libwayland-cursor0 libwayland-egl1 Step #1: libwayland-server0 libwbclient0 libwebkit2gtk-4.0-37 libwebp6 libwebpdemux2 Step #1: libwebrtc-audio-processing1 libwhoopsie-preferences0 libwhoopsie0 libwoff1 Step #1: libwrap0 libx11-dev libx11-xcb1 libxatracker2 libxau-dev libxaw7 Step #1: libxcb-dri2-0 libxcb-dri3-0 libxcb-glx0 libxcb-icccm4 libxcb-image0 Step #1: libxcb-keysyms1 libxcb-present0 libxcb-randr0 libxcb-render-util0 Step #1: libxcb-render0 libxcb-res0 libxcb-shape0 libxcb-shm0 libxcb-sync1 Step #1: libxcb-util1 libxcb-xfixes0 libxcb-xkb1 libxcb-xv0 libxcb1-dev Step #1: libxcomposite1 libxcursor1 libxdamage1 libxdmcp-dev libxext-dev Step #1: libxfixes-dev libxfixes3 libxfont2 libxft2 libxi-dev libxi6 libxinerama1 Step #1: libxkbcommon-x11-0 libxkbcommon0 libxkbfile1 libxklavier16 libxml2 Step #1: libxmu-dev libxmu-headers libxmu6 libxnvctrl0 libxpm4 libxrandr2 libxrender1 Step #1: libxshmfence1 libxslt1.1 libxss1 libxt-dev libxt6 libxtables12 libxtst6 Step #1: libxv1 libxvmc1 libxxf86dga1 libxxf86vm1 libyaml-0-2 libyelp0 Step #1: linux-headers-5.4.0-167 linux-headers-5.4.0-167-generic Step #1: linux-headers-generic lsb-release man-db mesa-vdpau-drivers Step #1: mesa-vulkan-drivers mime-support mobile-broadband-provider-info modemmanager Step #1: mousetweaks mutter mutter-common mysql-common network-manager Step #1: network-manager-gnome network-manager-pptp networkd-dispatcher Step #1: nsight-compute-2020.1.2 nsight-systems-2020.3.2 nvidia-compute-utils-450 Step #1: nvidia-dkms-450 nvidia-driver-450 nvidia-kernel-common-450 Step #1: nvidia-kernel-source-450 nvidia-modprobe nvidia-prime nvidia-settings Step #1: nvidia-utils-450 openjdk-11-jre openjdk-11-jre-headless p11-kit Step #1: p11-kit-modules packagekit packagekit-tools pci.ids pinentry-gnome3 Step #1: pkg-config policykit-1 ppp pptp-linux pulseaudio pulseaudio-module-bluetooth Step #1: pulseaudio-utils python-apt-common python3 python3-apport python3-apt Step #1: python3-aptdaemon python3-aptdaemon.gtk3widgets python3-blinker Step #1: python3-cairo python3-certifi python3-cffi-backend python3-chardet Step #1: python3-cryptography python3-cups python3-cupshelpers python3-dbus Step #1: python3-defer python3-distro python3-entrypoints python3-gi python3-httplib2 Step #1: python3-ibus-1.0 python3-idna python3-jwt python3-keyring Step #1: python3-launchpadlib python3-lazr.restfulclient python3-lazr.uri python3-ldb Step #1: python3-macaroonbakery python3-minimal python3-nacl python3-oauthlib Step #1: python3-pkg-resources python3-problem-report python3-protobuf Step #1: python3-pymacaroons python3-requests python3-requests-unixsocket Step #1: python3-rfc3339 python3-secretstorage python3-simplejson python3-six Step #1: python3-systemd python3-talloc python3-tz python3-urllib3 python3-wadllib Step #1: python3-xkit python3.8 python3.8-minimal rtkit rygel samba-libs sane-utils Step #1: screen-resolution-extra session-migration sgml-base sgml-data Step #1: shared-mime-info sound-theme-freedesktop sudo switcheroo-control Step #1: system-config-printer system-config-printer-common Step #1: system-config-printer-udev systemd systemd-sysv systemd-timesyncd Step #1: ubuntu-docs ubuntu-mono ubuntu-session ubuntu-wallpapers Step #1: ubuntu-wallpapers-focal ucf udev update-inetd upower usb-modeswitch Step #1: usb-modeswitch-data usb.ids usbmuxd vdpau-driver-all wamerican Step #1: whoopsie-preferences wireless-regdb wpasupplicant x11-common x11-utils Step #1: x11-xkb-utils x11-xserver-utils x11proto-core-dev x11proto-dev Step #1: x11proto-input-dev x11proto-xext-dev xdg-dbus-proxy xdg-user-dirs Step #1: xfonts-base xfonts-encodings xfonts-utils xkb-data xml-core Step #1: xorg-sgml-doctools xserver-common xserver-xephyr xserver-xorg Step #1: xserver-xorg-core xserver-xorg-input-all xserver-xorg-input-libinput Step #1: xserver-xorg-input-wacom xserver-xorg-legacy xserver-xorg-video-all Step #1: xserver-xorg-video-amdgpu xserver-xorg-video-ati xserver-xorg-video-fbdev Step #1: xserver-xorg-video-intel xserver-xorg-video-nouveau Step #1: xserver-xorg-video-nvidia-450 xserver-xorg-video-qxl Step #1: xserver-xorg-video-radeon xserver-xorg-video-vesa xserver-xorg-video-vmware Step #1: xtrans-dev xwayland yaru-theme-gnome-shell yelp yelp-xsl zenity Step #1: zenity-common Step #1: Suggested packages: Step #1: apport-gtk | apport-kde aspell-doc spellutils avahi-autoipd whois vacation Step #1: colord-sensor-argyll debtags menu docbook docbook-dsssl docbook-xsl Step #1: docbook-defguide evolution gnome-orca gnome-software | gnome-packagekit Step #1: gnome-user-share realmd libcanberra-gtk-module usbguard chrome-gnome-shell Step #1: gir1.2-telepathyglib-0.12 gnome-themes-standard-data gnome-backgrounds Step #1: gir1.2-telepathylogger-0.2 groff gvfs hunspell openoffice.org-hunspell Step #1: | openoffice.org-core ibus-clutter ibus-doc firewalld nftables isoquery Step #1: indicator-application lrzip alsa-utils libcanberra-gtk0 cups-common Step #1: libdv-bin oss-compat libenchant-2-voikko libgd-tools gphoto2 gpm Step #1: libvisual-0.4-plugins gstreamer1.0-tools libice-doc libusbmuxd-tools jackd2 Step #1: liblcms2-utils mmdb-bin avahi-autoipd | zeroconf opus-tools pciutils pcscd Step #1: libraw1394-doc librsvg2-bin hplip lm-sensors libsm-doc snapd Step #1: snmp-mibs-downloader speex gstreamer1.0-libav libx11-doc libxcb-doc Step #1: libxext-doc libxt-doc apparmor www-browser libteam-utils isc-dhcp-client Step #1: network-manager-openconnect-gnome network-manager-openvpn-gnome Step #1: network-manager-vpnc-gnome network-manager-pptp-gnome fonts-ipafont-gothic Step #1: fonts-ipafont-mincho fonts-wqy-microhei | fonts-wqy-zenhei fonts-indic Step #1: appstream pinentry-doc pavumeter pavucontrol paman paprefs ubuntu-sounds Step #1: python3-doc python3-tk python3-venv python3-apt-dbg python-apt-doc Step #1: python-blinker-doc python-cryptography-doc python3-cryptography-vectors Step #1: python-dbus-doc python3-dbus-dbg python3-crypto libkf5wallet-bin Step #1: python3-keyrings.alt python3-testresources python-nacl-doc Step #1: python3-setuptools python3-openssl python3-socks python-secretstorage-doc Step #1: python3.8-venv python3.8-doc binfmt-support gstreamer1.0-plugins-ugly Step #1: rygel-playbin rygel-preferences rygel-ruih rygel-tracker tumbler unpaper Step #1: sgml-base-doc perlsgml w3-recs opensp libxml2-utils gnome-software Step #1: python3-smbc systemd-container ubuntu-wallpapers-karmic Step #1: ubuntu-wallpapers-lucid ubuntu-wallpapers-maverick ubuntu-wallpapers-natty Step #1: ubuntu-wallpapers-oneiric ubuntu-wallpapers-precise Step #1: ubuntu-wallpapers-quantal ubuntu-wallpapers-raring ubuntu-wallpapers-saucy Step #1: ubuntu-wallpapers-trusty ubuntu-wallpapers-utopic ubuntu-wallpapers-vivid Step #1: ubuntu-wallpapers-wily ubuntu-wallpapers-xenial ubuntu-wallpapers-yakkety Step #1: ubuntu-wallpapers-zesty ubuntu-wallpapers-artful ubuntu-wallpapers-bionic Step #1: ubuntu-wallpapers-cosmic ubuntu-wallpapers-disco ubuntu-wallpapers-eoan Step #1: comgt wvdial libvdpau-va-gl1 nvidia-vdpau-driver Step #1: nvidia-legacy-340xx-vdpau-driver nvidia-legacy-304xx-vdpau-driver wpagui Step #1: libengine-pkcs11-openssl mesa-utils nickle cairo-5c xorg-docs-core debhelper Step #1: xfonts-100dpi | xfonts-75dpi xfonts-scalable xinput firmware-amd-graphics Step #1: xserver-xorg-video-r128 xserver-xorg-video-mach64 firmware-misc-nonfree Step #1: Recommended packages: Step #1: libnvidia-compute-450:i386 libnvidia-decode-450:i386 Step #1: libnvidia-encode-450:i386 libnvidia-ifr1-450:i386 libnvidia-fbc1-450:i386 Step #1: libnvidia-gl-450:i386 Step #1: The following NEW packages will be installed: Step #1: accountsservice acl adwaita-icon-theme alsa-topology-conf alsa-ucm-conf apg Step #1: apport apport-symptoms aptdaemon aptdaemon-data aspell aspell-en Step #1: at-spi2-core avahi-daemon avahi-utils bind9-host bind9-libs bluez bolt Step #1: bsdmainutils bubblewrap ca-certificates-java cheese-common colord Step #1: colord-data cracklib-runtime crda cuda cuda-11-0 Step #1: cuda-command-line-tools-11-0 cuda-compiler-11-0 cuda-cudart-11-0 Step #1: cuda-cudart-dev-11-0 cuda-cuobjdump-11-0 cuda-cupti-11-0 cuda-cupti-dev-11-0 Step #1: cuda-demo-suite-11-0 cuda-documentation-11-0 cuda-driver-dev-11-0 Step #1: cuda-drivers cuda-drivers-450 cuda-gdb-11-0 cuda-libraries-11-0 Step #1: cuda-libraries-dev-11-0 cuda-memcheck-11-0 cuda-nsight-11-0 Step #1: cuda-nsight-compute-11-0 cuda-nsight-systems-11-0 cuda-nvcc-11-0 Step #1: cuda-nvdisasm-11-0 cuda-nvml-dev-11-0 cuda-nvprof-11-0 cuda-nvprune-11-0 Step #1: cuda-nvrtc-11-0 cuda-nvrtc-dev-11-0 cuda-nvtx-11-0 cuda-nvvp-11-0 Step #1: cuda-runtime-11-0 cuda-samples-11-0 cuda-sanitizer-11-0 cuda-toolkit-11-0 Step #1: cuda-tools-11-0 cuda-visual-tools-11-0 cups-pk-helper dbus dbus-user-session Step #1: dbus-x11 dconf-cli dconf-gsettings-backend dconf-service dctrl-tools Step #1: default-jre default-jre-headless desktop-file-utils dictionaries-common Step #1: distro-info-data dkms dmsetup dns-root-data dnsmasq-base docbook-xml Step #1: emacsen-common enchant-2 evolution-data-server evolution-data-server-common Step #1: fontconfig fontconfig-config fonts-dejavu-core fonts-dejavu-extra fprintd Step #1: freeglut3 freeglut3-dev gcr gdm3 geoclue-2.0 gettext-base Step #1: gir1.2-accountsservice-1.0 gir1.2-atk-1.0 gir1.2-atspi-2.0 Step #1: gir1.2-freedesktop gir1.2-gck-1 gir1.2-gcr-3 gir1.2-gdesktopenums-3.0 Step #1: gir1.2-gdkpixbuf-2.0 gir1.2-gdm-1.0 gir1.2-geoclue-2.0 gir1.2-glib-2.0 Step #1: gir1.2-gnomebluetooth-1.0 gir1.2-gnomedesktop-3.0 gir1.2-graphene-1.0 Step #1: gir1.2-gtk-3.0 gir1.2-gweather-3.0 gir1.2-ibus-1.0 gir1.2-json-1.0 Step #1: gir1.2-mutter-6 gir1.2-nm-1.0 gir1.2-nma-1.0 gir1.2-notify-0.7 Step #1: gir1.2-packagekitglib-1.0 gir1.2-pango-1.0 gir1.2-polkit-1.0 gir1.2-rsvg-2.0 Step #1: gir1.2-secret-1 gir1.2-soup-2.4 gir1.2-upowerglib-1.0 gir1.2-vte-2.91 gjs Step #1: gkbd-capplet glib-networking glib-networking-common glib-networking-services Step #1: gnome-control-center gnome-control-center-data gnome-control-center-faces Step #1: gnome-desktop3-data gnome-keyring gnome-keyring-pkcs11 gnome-menus Step #1: gnome-online-accounts gnome-session-bin gnome-session-common Step #1: gnome-settings-daemon gnome-settings-daemon-common gnome-shell Step #1: gnome-shell-common gnome-startup-applications gnome-user-docs groff-base Step #1: gsettings-desktop-schemas gstreamer1.0-clutter-3.0 gstreamer1.0-gl Step #1: gstreamer1.0-plugins-base gstreamer1.0-plugins-good gstreamer1.0-pulseaudio Step #1: gstreamer1.0-x gtk-update-icon-cache hicolor-icon-theme humanity-icon-theme Step #1: hunspell-en-us ibus ibus-data ibus-gtk ibus-gtk3 iio-sensor-proxy im-config Step #1: ippusbxd iptables iso-codes iw java-common keyboard-configuration kmod Step #1: language-selector-common language-selector-gnome libaa1 libaccountsservice0 Step #1: libapparmor1 libappindicator3-1 libappstream4 libarchive13 libargon2-1 Step #1: libasound2 libasound2-data libasound2-plugins libaspell15 libasyncns0 Step #1: libatk-bridge2.0-0 libatk-wrapper-java libatk-wrapper-java-jni libatk1.0-0 Step #1: libatk1.0-data libatspi2.0-0 libavahi-client3 libavahi-common-data Step #1: libavahi-common3 libavahi-core7 libavahi-glib1 libavc1394-0 libbluetooth3 Step #1: libboost-thread1.71.0 libcaca0 libcairo-gobject2 libcairo2 libcamel-1.2-62 Step #1: libcanberra-gtk3-0 libcanberra-gtk3-module libcanberra-pulse libcanberra0 Step #1: libcap2 libcap2-bin libcdparanoia0 libcheese-gtk25 libcheese8 Step #1: libclutter-1.0-0 libclutter-1.0-common libclutter-gst-3.0-0 Step #1: libclutter-gtk-1.0-0 libcogl-common libcogl-pango20 libcogl-path20 libcogl20 Step #1: libcolord-gtk1 libcolord2 libcolorhug2 libcrack2 libcryptsetup12 Step #1: libcublas-11-0 libcublas-dev-11-0 libcufft-11-0 libcufft-dev-11-0 libcups2 Step #1: libcurand-11-0 libcurand-dev-11-0 libcusolver-11-0 libcusolver-dev-11-0 Step #1: libcusparse-11-0 libcusparse-dev-11-0 libdaemon0 libdatrie1 libdbus-1-3 Step #1: libdbusmenu-glib4 libdbusmenu-gtk3-4 libdconf1 libdevmapper1.02.1 Step #1: libdrm-amdgpu1 libdrm-common libdrm-intel1 libdrm-nouveau2 libdrm-radeon1 Step #1: libdrm2 libdv4 libebackend-1.2-10 libebook-1.2-20 libebook-contacts-1.2-3 Step #1: libecal-2.0-1 libedata-book-1.2-26 libedata-cal-2.0-1 libedataserver-1.2-24 Step #1: libedataserverui-1.2-2 libegl-dev libegl-mesa0 libegl1 libelf1 Step #1: libenchant-2-2 libepoxy0 libevdev2 libexif12 libflac8 libfontconfig1 Step #1: libfontenc1 libfprint-2-2 libfreetype6 libfribidi0 libgail-common libgail18 Step #1: libgbm1 libgck-1-0 libgcr-base-3-1 libgcr-ui-3-1 libgd3 libgdata-common Step #1: libgdata22 libgdk-pixbuf2.0-0 libgdk-pixbuf2.0-bin libgdk-pixbuf2.0-common Step #1: libgdm1 libgee-0.8-2 libgeoclue-2-0 libgeocode-glib0 libgif7 Step #1: libgirepository-1.0-1 libgjs0g libgl-dev libgl1 libgl1-mesa-dev Step #1: libgl1-mesa-dri libglapi-mesa libgles-dev libgles1 libgles2 libglib2.0-0 Step #1: libglib2.0-bin libglib2.0-data libglu1-mesa libglu1-mesa-dev libglvnd-dev Step #1: libglvnd0 libglx-dev libglx-mesa0 libglx0 libgnome-autoar-0-0 Step #1: libgnome-bluetooth13 libgnome-desktop-3-19 libgnomekbd-common libgnomekbd8 Step #1: libgoa-1.0-0b libgoa-1.0-common libgoa-backend-1.0-1 libgphoto2-6 Step #1: libgphoto2-l10n libgphoto2-port12 libgpm2 libgraphene-1.0-0 libgraphite2-3 Step #1: libgsound0 libgssdp-1.2-0 libgstreamer-gl1.0-0 Step #1: libgstreamer-plugins-base1.0-0 libgstreamer-plugins-good1.0-0 Step #1: libgstreamer1.0-0 libgtk-3-0 libgtk-3-bin libgtk-3-common libgtk2.0-0 Step #1: libgtk2.0-bin libgtk2.0-common libgtop-2.0-11 libgtop2-common libgudev-1.0-0 Step #1: libgupnp-1.2-0 libgupnp-av-1.0-2 libgupnp-dlna-2.0-3 libgusb2 Step #1: libgweather-3-16 libgweather-common libharfbuzz-icu0 libharfbuzz0b Step #1: libhunspell-1.7-0 libhyphen0 libibus-1.0-5 libical3 libice-dev libice6 Step #1: libicu66 libidn11 libiec61883-0 libieee1284-3 libimobiledevice6 libinput-bin Step #1: libinput10 libip4tc2 libip6tc2 libjack-jackd2-0 libjansson4 Step #1: libjavascriptcoregtk-4.0-18 libjbig0 libjpeg-turbo8 libjpeg8 libjson-c4 Step #1: libjson-glib-1.0-0 libjson-glib-1.0-common libkmod2 liblcms2-2 libldb2 Step #1: libllvm12 liblmdb0 libmaxminddb0 libmbim-glib4 libmbim-proxy Step #1: libmediaart-2.0-0 libmm-glib0 libmnl0 libmozjs-68-0 libmp3lame0 libmpdec2 Step #1: libmpg123-0 libmtdev1 libmutter-6-0 libmysqlclient21 libndp0 Step #1: libnetfilter-conntrack3 libnewt0.52 libnfnetlink0 libnftnl11 libnl-3-200 Step #1: libnl-genl-3-200 libnl-route-3-200 libnm0 libnma0 libnotify4 libnpp-11-0 Step #1: libnpp-dev-11-0 libnspr4 libnss-mdns libnss-systemd libnss3 Step #1: libnvidia-cfg1-450 libnvidia-common-450 libnvidia-compute-450 Step #1: libnvidia-decode-450 libnvidia-encode-450 libnvidia-extra-450 Step #1: libnvidia-fbc1-450 libnvidia-gl-450 libnvidia-ifr1-450 libnvjpeg-11-0 Step #1: libnvjpeg-dev-11-0 libogg0 libopengl-dev libopengl0 libopenjp2-7 libopus0 Step #1: liborc-0.4-0 libpackagekit-glib2-18 libpam-cap libpam-fprintd Step #1: libpam-gnome-keyring libpam-systemd libpango-1.0-0 libpangocairo-1.0-0 Step #1: libpangoft2-1.0-0 libpangoxft-1.0-0 libpcap0.8 libpci3 libpciaccess0 Step #1: libpcsclite1 libphonenumber7 libpipeline1 libpixman-1-0 libplist3 Step #1: libpng16-16 libpolkit-agent-1-0 libpolkit-gobject-1-0 libprotobuf17 Step #1: libproxy1v5 libpthread-stubs0-dev libpulse-mainloop-glib0 libpulse0 Step #1: libpulsedsp libpwquality-common libpwquality1 libpython3-stdlib libpython3.8 Step #1: libpython3.8-minimal libpython3.8-stdlib libqmi-glib5 libqmi-proxy Step #1: libraw1394-11 librest-0.7-0 librsvg2-2 librsvg2-common librygel-core-2.6-2 Step #1: librygel-db-2.6-2 librygel-renderer-2.6-2 librygel-server-2.6-2 Step #1: libsamplerate0 libsane libsane-common libsbc1 libsecret-1-0 libsecret-common Step #1: libsensors-config libsensors5 libshout3 libslang2 libsm-dev libsm6 Step #1: libsmbclient libsnapd-glib1 libsndfile1 libsnmp-base libsnmp35 libsodium23 Step #1: libsoup-gnome2.4-1 libsoup2.4-1 libsoxr0 libspeex1 libspeexdsp1 Step #1: libstartup-notification0 libstemmer0d libtag1v5 libtag1v5-vanilla libtalloc2 Step #1: libtdb1 libteamdctl0 libtevent0 libtext-iconv-perl libthai-data libthai0 Step #1: libtheora0 libtiff5 libtwolame0 libuchardet0 libudisks2-0 libunwind8 Step #1: libupower-glib3 libusb-1.0-0 libusbmuxd6 libuv1 libv4l-0 libv4lconvert0 Step #1: libvdpau1 libvisual-0.4-0 libvorbis0a libvorbisenc2 libvorbisfile3 libvpx6 Step #1: libvte-2.91-0 libvte-2.91-common libvulkan1 libwacom-bin libwacom-common Step #1: libwacom2 libwavpack1 libwayland-client0 libwayland-cursor0 libwayland-egl1 Step #1: libwayland-server0 libwbclient0 libwebkit2gtk-4.0-37 libwebp6 libwebpdemux2 Step #1: libwebrtc-audio-processing1 libwhoopsie-preferences0 libwhoopsie0 libwoff1 Step #1: libwrap0 libx11-dev libx11-xcb1 libxatracker2 libxau-dev libxaw7 Step #1: libxcb-dri2-0 libxcb-dri3-0 libxcb-glx0 libxcb-icccm4 libxcb-image0 Step #1: libxcb-keysyms1 libxcb-present0 libxcb-randr0 libxcb-render-util0 Step #1: libxcb-render0 libxcb-res0 libxcb-shape0 libxcb-shm0 libxcb-sync1 Step #1: libxcb-util1 libxcb-xfixes0 libxcb-xkb1 libxcb-xv0 libxcb1-dev Step #1: libxcomposite1 libxcursor1 libxdamage1 libxdmcp-dev libxext-dev Step #1: libxfixes-dev libxfixes3 libxfont2 libxft2 libxi-dev libxi6 libxinerama1 Step #1: libxkbcommon-x11-0 libxkbcommon0 libxkbfile1 libxklavier16 libxml2 Step #1: libxmu-dev libxmu-headers libxmu6 libxnvctrl0 libxpm4 libxrandr2 libxrender1 Step #1: libxshmfence1 libxslt1.1 libxss1 libxt-dev libxt6 libxtables12 libxtst6 Step #1: libxv1 libxvmc1 libxxf86dga1 libxxf86vm1 libyaml-0-2 libyelp0 Step #1: linux-headers-5.4.0-167 linux-headers-5.4.0-167-generic Step #1: linux-headers-generic lsb-release man-db mesa-vdpau-drivers Step #1: mesa-vulkan-drivers mime-support mobile-broadband-provider-info modemmanager Step #1: mousetweaks mutter mutter-common mysql-common network-manager Step #1: network-manager-gnome network-manager-pptp networkd-dispatcher Step #1: nsight-compute-2020.1.2 nsight-systems-2020.3.2 nvidia-compute-utils-450 Step #1: nvidia-dkms-450 nvidia-driver-450 nvidia-kernel-common-450 Step #1: nvidia-kernel-source-450 nvidia-modprobe nvidia-prime nvidia-settings Step #1: nvidia-utils-450 openjdk-11-jre openjdk-11-jre-headless p11-kit Step #1: p11-kit-modules packagekit packagekit-tools pci.ids pinentry-gnome3 Step #1: pkg-config policykit-1 ppp pptp-linux pulseaudio pulseaudio-module-bluetooth Step #1: pulseaudio-utils python-apt-common python3 python3-apport python3-apt Step #1: python3-aptdaemon python3-aptdaemon.gtk3widgets python3-blinker Step #1: python3-cairo python3-certifi python3-cffi-backend python3-chardet Step #1: python3-cryptography python3-cups python3-cupshelpers python3-dbus Step #1: python3-defer python3-distro python3-entrypoints python3-gi python3-httplib2 Step #1: python3-ibus-1.0 python3-idna python3-jwt python3-keyring Step #1: python3-launchpadlib python3-lazr.restfulclient python3-lazr.uri python3-ldb Step #1: python3-macaroonbakery python3-minimal python3-nacl python3-oauthlib Step #1: python3-pkg-resources python3-problem-report python3-protobuf Step #1: python3-pymacaroons python3-requests python3-requests-unixsocket Step #1: python3-rfc3339 python3-secretstorage python3-simplejson python3-six Step #1: python3-systemd python3-talloc python3-tz python3-urllib3 python3-wadllib Step #1: python3-xkit python3.8 python3.8-minimal rtkit rygel samba-libs sane-utils Step #1: screen-resolution-extra session-migration sgml-base sgml-data Step #1: shared-mime-info sound-theme-freedesktop sudo switcheroo-control Step #1: system-config-printer system-config-printer-common Step #1: system-config-printer-udev systemd systemd-sysv systemd-timesyncd Step #1: ubuntu-docs ubuntu-mono ubuntu-session ubuntu-wallpapers Step #1: ubuntu-wallpapers-focal ucf udev update-inetd upower usb-modeswitch Step #1: usb-modeswitch-data usb.ids usbmuxd vdpau-driver-all wamerican Step #1: whoopsie-preferences wireless-regdb wpasupplicant x11-common x11-utils Step #1: x11-xkb-utils x11-xserver-utils x11proto-core-dev x11proto-dev Step #1: x11proto-input-dev x11proto-xext-dev xdg-dbus-proxy xdg-user-dirs Step #1: xfonts-base xfonts-encodings xfonts-utils xkb-data xml-core Step #1: xorg-sgml-doctools xserver-common xserver-xephyr xserver-xorg Step #1: xserver-xorg-core xserver-xorg-input-all xserver-xorg-input-libinput Step #1: xserver-xorg-input-wacom xserver-xorg-legacy xserver-xorg-video-all Step #1: xserver-xorg-video-amdgpu xserver-xorg-video-ati xserver-xorg-video-fbdev Step #1: xserver-xorg-video-intel xserver-xorg-video-nouveau Step #1: xserver-xorg-video-nvidia-450 xserver-xorg-video-qxl Step #1: xserver-xorg-video-radeon xserver-xorg-video-vesa xserver-xorg-video-vmware Step #1: xtrans-dev xwayland yaru-theme-gnome-shell yelp yelp-xsl zenity Step #1: zenity-common Step #1: 0 upgraded, 770 newly installed, 0 to remove and 0 not upgraded. Step #1: Need to get 272 MB/2540 MB of archives. Step #1: After this operation, 6728 MB of additional disk space will be used. Step #1: Get:1 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-cudart-11-0 11.0.221-1 [130 kB] Step #1: Get:2 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-nvrtc-11-0 11.0.221-1 [6516 kB] Step #1: Get:3 http://archive.ubuntu.com/ubuntu focal/main amd64 keyboard-configuration all 1.194ubuntu3 [190 kB] Step #1: Get:4 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libpython3.8-minimal amd64 3.8.10-0ubuntu1~20.04.9 [718 kB] Step #1: Get:5 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 python3.8-minimal amd64 3.8.10-0ubuntu1~20.04.9 [1890 kB] Step #1: Get:6 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-minimal amd64 3.8.2-0ubuntu2 [23.6 kB] Step #1: Get:7 http://archive.ubuntu.com/ubuntu focal/main amd64 mime-support all 3.64ubuntu1 [30.6 kB] Step #1: Get:8 http://archive.ubuntu.com/ubuntu focal/main amd64 libmpdec2 amd64 2.4.2-3 [81.1 kB] Step #1: Get:9 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libpython3.8-stdlib amd64 3.8.10-0ubuntu1~20.04.9 [1674 kB] Step #1: Get:10 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 python3.8 amd64 3.8.10-0ubuntu1~20.04.9 [387 kB] Step #1: Get:11 http://archive.ubuntu.com/ubuntu focal/main amd64 libpython3-stdlib amd64 3.8.2-0ubuntu2 [7068 B] Step #1: Get:12 http://archive.ubuntu.com/ubuntu focal/main amd64 python3 amd64 3.8.2-0ubuntu2 [47.6 kB] Step #1: Get:13 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libapparmor1 amd64 2.13.3-7ubuntu5.3 [35.4 kB] Step #1: Get:14 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libcap2 amd64 1:2.32-1ubuntu0.1 [15.8 kB] Step #1: Get:15 http://archive.ubuntu.com/ubuntu focal/main amd64 libargon2-1 amd64 0~20171227-0.2 [19.2 kB] Step #1: Get:16 http://archive.ubuntu.com/ubuntu focal/main amd64 libdevmapper1.02.1 amd64 2:1.02.167-1ubuntu1 [127 kB] Step #1: Get:17 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libjson-c4 amd64 0.13.1+dfsg-7ubuntu0.3 [29.3 kB] Step #1: Get:18 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libcryptsetup12 amd64 2:2.2.2-3ubuntu2.4 [166 kB] Step #1: Get:19 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libip4tc2 amd64 1.8.4-3ubuntu2.1 [19.1 kB] Step #1: Get:20 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libkmod2 amd64 27-1ubuntu2.1 [45.3 kB] Step #1: Get:21 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 systemd-timesyncd amd64 245.4-4ubuntu3.22 [28.1 kB] Step #1: Get:22 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 systemd amd64 245.4-4ubuntu3.22 [3811 kB] Step #1: Get:23 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 systemd-sysv amd64 245.4-4ubuntu3.22 [10.3 kB] Step #1: Get:24 http://archive.ubuntu.com/ubuntu focal/main amd64 iso-codes all 4.4-1 [2695 kB] Step #1: Get:25 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 python-apt-common all 2.0.1ubuntu0.20.04.1 [16.5 kB] Step #1: Get:26 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 python3-apt amd64 2.0.1ubuntu0.20.04.1 [154 kB] Step #1: Get:27 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libdbus-1-3 amd64 1.12.16-2ubuntu2.3 [179 kB] Step #1: Get:28 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libglib2.0-0 amd64 2.64.6-1~ubuntu20.04.6 [1289 kB] Step #1: Get:29 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-dbus amd64 1.2.16-1build1 [94.0 kB] Step #1: Get:30 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 dbus amd64 1.12.16-2ubuntu2.3 [151 kB] Step #1: Get:31 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libaccountsservice0 amd64 0.6.55-0ubuntu12~20.04.6 [72.7 kB] Step #1: Get:32 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libpolkit-gobject-1-0 amd64 0.105-26ubuntu1.3 [39.2 kB] Step #1: Get:33 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 accountsservice amd64 0.6.55-0ubuntu12~20.04.6 [61.4 kB] Step #1: Get:34 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 language-selector-common all 0.204.2 [224 kB] Step #1: Get:35 http://archive.ubuntu.com/ubuntu focal/main amd64 bsdmainutils amd64 11.1.2ubuntu3 [181 kB] Step #1: Get:36 http://archive.ubuntu.com/ubuntu focal/main amd64 libuchardet0 amd64 0.0.6-3build1 [65.2 kB] Step #1: Get:37 http://archive.ubuntu.com/ubuntu focal/main amd64 groff-base amd64 1.22.4-4build1 [847 kB] Step #1: Get:38 http://archive.ubuntu.com/ubuntu focal/main amd64 libpipeline1 amd64 1.5.2-2build1 [27.7 kB] Step #1: Get:39 http://archive.ubuntu.com/ubuntu focal/main amd64 man-db amd64 2.9.1-1 [1112 kB] Step #1: Get:40 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 distro-info-data all 0.43ubuntu1.14 [4788 B] Step #1: Get:41 http://archive.ubuntu.com/ubuntu focal/main amd64 lsb-release all 11.1.0ubuntu2 [10.6 kB] Step #1: Get:42 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 kmod amd64 27-1ubuntu2.1 [94.8 kB] Step #1: Get:43 http://archive.ubuntu.com/ubuntu focal/main amd64 dctrl-tools amd64 2.24-3 [61.5 kB] Step #1: Get:44 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 dkms all 2.8.1-5ubuntu2 [66.8 kB] Step #1: Get:45 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libsane-common all 1.0.29-0ubuntu5.2 [277 kB] Step #1: Get:46 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libicu66 amd64 66.1-2ubuntu2.1 [8515 kB] Step #1: Get:47 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libtalloc2 amd64 2.3.3-0ubuntu0.20.04.1 [29.6 kB] Step #1: Get:48 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libtevent0 amd64 0.11.0-0ubuntu0.20.04.1 [36.2 kB] Step #1: Get:49 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libwbclient0 amd64 2:4.15.13+dfsg-0ubuntu0.20.04.7 [211 kB] Step #1: Get:50 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libasound2-data all 1.2.2-2.1ubuntu2.5 [20.1 kB] Step #1: Get:51 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libasound2 amd64 1.2.2-2.1ubuntu2.5 [335 kB] Step #1: Get:52 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libcap2-bin amd64 1:2.32-1ubuntu0.1 [26.2 kB] Step #1: Get:53 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgstreamer1.0-0 amd64 1.16.3-0ubuntu1.1 [894 kB] Step #1: Get:54 http://archive.ubuntu.com/ubuntu focal/main amd64 liborc-0.4-0 amd64 1:0.4.31-1 [188 kB] Step #1: Get:55 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgstreamer-plugins-base1.0-0 amd64 1.16.3-0ubuntu1.2 [741 kB] Step #1: Get:56 http://archive.ubuntu.com/ubuntu focal/main amd64 x11-common all 1:7.7+19ubuntu14 [22.3 kB] Step #1: Get:57 http://archive.ubuntu.com/ubuntu focal/main amd64 libice6 amd64 2:1.0.10-0ubuntu1 [41.0 kB] Step #1: Get:58 http://archive.ubuntu.com/ubuntu focal/main amd64 libasyncns0 amd64 0.8-6 [12.1 kB] Step #1: Get:59 http://archive.ubuntu.com/ubuntu focal/main amd64 libogg0 amd64 1.3.4-0ubuntu1 [24.0 kB] Step #1: Get:60 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libflac8 amd64 1.3.3-1ubuntu0.2 [103 kB] Step #1: Get:61 http://archive.ubuntu.com/ubuntu focal/main amd64 libvorbis0a amd64 1.3.6-2ubuntu1 [87.0 kB] Step #1: Get:62 http://archive.ubuntu.com/ubuntu focal/main amd64 libvorbisenc2 amd64 1.3.6-2ubuntu1 [70.7 kB] Step #1: Get:63 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libsndfile1 amd64 1.0.28-7ubuntu0.2 [170 kB] Step #1: Get:64 http://archive.ubuntu.com/ubuntu focal/main amd64 libwrap0 amd64 7.6.q-30 [46.3 kB] Step #1: Get:65 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libpulse0 amd64 1:13.99.1-1ubuntu3.13 [262 kB] Step #1: Get:66 http://archive.ubuntu.com/ubuntu focal/main amd64 libsm6 amd64 2:1.2.3-1 [16.1 kB] Step #1: Get:67 http://archive.ubuntu.com/ubuntu focal/main amd64 libjson-glib-1.0-common all 1.4.4-2ubuntu2 [3468 B] Step #1: Get:68 http://archive.ubuntu.com/ubuntu focal/main amd64 libjson-glib-1.0-0 amd64 1.4.4-2ubuntu2 [59.4 kB] Step #1: Get:69 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libproxy1v5 amd64 0.4.15-10ubuntu1.2 [49.1 kB] Step #1: Get:70 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 glib-networking-common all 2.64.2-1ubuntu0.1 [5040 B] Step #1: Get:71 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 glib-networking-services amd64 2.64.2-1ubuntu0.1 [10.6 kB] Step #1: Get:72 http://archive.ubuntu.com/ubuntu focal/main amd64 libdconf1 amd64 0.36.0-1 [37.4 kB] Step #1: Get:73 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libpam-systemd amd64 245.4-4ubuntu3.22 [186 kB] Step #1: Get:74 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 dbus-user-session amd64 1.12.16-2ubuntu2.3 [9424 B] Step #1: Get:75 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 dbus-x11 amd64 1.12.16-2ubuntu2.3 [22.6 kB] Step #1: Get:76 http://archive.ubuntu.com/ubuntu focal/main amd64 dconf-service amd64 0.36.0-1 [29.8 kB] Step #1: Get:77 http://archive.ubuntu.com/ubuntu focal/main amd64 dconf-gsettings-backend amd64 0.36.0-1 [22.5 kB] Step #1: Get:78 http://archive.ubuntu.com/ubuntu focal/main amd64 gsettings-desktop-schemas all 3.36.0-1ubuntu1 [29.0 kB] Step #1: Get:79 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 glib-networking amd64 2.64.2-1ubuntu0.1 [58.2 kB] Step #1: Get:80 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libxml2 amd64 2.9.10+dfsg-5ubuntu0.20.04.6 [640 kB] Step #1: Get:81 http://archive.ubuntu.com/ubuntu focal/main amd64 libsoup2.4-1 amd64 2.70.0-1 [262 kB] Step #1: Get:82 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libsnapd-glib1 amd64 1.58-0ubuntu0.20.04.0 [90.1 kB] Step #1: Get:83 http://archive.ubuntu.com/ubuntu focal/main amd64 libsoxr0 amd64 0.1.3-2build1 [78.0 kB] Step #1: Get:84 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libspeexdsp1 amd64 1.2~rc1.2-1.1ubuntu1.20.04.1 [40.4 kB] Step #1: Get:85 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libtdb1 amd64 1.4.5-0ubuntu0.20.04.1 [44.2 kB] Step #1: Get:86 http://archive.ubuntu.com/ubuntu focal/main amd64 libwebrtc-audio-processing1 amd64 0.3.1-0ubuntu3 [263 kB] Step #1: Get:87 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libx11-xcb1 amd64 2:1.6.9-2ubuntu1.6 [9448 B] Step #1: Get:88 http://archive.ubuntu.com/ubuntu focal/main amd64 libxtst6 amd64 2:1.2.3-1 [12.8 kB] Step #1: Get:89 http://archive.ubuntu.com/ubuntu focal/main amd64 libsamplerate0 amd64 0.1.9-2 [939 kB] Step #1: Get:90 http://archive.ubuntu.com/ubuntu focal/main amd64 libjack-jackd2-0 amd64 1.9.12~dfsg-2ubuntu2 [267 kB] Step #1: Get:91 http://archive.ubuntu.com/ubuntu focal/main amd64 libasound2-plugins amd64 1.2.2-1ubuntu1 [66.0 kB] Step #1: Get:92 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libpulsedsp amd64 1:13.99.1-1ubuntu3.13 [21.7 kB] Step #1: Get:93 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 pulseaudio-utils amd64 1:13.99.1-1ubuntu3.13 [55.0 kB] Step #1: Get:94 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 pulseaudio amd64 1:13.99.1-1ubuntu3.13 [814 kB] Step #1: Get:95 http://archive.ubuntu.com/ubuntu focal/main amd64 sgml-base all 1.29.1 [12.4 kB] Step #1: Get:96 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libavahi-common-data amd64 0.7-4ubuntu7.3 [21.4 kB] Step #1: Get:97 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libavahi-common3 amd64 0.7-4ubuntu7.3 [21.9 kB] Step #1: Get:98 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libavahi-client3 amd64 0.7-4ubuntu7.3 [25.5 kB] Step #1: Get:99 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libcups2 amd64 2.3.1-9ubuntu1.6 [233 kB] Step #1: Get:100 http://archive.ubuntu.com/ubuntu focal/main amd64 libjansson4 amd64 2.12-1build1 [28.9 kB] Step #1: Get:101 http://archive.ubuntu.com/ubuntu focal/main amd64 liblmdb0 amd64 0.9.24-1 [44.6 kB] Step #1: Get:102 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libldb2 amd64 2:2.4.4-0ubuntu0.20.04.2 [143 kB] Step #1: Get:103 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libpython3.8 amd64 3.8.10-0ubuntu1~20.04.9 [1625 kB] Step #1: Get:104 file:/var/cuda-repo-ubuntu2004-11-0-local libcublas-11-0 11.2.0.252-1 [122 MB] Step #1: Get:105 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 python3-ldb amd64 2:2.4.4-0ubuntu0.20.04.2 [38.2 kB] Step #1: Get:106 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 python3-talloc amd64 2.3.3-0ubuntu0.20.04.1 [12.2 kB] Step #1: Get:107 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 samba-libs amd64 2:4.15.13+dfsg-0ubuntu0.20.04.7 [5631 kB] Step #1: Get:108 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libsmbclient amd64 2:4.15.13+dfsg-0ubuntu0.20.04.7 [59.5 kB] Step #1: Get:109 http://archive.ubuntu.com/ubuntu focal/main amd64 dmsetup amd64 2:1.02.167-1ubuntu1 [75.6 kB] Step #1: Get:110 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgirepository-1.0-1 amd64 1.64.1-1~ubuntu20.04.1 [85.7 kB] Step #1: Get:111 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gir1.2-glib-2.0 amd64 1.64.1-1~ubuntu20.04.1 [134 kB] Step #1: Get:112 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libelf1 amd64 0.176-1.1ubuntu0.1 [44.2 kB] Step #1: Get:113 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libfribidi0 amd64 1.0.8-2ubuntu0.1 [24.2 kB] Step #1: Get:114 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libglib2.0-data all 2.64.6-1~ubuntu20.04.6 [6032 B] Step #1: Get:115 http://archive.ubuntu.com/ubuntu focal/main amd64 libmnl0 amd64 1.0.4-2 [12.3 kB] Step #1: Get:116 http://archive.ubuntu.com/ubuntu focal/main amd64 libslang2 amd64 2.3.2-4 [429 kB] Step #1: Get:117 http://archive.ubuntu.com/ubuntu focal/main amd64 libnewt0.52 amd64 0.52.21-4ubuntu2 [41.1 kB] Step #1: Get:118 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libnss-systemd amd64 245.4-4ubuntu3.22 [95.8 kB] Step #1: Get:119 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libpam-cap amd64 1:2.32-1ubuntu0.1 [8364 B] Step #1: Get:120 http://archive.ubuntu.com/ubuntu focal/main amd64 libsodium23 amd64 1.0.18-1 [150 kB] Step #1: Get:121 http://archive.ubuntu.com/ubuntu focal/main amd64 libtext-iconv-perl amd64 1.7-7 [13.8 kB] Step #1: Get:122 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libxtables12 amd64 1.8.4-3ubuntu2.1 [28.7 kB] Step #1: Get:123 http://archive.ubuntu.com/ubuntu focal/main amd64 libyaml-0-2 amd64 0.2.2-1 [48.9 kB] Step #1: Get:124 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-gi amd64 3.36.0-1 [165 kB] Step #1: Get:125 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 networkd-dispatcher all 2.1-2~ubuntu20.04.3 [15.5 kB] Step #1: Get:126 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-cffi-backend amd64 1.14.0-1build1 [68.7 kB] Step #1: Get:127 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-six all 1.14.0-2 [12.1 kB] Step #1: Get:128 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-nacl amd64 1.3.0-5 [49.0 kB] Step #1: Get:129 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 python3-pkg-resources all 45.2.0-1ubuntu0.1 [130 kB] Step #1: Get:130 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-pymacaroons all 0.13.0-3 [13.2 kB] Step #1: Get:131 http://archive.ubuntu.com/ubuntu focal/main amd64 shared-mime-info amd64 1.15-1 [430 kB] Step #1: Get:132 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 sudo amd64 1.8.31-1ubuntu1.5 [515 kB] Step #1: Get:133 http://archive.ubuntu.com/ubuntu focal/main amd64 ucf all 3.0038+nmu1 [51.6 kB] Step #1: Get:134 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 udev amd64 245.4-4ubuntu3.22 [1366 kB] Step #1: Get:135 http://archive.ubuntu.com/ubuntu focal/main amd64 xdg-user-dirs amd64 0.17-2ubuntu1 [48.3 kB] Step #1: Get:136 http://archive.ubuntu.com/ubuntu focal/main amd64 xkb-data all 2.29-2 [349 kB] Step #1: Get:137 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libmaxminddb0 amd64 1.4.2-0ubuntu1.20.04.1 [26.2 kB] Step #1: Get:138 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libuv1 amd64 1.34.2-1ubuntu1.3 [80.8 kB] Step #1: Get:139 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 bind9-libs amd64 1:9.16.1-0ubuntu2.16 [1108 kB] Step #1: Get:140 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 bind9-host amd64 1:9.16.1-0ubuntu2.16 [43.0 kB] Step #1: Get:141 http://archive.ubuntu.com/ubuntu focal/main amd64 gettext-base amd64 0.19.8.1-10build1 [50.2 kB] Step #1: Get:142 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libip6tc2 amd64 1.8.4-3ubuntu2.1 [19.4 kB] Step #1: Get:143 http://archive.ubuntu.com/ubuntu focal/main amd64 libnfnetlink0 amd64 1.0.1-3build1 [13.8 kB] Step #1: Get:144 http://archive.ubuntu.com/ubuntu focal/main amd64 libnetfilter-conntrack3 amd64 1.0.7-2 [41.4 kB] Step #1: Get:145 http://archive.ubuntu.com/ubuntu focal/main amd64 libnftnl11 amd64 1.1.5-1 [57.8 kB] Step #1: Get:146 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 iptables amd64 1.8.4-3ubuntu2.1 [390 kB] Step #1: Get:147 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libdrm-common all 2.4.107-8ubuntu1~20.04.2 [5396 B] Step #1: Get:148 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libdrm2 amd64 2.4.107-8ubuntu1~20.04.2 [34.1 kB] Step #1: Get:149 http://archive.ubuntu.com/ubuntu focal/main amd64 libpcap0.8 amd64 1.9.1-3 [128 kB] Step #1: Get:150 http://archive.ubuntu.com/ubuntu focal/main amd64 pci.ids all 0.0~2020.03.20-1 [217 kB] Step #1: Get:151 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libpci3 amd64 1:3.6.4-1ubuntu0.20.04.1 [26.9 kB] Step #1: Get:152 http://archive.ubuntu.com/ubuntu focal/main amd64 libpng16-16 amd64 1.6.37-2 [179 kB] Step #1: Get:153 http://archive.ubuntu.com/ubuntu focal/main amd64 libusb-1.0-0 amd64 2:1.0.23-2build1 [46.5 kB] Step #1: Get:154 http://archive.ubuntu.com/ubuntu focal/main amd64 usb.ids all 2020.03.19-1 [176 kB] Step #1: Get:155 http://archive.ubuntu.com/ubuntu focal/main amd64 acl amd64 2.2.53-6 [37.8 kB] Step #1: Get:156 http://archive.ubuntu.com/ubuntu focal/main amd64 hicolor-icon-theme all 0.17-2 [9976 B] Step #1: Get:157 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libjpeg-turbo8 amd64 2.0.3-0ubuntu1.20.04.3 [118 kB] Step #1: Get:158 http://archive.ubuntu.com/ubuntu focal/main amd64 libjpeg8 amd64 8c-2ubuntu8 [2194 B] Step #1: Get:159 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libjbig0 amd64 2.1-3.1ubuntu0.20.04.1 [27.3 kB] Step #1: Get:160 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libwebp6 amd64 0.6.1-2ubuntu0.20.04.3 [185 kB] Step #1: Get:161 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libtiff5 amd64 4.1.0+git191117-2ubuntu0.20.04.11 [164 kB] Step #1: Get:162 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgdk-pixbuf2.0-common all 2.40.0+dfsg-3ubuntu0.4 [4592 B] Step #1: Get:163 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgdk-pixbuf2.0-0 amd64 2.40.0+dfsg-3ubuntu0.4 [168 kB] Step #1: Get:164 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gtk-update-icon-cache amd64 3.24.20-0ubuntu1.1 [28.8 kB] Step #1: Get:165 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libfreetype6 amd64 2.10.1-2ubuntu0.3 [341 kB] Step #1: Get:166 http://archive.ubuntu.com/ubuntu focal/main amd64 fonts-dejavu-core all 2.37-1 [1041 kB] Step #1: Get:167 http://archive.ubuntu.com/ubuntu focal/main amd64 fontconfig-config all 2.13.1-2ubuntu3 [28.8 kB] Step #1: Get:168 file:/var/cuda-repo-ubuntu2004-11-0-local libcufft-11-0 10.2.1.245-1 [93.9 MB] Step #1: Get:169 http://archive.ubuntu.com/ubuntu focal/main amd64 libfontconfig1 amd64 2.13.1-2ubuntu3 [114 kB] Step #1: Get:170 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libpixman-1-0 amd64 0.38.4-0ubuntu2.1 [227 kB] Step #1: Get:171 http://archive.ubuntu.com/ubuntu focal/main amd64 libxcb-render0 amd64 1.14-2 [14.8 kB] Step #1: Get:172 http://archive.ubuntu.com/ubuntu focal/main amd64 libxcb-shm0 amd64 1.14-2 [5584 B] Step #1: Get:173 http://archive.ubuntu.com/ubuntu focal/main amd64 libxrender1 amd64 1:0.9.10-1 [18.7 kB] Step #1: Get:174 http://archive.ubuntu.com/ubuntu focal/main amd64 libcairo2 amd64 1.16.0-4ubuntu1 [583 kB] Step #1: Get:175 http://archive.ubuntu.com/ubuntu focal/main amd64 libcairo-gobject2 amd64 1.16.0-4ubuntu1 [17.2 kB] Step #1: Get:176 http://archive.ubuntu.com/ubuntu focal/main amd64 fontconfig amd64 2.13.1-2ubuntu3 [171 kB] Step #1: Get:177 http://archive.ubuntu.com/ubuntu focal/main amd64 libgraphite2-3 amd64 1.3.13-11build1 [73.5 kB] Step #1: Get:178 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libharfbuzz0b amd64 2.6.4-1ubuntu4.2 [391 kB] Step #1: Get:179 http://archive.ubuntu.com/ubuntu focal/main amd64 libthai-data all 0.1.28-3 [134 kB] Step #1: Get:180 http://archive.ubuntu.com/ubuntu focal/main amd64 libdatrie1 amd64 0.2.12-3 [18.7 kB] Step #1: Get:181 http://archive.ubuntu.com/ubuntu focal/main amd64 libthai0 amd64 0.1.28-3 [18.1 kB] Step #1: Get:182 http://archive.ubuntu.com/ubuntu focal/main amd64 libpango-1.0-0 amd64 1.44.7-2ubuntu4 [162 kB] Step #1: Get:183 http://archive.ubuntu.com/ubuntu focal/main amd64 libpangoft2-1.0-0 amd64 1.44.7-2ubuntu4 [34.9 kB] Step #1: Get:184 http://archive.ubuntu.com/ubuntu focal/main amd64 libpangocairo-1.0-0 amd64 1.44.7-2ubuntu4 [24.8 kB] Step #1: Get:185 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 librsvg2-2 amd64 2.48.9-1ubuntu0.20.04.4 [2313 kB] Step #1: Get:186 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 librsvg2-common amd64 2.48.9-1ubuntu0.20.04.4 [9224 B] Step #1: Get:187 http://archive.ubuntu.com/ubuntu focal/main amd64 humanity-icon-theme all 0.6.15 [1250 kB] Step #1: Get:188 http://archive.ubuntu.com/ubuntu focal/main amd64 ubuntu-mono all 19.04-0ubuntu3 [147 kB] Step #1: Get:189 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 adwaita-icon-theme all 3.36.1-2ubuntu0.20.04.2 [3441 kB] Step #1: Get:190 http://archive.ubuntu.com/ubuntu focal/main amd64 alsa-topology-conf all 1.2.2-1 [7364 B] Step #1: Get:191 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 alsa-ucm-conf all 1.2.2-1ubuntu0.13 [27.0 kB] Step #1: Get:192 http://archive.ubuntu.com/ubuntu focal/main amd64 apg amd64 2.2.3.dfsg.1-5 [50.6 kB] Step #1: Get:193 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-httplib2 all 0.14.0-1ubuntu1 [28.9 kB] Step #1: Get:194 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 python3-problem-report all 2.20.11-0ubuntu27.27 [11.2 kB] Step #1: Get:195 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-certifi all 2019.11.28-1 [149 kB] Step #1: Get:196 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-chardet all 3.0.4-4build1 [80.4 kB] Step #1: Get:197 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-idna all 2.8-1 [34.6 kB] Step #1: Get:198 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 python3-urllib3 all 1.25.8-2ubuntu0.3 [88.7 kB] Step #1: Get:199 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 python3-requests all 2.22.0-2ubuntu1.1 [47.2 kB] Step #1: Get:200 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-requests-unixsocket all 0.2.0-2 [7272 B] Step #1: Get:201 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-entrypoints all 0.3-2ubuntu1 [5740 B] Step #1: Get:202 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 python3-cryptography amd64 2.8-3ubuntu0.1 [211 kB] Step #1: Get:203 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-secretstorage all 2.3.1-2ubuntu1 [12.4 kB] Step #1: Get:204 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-keyring all 18.0.1-2ubuntu1 [28.7 kB] Step #1: Get:205 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-lazr.uri all 1.0.3-4build1 [13.9 kB] Step #1: Get:206 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-simplejson amd64 3.16.0-2ubuntu2 [50.8 kB] Step #1: Get:207 file:/var/cuda-repo-ubuntu2004-11-0-local libcurand-11-0 10.2.1.245-1 [39.2 MB] Step #1: Get:208 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-wadllib all 1.3.3-3build1 [45.4 kB] Step #1: Get:209 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-distro all 1.4.0-1 [14.6 kB] Step #1: Get:210 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-blinker all 1.4+dfsg1-0.3ubuntu1 [13.2 kB] Step #1: Get:211 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 python3-jwt all 1.7.1-2ubuntu2.1 [18.0 kB] Step #1: Get:212 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-oauthlib all 3.1.0-1ubuntu2 [84.8 kB] Step #1: Get:213 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-lazr.restfulclient all 0.14.2-2build1 [50.7 kB] Step #1: Get:214 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-launchpadlib all 1.10.13-1 [50.0 kB] Step #1: Get:215 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 python3-apport all 2.20.11-0ubuntu27.27 [86.9 kB] Step #1: Get:216 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 apport all 2.20.11-0ubuntu27.27 [129 kB] Step #1: Get:217 http://archive.ubuntu.com/ubuntu focal/main amd64 apport-symptoms all 0.23 [13.5 kB] Step #1: Get:218 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libaspell15 amd64 0.60.8-1ubuntu0.1 [328 kB] Step #1: Get:219 http://archive.ubuntu.com/ubuntu focal/main amd64 emacsen-common all 3.0.4 [14.9 kB] Step #1: Get:220 http://archive.ubuntu.com/ubuntu focal/main amd64 dictionaries-common all 1.28.1 [178 kB] Step #1: Get:221 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 aspell amd64 0.60.8-1ubuntu0.1 [88.4 kB] Step #1: Get:222 http://archive.ubuntu.com/ubuntu focal/main amd64 aspell-en all 2018.04.16-0-1 [299 kB] Step #1: Get:223 http://archive.ubuntu.com/ubuntu focal/main amd64 libatspi2.0-0 amd64 2.36.0-2 [64.2 kB] Step #1: Get:224 http://archive.ubuntu.com/ubuntu focal/main amd64 at-spi2-core amd64 2.36.0-2 [48.7 kB] Step #1: Get:225 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libavahi-core7 amd64 0.7-4ubuntu7.3 [82.1 kB] Step #1: Get:226 http://archive.ubuntu.com/ubuntu focal/main amd64 libdaemon0 amd64 0.14-7 [13.9 kB] Step #1: Get:227 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 avahi-daemon amd64 0.7-4ubuntu7.3 [60.8 kB] Step #1: Get:228 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 avahi-utils amd64 0.7-4ubuntu7.3 [24.7 kB] Step #1: Get:229 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 bluez amd64 5.53-0ubuntu3.6 [982 kB] Step #1: Get:230 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 bolt amd64 0.9.1-2~ubuntu20.04.2 [143 kB] Step #1: Get:231 http://archive.ubuntu.com/ubuntu focal/main amd64 bubblewrap amd64 0.4.0-1ubuntu4 [35.4 kB] Step #1: Get:232 http://archive.ubuntu.com/ubuntu focal/main amd64 java-common all 0.72 [6816 B] Step #1: Get:233 http://archive.ubuntu.com/ubuntu focal/main amd64 liblcms2-2 amd64 2.9-4 [140 kB] Step #1: Get:234 http://archive.ubuntu.com/ubuntu focal/main amd64 libnspr4 amd64 2:4.25-1 [107 kB] Step #1: Get:235 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libnss3 amd64 2:3.49.1-1ubuntu1.9 [1256 kB] Step #1: Get:236 http://archive.ubuntu.com/ubuntu focal/main amd64 libpcsclite1 amd64 1.8.26-3 [22.0 kB] Step #1: Get:237 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 openjdk-11-jre-headless amd64 11.0.21+9-0ubuntu1~20.04 [38.3 MB] Step #1: Get:238 http://archive.ubuntu.com/ubuntu focal/main amd64 default-jre-headless amd64 2:1.11-72 [3192 B] Step #1: Get:239 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 ca-certificates-java all 20190405ubuntu1.1 [12.4 kB] Step #1: Get:240 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 cheese-common all 3.34.0-1ubuntu1 [390 kB] Step #1: Get:241 http://archive.ubuntu.com/ubuntu focal/main amd64 libcolord2 amd64 1.4.4-2 [133 kB] Step #1: Get:242 http://archive.ubuntu.com/ubuntu focal/main amd64 libgusb2 amd64 0.3.4-0.1 [22.1 kB] Step #1: Get:243 http://archive.ubuntu.com/ubuntu focal/main amd64 libcolorhug2 amd64 1.4.4-2 [38.4 kB] Step #1: Get:244 http://archive.ubuntu.com/ubuntu focal/main amd64 libgudev-1.0-0 amd64 1:233-1 [14.0 kB] Step #1: Get:245 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libexif12 amd64 0.6.21-6ubuntu0.4 [78.6 kB] Step #1: Get:246 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libxpm4 amd64 1:3.5.12-1ubuntu0.20.04.2 [34.9 kB] Step #1: Get:247 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgd3 amd64 2.2.5-5.2ubuntu2.1 [118 kB] Step #1: Get:248 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgphoto2-port12 amd64 2.5.25-0ubuntu0.1 [51.8 kB] Step #1: Get:249 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgphoto2-6 amd64 2.5.25-0ubuntu0.1 [653 kB] Step #1: Get:250 http://archive.ubuntu.com/ubuntu focal/main amd64 libieee1284-3 amd64 0.2.11-13build1 [21.0 kB] Step #1: Get:251 http://archive.ubuntu.com/ubuntu focal/main amd64 mysql-common all 5.8+1.0.5ubuntu2 [7496 B] Step #1: Get:252 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libmysqlclient21 amd64 8.0.35-0ubuntu0.20.04.1 [1303 kB] Step #1: Get:253 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libsensors-config all 1:3.6.0-2ubuntu1.1 [6052 B] Step #1: Get:254 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libsensors5 amd64 1:3.6.0-2ubuntu1.1 [27.2 kB] Step #1: Get:255 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libsnmp-base all 5.8+dfsg-2ubuntu2.9 [205 kB] Step #1: Get:256 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libsnmp35 amd64 5.8+dfsg-2ubuntu2.9 [978 kB] Step #1: Get:257 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libsane amd64 1.0.29-0ubuntu5.2 [2405 kB] Step #1: Get:258 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libpolkit-agent-1-0 amd64 0.105-26ubuntu1.3 [15.2 kB] Step #1: Get:259 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 policykit-1 amd64 0.105-26ubuntu1.3 [84.1 kB] Step #1: Get:260 http://archive.ubuntu.com/ubuntu focal/main amd64 colord-data all 1.4.4-2 [1093 kB] Step #1: Get:261 http://archive.ubuntu.com/ubuntu focal/main amd64 colord amd64 1.4.4-2 [192 kB] Step #1: Get:262 http://archive.ubuntu.com/ubuntu focal/main amd64 libcrack2 amd64 2.9.6-3.2 [28.3 kB] Step #1: Get:263 http://archive.ubuntu.com/ubuntu focal/main amd64 cracklib-runtime amd64 2.9.6-3.2 [140 kB] Step #1: Get:264 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libnl-3-200 amd64 3.4.0-1ubuntu0.1 [54.4 kB] Step #1: Get:265 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libnl-genl-3-200 amd64 3.4.0-1ubuntu0.1 [11.2 kB] Step #1: Get:266 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 wireless-regdb all 2022.06.06-0ubuntu1~20.04.1 [9872 B] Step #1: Get:267 http://archive.ubuntu.com/ubuntu focal/main amd64 iw amd64 5.4-1 [94.0 kB] Step #1: Get:268 http://archive.ubuntu.com/ubuntu focal/main amd64 crda amd64 3.18-1build1 [63.5 kB] Step #1: Get:269 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libglvnd0 amd64 1.3.2-1~ubuntu0.20.04.2 [48.1 kB] Step #1: Get:270 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libglapi-mesa amd64 21.2.6-0ubuntu0.1~20.04.2 [27.4 kB] Step #1: Get:271 http://archive.ubuntu.com/ubuntu focal/main amd64 libxcb-dri2-0 amd64 1.14-2 [6920 B] Step #1: Get:272 http://archive.ubuntu.com/ubuntu focal/main amd64 libxcb-dri3-0 amd64 1.14-2 [6552 B] Step #1: Get:273 http://archive.ubuntu.com/ubuntu focal/main amd64 libxcb-glx0 amd64 1.14-2 [22.1 kB] Step #1: Get:274 http://archive.ubuntu.com/ubuntu focal/main amd64 libxcb-present0 amd64 1.14-2 [5560 B] Step #1: Get:275 http://archive.ubuntu.com/ubuntu focal/main amd64 libxcb-sync1 amd64 1.14-2 [8884 B] Step #1: Get:276 http://archive.ubuntu.com/ubuntu focal/main amd64 libxcb-xfixes0 amd64 1.14-2 [9296 B] Step #1: Get:277 http://archive.ubuntu.com/ubuntu focal/main amd64 libxfixes3 amd64 1:5.0.3-2 [10.9 kB] Step #1: Get:278 http://archive.ubuntu.com/ubuntu focal/main amd64 libxshmfence1 amd64 1.3-1 [5028 B] Step #1: Get:279 http://archive.ubuntu.com/ubuntu focal/main amd64 libxxf86vm1 amd64 1:1.1.4-1build1 [10.2 kB] Step #1: Get:280 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libdrm-amdgpu1 amd64 2.4.107-8ubuntu1~20.04.2 [18.6 kB] Step #1: Get:281 http://archive.ubuntu.com/ubuntu focal/main amd64 libpciaccess0 amd64 0.16-0ubuntu1 [17.9 kB] Step #1: Get:282 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libdrm-intel1 amd64 2.4.107-8ubuntu1~20.04.2 [60.3 kB] Step #1: Get:283 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libdrm-nouveau2 amd64 2.4.107-8ubuntu1~20.04.2 [16.6 kB] Step #1: Get:284 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libdrm-radeon1 amd64 2.4.107-8ubuntu1~20.04.2 [19.7 kB] Step #1: Get:285 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libllvm12 amd64 1:12.0.0-3ubuntu1~20.04.5 [18.8 MB] Step #1: Get:286 http://archive.ubuntu.com/ubuntu focal/main amd64 libvulkan1 amd64 1.2.131.2-1 [93.3 kB] Step #1: Get:287 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgl1-mesa-dri amd64 21.2.6-0ubuntu0.1~20.04.2 [11.0 MB] Step #1: Get:288 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libglx-mesa0 amd64 21.2.6-0ubuntu0.1~20.04.2 [137 kB] Step #1: Get:289 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libglx0 amd64 1.3.2-1~ubuntu0.20.04.2 [32.5 kB] Step #1: Get:290 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgl1 amd64 1.3.2-1~ubuntu0.20.04.2 [85.8 kB] Step #1: Get:291 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libwayland-server0 amd64 1.18.0-1ubuntu0.1 [31.3 kB] Step #1: Get:292 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgbm1 amd64 21.2.6-0ubuntu0.1~20.04.2 [29.2 kB] Step #1: Get:293 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libwayland-client0 amd64 1.18.0-1ubuntu0.1 [23.9 kB] Step #1: Get:294 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libegl-mesa0 amd64 21.2.6-0ubuntu0.1~20.04.2 [96.3 kB] Step #1: Get:295 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libegl1 amd64 1.3.2-1~ubuntu0.20.04.2 [31.9 kB] Step #1: Get:296 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libopengl0 amd64 1.3.2-1~ubuntu0.20.04.2 [29.2 kB] Step #1: Get:297 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgles2 amd64 1.3.2-1~ubuntu0.20.04.2 [15.6 kB] Step #1: Get:298 http://archive.ubuntu.com/ubuntu focal/main amd64 libxt6 amd64 1:1.1.5-1 [160 kB] Step #1: Get:299 http://archive.ubuntu.com/ubuntu focal/main amd64 libxmu6 amd64 2:1.1.3-0ubuntu1 [45.8 kB] Step #1: Get:300 http://archive.ubuntu.com/ubuntu focal/main amd64 libxaw7 amd64 2:1.0.13-1 [173 kB] Step #1: Get:301 http://archive.ubuntu.com/ubuntu focal/main amd64 libxkbfile1 amd64 1:1.1.0-1 [65.3 kB] Step #1: Get:302 http://archive.ubuntu.com/ubuntu focal/main amd64 x11-xkb-utils amd64 7.7+5 [158 kB] Step #1: Get:303 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 xserver-common all 2:1.20.13-1ubuntu1~20.04.9 [27.3 kB] Step #1: Get:304 http://archive.ubuntu.com/ubuntu focal/main amd64 libepoxy0 amd64 1.5.4-1 [191 kB] Step #1: Get:305 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libunwind8 amd64 1.2.1-9ubuntu0.1 [47.7 kB] Step #1: Get:306 http://archive.ubuntu.com/ubuntu focal/main amd64 libfontenc1 amd64 1:1.1.4-0ubuntu1 [14.0 kB] Step #1: Get:307 http://archive.ubuntu.com/ubuntu focal/main amd64 libxfont2 amd64 1:2.0.3-1 [91.7 kB] Step #1: Get:308 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 xserver-xorg-core amd64 2:1.20.13-1ubuntu1~20.04.9 [1340 kB] Step #1: Get:309 http://archive.ubuntu.com/ubuntu focal/main amd64 pkg-config amd64 0.29.1-0ubuntu4 [45.5 kB] Step #1: Get:310 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-xkit all 0.5.0ubuntu4 [18.3 kB] Step #1: Get:311 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libcamel-1.2-62 amd64 3.36.5-0ubuntu1 [433 kB] Step #1: Get:312 http://archive.ubuntu.com/ubuntu focal/main amd64 libvorbisfile3 amd64 1.3.6-2ubuntu1 [16.1 kB] Step #1: Get:313 http://archive.ubuntu.com/ubuntu focal/main amd64 sound-theme-freedesktop all 0.8-2ubuntu1 [384 kB] Step #1: Get:314 http://archive.ubuntu.com/ubuntu focal/main amd64 libcanberra0 amd64 0.30-7ubuntu1 [38.1 kB] Step #1: Get:315 http://archive.ubuntu.com/ubuntu focal/main amd64 libatk1.0-data all 2.35.1-1ubuntu2 [2964 B] Step #1: Get:316 http://archive.ubuntu.com/ubuntu focal/main amd64 libatk1.0-0 amd64 2.35.1-1ubuntu2 [45.5 kB] Step #1: Get:317 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libatk-bridge2.0-0 amd64 2.34.2-0ubuntu2~20.04.1 [58.2 kB] Step #1: Get:318 http://archive.ubuntu.com/ubuntu focal/main amd64 libsoup-gnome2.4-1 amd64 2.70.0-1 [6136 B] Step #1: Get:319 http://archive.ubuntu.com/ubuntu focal/main amd64 librest-0.7-0 amd64 0.8.1-1 [32.2 kB] Step #1: Get:320 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libwayland-cursor0 amd64 1.18.0-1ubuntu0.1 [10.3 kB] Step #1: Get:321 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libwayland-egl1 amd64 1.18.0-1ubuntu0.1 [5596 B] Step #1: Get:322 http://archive.ubuntu.com/ubuntu focal/main amd64 libxcomposite1 amd64 1:0.4.5-1 [6976 B] Step #1: Get:323 http://archive.ubuntu.com/ubuntu focal/main amd64 libxcursor1 amd64 1:1.2.0-2 [20.1 kB] Step #1: Get:324 http://archive.ubuntu.com/ubuntu focal/main amd64 libxdamage1 amd64 1:1.1.5-2 [6996 B] Step #1: Get:325 http://archive.ubuntu.com/ubuntu focal/main amd64 libxi6 amd64 2:1.7.10-0ubuntu1 [29.9 kB] Step #1: Get:326 http://archive.ubuntu.com/ubuntu focal/main amd64 libxinerama1 amd64 2:1.1.4-2 [6904 B] Step #1: Get:327 http://archive.ubuntu.com/ubuntu focal/main amd64 libxkbcommon0 amd64 0.10.0-1 [98.4 kB] Step #1: Get:328 http://archive.ubuntu.com/ubuntu focal/main amd64 libxrandr2 amd64 2:1.5.2-0ubuntu1 [18.5 kB] Step #1: Get:329 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgtk-3-common all 3.24.20-0ubuntu1.1 [234 kB] Step #1: Get:330 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgtk-3-0 amd64 3.24.20-0ubuntu1.1 [2620 kB] Step #1: Get:331 http://archive.ubuntu.com/ubuntu focal/main amd64 libcanberra-gtk3-0 amd64 0.30-7ubuntu1 [7928 B] Step #1: Get:332 http://archive.ubuntu.com/ubuntu focal/main amd64 libgck-1-0 amd64 3.36.0-2build1 [75.5 kB] Step #1: Get:333 http://archive.ubuntu.com/ubuntu focal/main amd64 libgcr-base-3-1 amd64 3.36.0-2build1 [193 kB] Step #1: Get:334 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgoa-1.0-common all 3.36.1-0ubuntu1 [3752 B] Step #1: Get:335 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgoa-1.0-0b amd64 3.36.1-0ubuntu1 [63.4 kB] Step #1: Get:336 http://archive.ubuntu.com/ubuntu focal/main amd64 libgdata-common all 0.17.12-1 [3392 B] Step #1: Get:337 http://archive.ubuntu.com/ubuntu focal/main amd64 libgdata22 amd64 0.17.12-1 [268 kB] Step #1: Get:338 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libsecret-common all 0.20.4-0ubuntu1 [3940 B] Step #1: Get:339 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libsecret-1-0 amd64 0.20.4-0ubuntu1 [110 kB] Step #1: Get:340 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 evolution-data-server-common all 3.36.5-0ubuntu1 [18.6 kB] Step #1: Get:341 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libedataserver-1.2-24 amd64 3.36.5-0ubuntu1 [244 kB] Step #1: Get:342 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libebackend-1.2-10 amd64 3.36.5-0ubuntu1 [103 kB] Step #1: Get:343 http://archive.ubuntu.com/ubuntu focal/main amd64 libboost-thread1.71.0 amd64 1.71.0-6ubuntu6 [249 kB] Step #1: Get:344 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libprotobuf17 amd64 3.6.1.3-2ubuntu5.2 [798 kB] Step #1: Get:345 http://archive.ubuntu.com/ubuntu focal/main amd64 libphonenumber7 amd64 7.1.0-5ubuntu11 [196 kB] Step #1: Get:346 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libebook-contacts-1.2-3 amd64 3.36.5-0ubuntu1 [54.5 kB] Step #1: Get:347 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libedata-book-1.2-26 amd64 3.36.5-0ubuntu1 [209 kB] Step #1: Get:348 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libebook-1.2-20 amd64 3.36.5-0ubuntu1 [79.3 kB] Step #1: Get:349 http://archive.ubuntu.com/ubuntu focal/main amd64 libical3 amd64 3.0.8-1 [276 kB] Step #1: Get:350 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libecal-2.0-1 amd64 3.36.5-0ubuntu1 [145 kB] Step #1: Get:351 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libedata-cal-2.0-1 amd64 3.36.5-0ubuntu1 [127 kB] Step #1: Get:352 http://archive.ubuntu.com/ubuntu focal/main amd64 libgcr-ui-3-1 amd64 3.36.0-2build1 [127 kB] Step #1: Get:353 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libjavascriptcoregtk-4.0-18 amd64 2.38.6-0ubuntu0.20.04.1 [6446 kB] Step #1: Get:354 http://archive.ubuntu.com/ubuntu focal/main amd64 xdg-dbus-proxy amd64 0.1.2-1 [23.0 kB] Step #1: Get:355 http://archive.ubuntu.com/ubuntu focal/main amd64 hunspell-en-us all 1:2018.04.16-1 [170 kB] Step #1: Get:356 http://archive.ubuntu.com/ubuntu focal/main amd64 libhunspell-1.7-0 amd64 1.7.0-2build2 [147 kB] Step #1: Get:357 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libenchant-2-2 amd64 2.2.8-1ubuntu0.20.04.1 [45.6 kB] Step #1: Get:358 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgstreamer-gl1.0-0 amd64 1.16.3-0ubuntu1.2 [163 kB] Step #1: Get:359 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libharfbuzz-icu0 amd64 2.6.4-1ubuntu4.2 [5580 B] Step #1: Get:360 http://archive.ubuntu.com/ubuntu focal/main amd64 libhyphen0 amd64 2.8.8-7 [27.0 kB] Step #1: Get:361 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libopenjp2-7 amd64 2.3.1-1ubuntu4.20.04.1 [141 kB] Step #1: Get:362 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libwebpdemux2 amd64 0.6.1-2ubuntu0.20.04.3 [9560 B] Step #1: Get:363 http://archive.ubuntu.com/ubuntu focal/main amd64 libwoff1 amd64 1.0.2-1build2 [42.0 kB] Step #1: Get:364 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libxslt1.1 amd64 1.1.34-4ubuntu0.20.04.1 [151 kB] Step #1: Get:365 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libwebkit2gtk-4.0-37 amd64 2.38.6-0ubuntu0.20.04.1 [17.5 MB] Step #1: Get:366 file:/var/cuda-repo-ubuntu2004-11-0-local libcusolver-11-0 10.6.0.245-1 [303 MB] Step #1: Get:367 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libedataserverui-1.2-2 amd64 3.36.5-0ubuntu1 [54.7 kB] Step #1: Get:368 http://archive.ubuntu.com/ubuntu focal/main amd64 libgeocode-glib0 amd64 3.26.2-2 [43.8 kB] Step #1: Get:369 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgweather-common all 3.36.1-1~ubuntu20.04.1 [169 kB] Step #1: Get:370 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgweather-3-16 amd64 3.36.1-1~ubuntu20.04.1 [68.3 kB] Step #1: Get:371 http://archive.ubuntu.com/ubuntu focal/main amd64 gcr amd64 3.36.0-2build1 [63.9 kB] Step #1: Get:372 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 p11-kit-modules amd64 0.23.20-1ubuntu0.1 [231 kB] Step #1: Get:373 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 p11-kit amd64 0.23.20-1ubuntu0.1 [93.8 kB] Step #1: Get:374 http://archive.ubuntu.com/ubuntu focal/main amd64 pinentry-gnome3 amd64 1.1.0-3build1 [38.6 kB] Step #1: Get:375 http://archive.ubuntu.com/ubuntu focal/main amd64 gnome-keyring amd64 3.36.0-1ubuntu1 [613 kB] Step #1: Get:376 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 evolution-data-server amd64 3.36.5-0ubuntu1 [679 kB] Step #1: Get:377 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gir1.2-accountsservice-1.0 amd64 0.6.55-0ubuntu12~20.04.6 [4980 B] Step #1: Get:378 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gir1.2-freedesktop amd64 1.64.1-1~ubuntu20.04.1 [19.2 kB] Step #1: Get:379 http://archive.ubuntu.com/ubuntu focal/main amd64 gir1.2-atspi-2.0 amd64 2.36.0-2 [15.1 kB] Step #1: Get:380 http://archive.ubuntu.com/ubuntu focal/main amd64 gir1.2-gck-1 amd64 3.36.0-2build1 [10.3 kB] Step #1: Get:381 http://archive.ubuntu.com/ubuntu focal/main amd64 gir1.2-atk-1.0 amd64 2.35.1-1ubuntu2 [18.2 kB] Step #1: Get:382 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gir1.2-gdkpixbuf-2.0 amd64 2.40.0+dfsg-3ubuntu0.4 [8272 B] Step #1: Get:383 http://archive.ubuntu.com/ubuntu focal/main amd64 libxft2 amd64 2.3.3-0ubuntu1 [39.2 kB] Step #1: Get:384 http://archive.ubuntu.com/ubuntu focal/main amd64 libpangoxft-1.0-0 amd64 1.44.7-2ubuntu4 [18.0 kB] Step #1: Get:385 http://archive.ubuntu.com/ubuntu focal/main amd64 gir1.2-pango-1.0 amd64 1.44.7-2ubuntu4 [26.6 kB] Step #1: Get:386 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gir1.2-gtk-3.0 amd64 3.24.20-0ubuntu1.1 [196 kB] Step #1: Get:387 http://archive.ubuntu.com/ubuntu focal/main amd64 gir1.2-gcr-3 amd64 3.36.0-2build1 [15.4 kB] Step #1: Get:388 http://archive.ubuntu.com/ubuntu focal/main amd64 gir1.2-gdesktopenums-3.0 amd64 3.36.0-1ubuntu1 [5484 B] Step #1: Get:389 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgdm1 amd64 3.36.3-0ubuntu0.20.04.4 [63.6 kB] Step #1: Get:390 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gir1.2-gdm-1.0 amd64 3.36.3-0ubuntu0.20.04.4 [9584 B] Step #1: Get:391 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libavahi-glib1 amd64 0.7-4ubuntu7.3 [7808 B] Step #1: Get:392 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libmm-glib0 amd64 1.18.6-1~ubuntu20.04.1 [203 kB] Step #1: Get:393 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libnotify4 amd64 0.7.9-1ubuntu3.20.04.2 [19.5 kB] Step #1: Get:394 http://archive.ubuntu.com/ubuntu focal/main amd64 geoclue-2.0 amd64 2.5.6-0ubuntu1 [91.9 kB] Step #1: Get:395 http://archive.ubuntu.com/ubuntu focal/main amd64 libgeoclue-2-0 amd64 2.5.6-0ubuntu1 [25.1 kB] Step #1: Get:396 http://archive.ubuntu.com/ubuntu focal/main amd64 gir1.2-geoclue-2.0 amd64 2.5.6-0ubuntu1 [5892 B] Step #1: Get:397 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgnome-bluetooth13 amd64 3.34.3-0ubuntu1 [76.6 kB] Step #1: Get:398 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gir1.2-gnomebluetooth-1.0 amd64 3.34.3-0ubuntu1 [5592 B] Step #1: Get:399 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gnome-desktop3-data all 3.36.8-0ubuntu1 [21.7 kB] Step #1: Get:400 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgnome-desktop-3-19 amd64 3.36.8-0ubuntu1 [115 kB] Step #1: Get:401 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gir1.2-gnomedesktop-3.0 amd64 3.36.8-0ubuntu1 [8352 B] Step #1: Get:402 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gir1.2-gweather-3.0 amd64 3.36.1-1~ubuntu20.04.1 [7356 B] Step #1: Get:403 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libibus-1.0-5 amd64 1.5.22-2ubuntu2.1 [153 kB] Step #1: Get:404 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gir1.2-ibus-1.0 amd64 1.5.22-2ubuntu2.1 [65.9 kB] Step #1: Get:405 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 mutter-common all 3.36.9-0ubuntu0.20.04.2 [12.9 kB] Step #1: Get:406 http://archive.ubuntu.com/ubuntu focal/main amd64 libgraphene-1.0-0 amd64 1.10.0-1build2 [42.9 kB] Step #1: Get:407 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libevdev2 amd64 1.9.0+dfsg-1ubuntu0.2 [31.6 kB] Step #1: Get:408 http://archive.ubuntu.com/ubuntu focal/main amd64 libmtdev1 amd64 1.1.5-1.1 [14.2 kB] Step #1: Get:409 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libwacom-common all 1.3-2ubuntu3 [45.3 kB] Step #1: Get:410 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libwacom2 amd64 1.3-2ubuntu3 [20.0 kB] Step #1: Get:411 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libinput-bin amd64 1.15.5-1ubuntu0.3 [19.3 kB] Step #1: Get:412 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libinput10 amd64 1.15.5-1ubuntu0.3 [112 kB] Step #1: Get:413 http://archive.ubuntu.com/ubuntu focal/main amd64 libxcb-util1 amd64 0.4.0-0ubuntu3 [11.2 kB] Step #1: Get:414 http://archive.ubuntu.com/ubuntu focal/main amd64 libstartup-notification0 amd64 0.12-6 [18.8 kB] Step #1: Get:415 file:/var/cuda-repo-ubuntu2004-11-0-local libcusparse-11-0 11.1.1.245-1 [71.7 MB] Step #1: Get:416 http://archive.ubuntu.com/ubuntu focal/main amd64 libxcb-randr0 amd64 1.14-2 [16.3 kB] Step #1: Get:417 http://archive.ubuntu.com/ubuntu focal/main amd64 libxcb-res0 amd64 1.14-2 [6412 B] Step #1: Get:418 http://archive.ubuntu.com/ubuntu focal/main amd64 libxcb-xkb1 amd64 1.14-2 [29.6 kB] Step #1: Get:419 http://archive.ubuntu.com/ubuntu focal/main amd64 libxkbcommon-x11-0 amd64 0.10.0-1 [13.4 kB] Step #1: Get:420 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libmutter-6-0 amd64 3.36.9-0ubuntu0.20.04.2 [1168 kB] Step #1: Get:421 http://archive.ubuntu.com/ubuntu focal/main amd64 gir1.2-graphene-1.0 amd64 1.10.0-1build2 [10.4 kB] Step #1: Get:422 http://archive.ubuntu.com/ubuntu focal/main amd64 gir1.2-json-1.0 amd64 1.4.4-2ubuntu2 [8048 B] Step #1: Get:423 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gir1.2-mutter-6 amd64 3.36.9-0ubuntu0.20.04.2 [109 kB] Step #1: Get:424 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libnm0 amd64 1.22.10-1ubuntu2.3 [370 kB] Step #1: Get:425 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gir1.2-nm-1.0 amd64 1.22.10-1ubuntu2.3 [64.5 kB] Step #1: Get:426 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libnma0 amd64 1.8.24-1ubuntu3 [94.8 kB] Step #1: Get:427 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gir1.2-nma-1.0 amd64 1.8.24-1ubuntu3 [5796 B] Step #1: Get:428 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gir1.2-polkit-1.0 amd64 0.105-26ubuntu1.3 [7344 B] Step #1: Get:429 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gir1.2-rsvg-2.0 amd64 2.48.9-1ubuntu0.20.04.4 [8088 B] Step #1: Get:430 http://archive.ubuntu.com/ubuntu focal/main amd64 gir1.2-soup-2.4 amd64 2.70.0-1 [27.5 kB] Step #1: Get:431 http://archive.ubuntu.com/ubuntu focal/main amd64 libupower-glib3 amd64 0.99.11-1build2 [43.2 kB] Step #1: Get:432 http://archive.ubuntu.com/ubuntu focal/main amd64 gir1.2-upowerglib-1.0 amd64 0.99.11-1build2 [5280 B] Step #1: Get:433 http://archive.ubuntu.com/ubuntu focal/main amd64 libmozjs-68-0 amd64 68.6.0-1ubuntu1 [3201 kB] Step #1: Get:434 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgjs0g amd64 1.64.5-0ubuntu0.20.04.01 [288 kB] Step #1: Get:435 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gjs amd64 1.64.5-0ubuntu0.20.04.01 [43.4 kB] Step #1: Get:436 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gnome-settings-daemon-common all 3.36.1-0ubuntu1.1 [20.2 kB] Step #1: Get:437 http://archive.ubuntu.com/ubuntu focal/main amd64 x11-xserver-utils amd64 7.7+8 [162 kB] Step #1: Get:438 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libpulse-mainloop-glib0 amd64 1:13.99.1-1ubuntu3.13 [11.7 kB] Step #1: Get:439 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gnome-settings-daemon amd64 3.36.1-0ubuntu1.1 [308 kB] Step #1: Get:440 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gnome-shell-common all 3.36.9-0ubuntu0.20.04.2 [153 kB] Step #1: Get:441 http://archive.ubuntu.com/ubuntu focal/main amd64 ubuntu-wallpapers-focal all 20.04.2-0ubuntu1 [11.8 MB] Step #1: Get:442 http://archive.ubuntu.com/ubuntu focal/main amd64 ubuntu-wallpapers all 20.04.2-0ubuntu1 [2227 kB] Step #1: Get:443 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libglib2.0-bin amd64 2.64.6-1~ubuntu20.04.6 [72.9 kB] Step #1: Get:444 http://archive.ubuntu.com/ubuntu focal/main amd64 zenity-common all 3.32.0-5 [311 kB] Step #1: Get:445 http://archive.ubuntu.com/ubuntu focal/main amd64 zenity amd64 3.32.0-5 [57.9 kB] Step #1: Get:446 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 mutter amd64 3.36.9-0ubuntu0.20.04.2 [129 kB] Step #1: Get:447 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libarchive13 amd64 3.4.0-2ubuntu1.2 [327 kB] Step #1: Get:448 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgnome-autoar-0-0 amd64 0.2.3-2ubuntu0.4 [26.6 kB] Step #1: Get:449 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gnome-shell amd64 3.36.9-0ubuntu0.20.04.2 [783 kB] Step #1: Get:450 http://archive.ubuntu.com/ubuntu focal/main amd64 screen-resolution-extra all 0.18build1 [4456 B] Step #1: Get:451 http://archive.ubuntu.com/ubuntu focal/main amd64 libvdpau1 amd64 1.3-1ubuntu2 [25.6 kB] Step #1: Get:452 http://archive.ubuntu.com/ubuntu focal/main amd64 libgtk2.0-common all 2.24.32-4ubuntu4 [126 kB] Step #1: Get:453 http://archive.ubuntu.com/ubuntu focal/main amd64 libgtk2.0-0 amd64 2.24.32-4ubuntu4 [1791 kB] Step #1: Get:454 http://archive.ubuntu.com/ubuntu focal/main amd64 libgif7 amd64 5.1.9-1 [32.2 kB] Step #1: Get:455 file:/var/cuda-repo-ubuntu2004-11-0-local libnpp-11-0 11.1.0.245-1 [56.8 MB] Step #1: Get:456 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 openjdk-11-jre amd64 11.0.21+9-0ubuntu1~20.04 [193 kB] Step #1: Get:457 http://archive.ubuntu.com/ubuntu focal/main amd64 default-jre amd64 2:1.11-72 [1084 B] Step #1: Get:458 file:/var/cuda-repo-ubuntu2004-11-0-local libnvjpeg-11-0 11.1.1.245-1 [1360 kB] Step #1: Get:459 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-libraries-11-0 11.0.3-1 [2494 B] Step #1: Get:460 file:/var/cuda-repo-ubuntu2004-11-0-local libnvidia-common-450 450.51.06-0ubuntu1 [10.0 kB] Step #1: Get:461 http://archive.ubuntu.com/ubuntu focal/universe amd64 freeglut3 amd64 2.8.1-3 [73.6 kB] Step #1: Get:462 http://archive.ubuntu.com/ubuntu focal/main amd64 xorg-sgml-doctools all 1:1.11-1 [12.9 kB] Step #1: Get:463 http://archive.ubuntu.com/ubuntu focal/main amd64 x11proto-dev all 2019.2-1ubuntu1 [594 kB] Step #1: Get:464 http://archive.ubuntu.com/ubuntu focal/main amd64 x11proto-core-dev all 2019.2-1ubuntu1 [2620 B] Step #1: Get:465 http://archive.ubuntu.com/ubuntu focal/main amd64 libxau-dev amd64 1:1.0.9-0ubuntu1 [9552 B] Step #1: Get:466 http://archive.ubuntu.com/ubuntu focal/main amd64 libxdmcp-dev amd64 1:1.1.3-0ubuntu1 [25.3 kB] Step #1: Get:467 http://archive.ubuntu.com/ubuntu focal/main amd64 xtrans-dev all 1.4.0-1 [68.9 kB] Step #1: Get:468 http://archive.ubuntu.com/ubuntu focal/main amd64 libpthread-stubs0-dev amd64 0.4-1 [5384 B] Step #1: Get:469 http://archive.ubuntu.com/ubuntu focal/main amd64 libxcb1-dev amd64 1.14-2 [80.5 kB] Step #1: Get:470 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libx11-dev amd64 2:1.6.9-2ubuntu1.6 [648 kB] Step #1: Get:471 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libglx-dev amd64 1.3.2-1~ubuntu0.20.04.2 [14.0 kB] Step #1: Get:472 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgl-dev amd64 1.3.2-1~ubuntu0.20.04.2 [97.8 kB] Step #1: Get:473 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libegl-dev amd64 1.3.2-1~ubuntu0.20.04.2 [17.2 kB] Step #1: Get:474 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgles1 amd64 1.3.2-1~ubuntu0.20.04.2 [10.3 kB] Step #1: Get:475 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgles-dev amd64 1.3.2-1~ubuntu0.20.04.2 [47.9 kB] Step #1: Get:476 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libopengl-dev amd64 1.3.2-1~ubuntu0.20.04.2 [3584 B] Step #1: Get:477 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libglvnd-dev amd64 1.3.2-1~ubuntu0.20.04.2 [11.6 kB] Step #1: Get:478 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgl1-mesa-dev amd64 21.2.6-0ubuntu0.1~20.04.2 [6420 B] Step #1: Get:479 http://archive.ubuntu.com/ubuntu focal/main amd64 libglu1-mesa amd64 9.0.1-1build1 [168 kB] Step #1: Get:480 http://archive.ubuntu.com/ubuntu focal/main amd64 libglu1-mesa-dev amd64 9.0.1-1build1 [207 kB] Step #1: Get:481 http://archive.ubuntu.com/ubuntu focal/main amd64 x11proto-xext-dev all 2019.2-1ubuntu1 [2616 B] Step #1: Get:482 http://archive.ubuntu.com/ubuntu focal/main amd64 libxext-dev amd64 2:1.3.4-0ubuntu1 [82.2 kB] Step #1: Get:483 http://archive.ubuntu.com/ubuntu focal/main amd64 libice-dev amd64 2:1.0.10-0ubuntu1 [47.8 kB] Step #1: Get:484 http://archive.ubuntu.com/ubuntu focal/main amd64 libsm-dev amd64 2:1.2.3-1 [17.0 kB] Step #1: Get:485 http://archive.ubuntu.com/ubuntu focal/main amd64 libxt-dev amd64 1:1.1.5-1 [395 kB] Step #1: Get:486 http://archive.ubuntu.com/ubuntu focal/universe amd64 freeglut3-dev amd64 2.8.1-3 [124 kB] Step #1: Get:487 file:/var/cuda-repo-ubuntu2004-11-0-local libnvidia-compute-450 450.51.06-0ubuntu1 [21.8 MB] Step #1: Get:488 http://archive.ubuntu.com/ubuntu focal/main amd64 libxmu-headers all 2:1.1.3-0ubuntu1 [54.2 kB] Step #1: Get:489 http://archive.ubuntu.com/ubuntu focal/main amd64 libxmu-dev amd64 2:1.1.3-0ubuntu1 [49.9 kB] Step #1: Get:490 http://archive.ubuntu.com/ubuntu focal/main amd64 libxfixes-dev amd64 1:5.0.3-2 [11.4 kB] Step #1: Get:491 http://archive.ubuntu.com/ubuntu focal/main amd64 x11proto-input-dev all 2019.2-1ubuntu1 [2628 B] Step #1: Get:492 file:/var/cuda-repo-ubuntu2004-11-0-local libnvidia-decode-450 450.51.06-0ubuntu1 [1103 kB] Step #1: Get:493 file:/var/cuda-repo-ubuntu2004-11-0-local libnvidia-encode-450 450.51.06-0ubuntu1 [39.4 kB] Step #1: Get:494 file:/var/cuda-repo-ubuntu2004-11-0-local libnvidia-fbc1-450 450.51.06-0ubuntu1 [49.7 kB] Step #1: Get:495 http://archive.ubuntu.com/ubuntu focal/main amd64 libxi-dev amd64 2:1.7.10-0ubuntu1 [187 kB] Step #1: Get:496 http://archive.ubuntu.com/ubuntu focal/main amd64 dconf-cli amd64 0.36.0-1 [24.0 kB] Step #1: Get:497 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 desktop-file-utils amd64 0.24-1ubuntu3 [50.6 kB] Step #1: Get:498 http://archive.ubuntu.com/ubuntu focal/main amd64 dns-root-data all 2019052802 [5300 B] Step #1: Get:499 http://archive.ubuntu.com/ubuntu focal/main amd64 libidn11 amd64 1.33-2.2ubuntu2 [46.2 kB] Step #1: Get:500 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 dnsmasq-base amd64 2.80-1.1ubuntu1.7 [315 kB] Step #1: Get:501 http://archive.ubuntu.com/ubuntu focal/main amd64 xml-core all 0.18+nmu1 [21.6 kB] Step #1: Get:502 http://archive.ubuntu.com/ubuntu focal/main amd64 sgml-data all 2.0.11 [171 kB] Step #1: Get:503 http://archive.ubuntu.com/ubuntu focal/main amd64 docbook-xml all 4.5-9 [71.2 kB] Step #1: Get:504 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 enchant-2 amd64 2.2.8-1ubuntu0.20.04.1 [12.1 kB] Step #1: Get:505 http://archive.ubuntu.com/ubuntu focal/main amd64 fonts-dejavu-extra all 2.37-1 [1953 kB] Step #1: Get:506 http://archive.ubuntu.com/ubuntu focal/main amd64 libplist3 amd64 2.1.0-4build2 [31.6 kB] Step #1: Get:507 http://archive.ubuntu.com/ubuntu focal/main amd64 libusbmuxd6 amd64 2.0.1-2 [19.1 kB] Step #1: Get:508 http://archive.ubuntu.com/ubuntu focal/main amd64 libimobiledevice6 amd64 1.2.1~git20191129.9f79242-1build1 [65.2 kB] Step #1: Get:509 http://archive.ubuntu.com/ubuntu focal/main amd64 upower amd64 0.99.11-1build2 [104 kB] Step #1: Get:510 http://archive.ubuntu.com/ubuntu focal/main amd64 gnome-session-bin amd64 3.36.0-2ubuntu1 [117 kB] Step #1: Get:511 http://archive.ubuntu.com/ubuntu focal/main amd64 gnome-session-common all 3.36.0-2ubuntu1 [5896 B] Step #1: Get:512 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 xwayland amd64 2:1.20.13-1ubuntu1~20.04.9 [870 kB] Step #1: Get:513 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 yaru-theme-gnome-shell all 20.04.11.1 [106 kB] Step #1: Get:514 http://archive.ubuntu.com/ubuntu focal/main amd64 session-migration amd64 0.3.5 [8988 B] Step #1: Get:515 http://archive.ubuntu.com/ubuntu focal/main amd64 ubuntu-session all 3.36.0-2ubuntu1 [5232 B] Step #1: Get:516 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gdm3 amd64 3.36.3-0ubuntu0.20.04.4 [261 kB] Step #1: Get:517 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gir1.2-notify-0.7 amd64 0.7.9-1ubuntu3.20.04.2 [3588 B] Step #1: Get:518 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libpackagekit-glib2-18 amd64 1.1.13-2ubuntu1.1 [104 kB] Step #1: Get:519 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gir1.2-packagekitglib-1.0 amd64 1.1.13-2ubuntu1.1 [21.6 kB] Step #1: Get:520 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gir1.2-secret-1 amd64 0.20.4-0ubuntu1 [8508 B] Step #1: Get:521 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libvte-2.91-common amd64 0.60.3-0ubuntu1~20.04 [7500 B] Step #1: Get:522 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libvte-2.91-0 amd64 0.60.3-0ubuntu1~20.04 [195 kB] Step #1: Get:523 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gir1.2-vte-2.91 amd64 0.60.3-0ubuntu1~20.04 [9496 B] Step #1: Get:524 http://archive.ubuntu.com/ubuntu focal/main amd64 libgnomekbd-common all 3.26.1-1 [6088 B] Step #1: Get:525 http://archive.ubuntu.com/ubuntu focal/main amd64 libxklavier16 amd64 5.4-4 [43.7 kB] Step #1: Get:526 http://archive.ubuntu.com/ubuntu focal/main amd64 libgnomekbd8 amd64 3.26.1-1 [43.9 kB] Step #1: Get:527 http://archive.ubuntu.com/ubuntu focal/main amd64 gkbd-capplet amd64 3.26.1-1 [4904 B] Step #1: Get:528 http://archive.ubuntu.com/ubuntu focal/main amd64 libcogl20 amd64 1.22.6-1 [293 kB] Step #1: Get:529 http://archive.ubuntu.com/ubuntu focal/main amd64 libcogl-pango20 amd64 1.22.6-1 [15.7 kB] Step #1: Get:530 http://archive.ubuntu.com/ubuntu focal/main amd64 libcogl-path20 amd64 1.22.6-1 [31.8 kB] Step #1: Get:531 http://archive.ubuntu.com/ubuntu focal/main amd64 libclutter-1.0-0 amd64 1.26.4+dfsg-1 [534 kB] Step #1: Get:532 http://archive.ubuntu.com/ubuntu focal/main amd64 libclutter-gst-3.0-0 amd64 3.0.27-1 [56.9 kB] Step #1: Get:533 http://archive.ubuntu.com/ubuntu focal/main amd64 libcdparanoia0 amd64 3.10.2+debian-13 [46.7 kB] Step #1: Get:534 http://archive.ubuntu.com/ubuntu focal/main amd64 libopus0 amd64 1.3.1-0ubuntu1 [191 kB] Step #1: Get:535 http://archive.ubuntu.com/ubuntu focal/main amd64 libtheora0 amd64 1.1.1+dfsg.1-15ubuntu2 [162 kB] Step #1: Get:536 http://archive.ubuntu.com/ubuntu focal/main amd64 libvisual-0.4-0 amd64 0.4.0-17 [99.8 kB] Step #1: Get:537 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gstreamer1.0-plugins-base amd64 1.16.3-0ubuntu1.2 [619 kB] Step #1: Get:538 http://archive.ubuntu.com/ubuntu focal/main amd64 libgpm2 amd64 1.20.7-5 [15.1 kB] Step #1: Get:539 http://archive.ubuntu.com/ubuntu focal/main amd64 libaa1 amd64 1.4p5-46 [47.3 kB] Step #1: Get:540 http://archive.ubuntu.com/ubuntu focal/main amd64 libraw1394-11 amd64 2.1.2-1 [30.7 kB] Step #1: Get:541 http://archive.ubuntu.com/ubuntu focal/main amd64 libavc1394-0 amd64 0.5.4-5 [16.2 kB] Step #1: Get:542 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libcaca0 amd64 0.99.beta19-2.1ubuntu1.20.04.2 [203 kB] Step #1: Get:543 file:/var/cuda-repo-ubuntu2004-11-0-local libnvidia-gl-450 450.51.06-0ubuntu1 [60.4 MB] Step #1: Get:544 file:/var/cuda-repo-ubuntu2004-11-0-local libnvidia-ifr1-450 450.51.06-0ubuntu1 [68.5 kB] Step #1: Get:545 http://archive.ubuntu.com/ubuntu focal/main amd64 libdv4 amd64 1.0.0-12 [58.0 kB] Step #1: Get:546 file:/var/cuda-repo-ubuntu2004-11-0-local nvidia-compute-utils-450 450.51.06-0ubuntu1 [123 kB] Step #1: Get:547 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgstreamer-plugins-good1.0-0 amd64 1.16.3-0ubuntu1.2 [68.8 kB] Step #1: Get:548 http://archive.ubuntu.com/ubuntu focal/main amd64 libiec61883-0 amd64 1.2.0-3 [24.3 kB] Step #1: Get:549 http://archive.ubuntu.com/ubuntu focal/main amd64 libmp3lame0 amd64 3.100-3 [133 kB] Step #1: Get:550 http://archive.ubuntu.com/ubuntu focal/main amd64 libmpg123-0 amd64 1.25.13-1 [124 kB] Step #1: Get:551 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libspeex1 amd64 1.2~rc1.2-1.1ubuntu1.20.04.1 [53.2 kB] Step #1: Get:552 http://archive.ubuntu.com/ubuntu focal/main amd64 libshout3 amd64 2.4.3-1 [50.6 kB] Step #1: Get:553 http://archive.ubuntu.com/ubuntu focal/main amd64 libtag1v5-vanilla amd64 1.11.1+dfsg.1-0.3ubuntu2 [280 kB] Step #1: Get:554 http://archive.ubuntu.com/ubuntu focal/main amd64 libtag1v5 amd64 1.11.1+dfsg.1-0.3ubuntu2 [11.0 kB] Step #1: Get:555 http://archive.ubuntu.com/ubuntu focal/main amd64 libtwolame0 amd64 0.4.0-2 [47.6 kB] Step #1: Get:556 http://archive.ubuntu.com/ubuntu focal/main amd64 libv4lconvert0 amd64 1.18.0-2build1 [76.5 kB] Step #1: Get:557 http://archive.ubuntu.com/ubuntu focal/main amd64 libv4l-0 amd64 1.18.0-2build1 [41.9 kB] Step #1: Get:558 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libvpx6 amd64 1.8.2-1ubuntu0.2 [820 kB] Step #1: Get:559 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libwavpack1 amd64 5.2.0-1ubuntu0.1 [77.3 kB] Step #1: Get:560 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gstreamer1.0-plugins-good amd64 1.16.3-0ubuntu1.2 [1746 kB] Step #1: Get:561 file:/var/cuda-repo-ubuntu2004-11-0-local nvidia-kernel-source-450 450.51.06-0ubuntu1 [11.8 MB] Step #1: Get:562 file:/var/cuda-repo-ubuntu2004-11-0-local nvidia-kernel-common-450 450.51.06-0ubuntu1 [9830 B] Step #1: Get:563 file:/var/cuda-repo-ubuntu2004-11-0-local nvidia-dkms-450 450.51.06-0ubuntu1 [26.7 kB] Step #1: Get:564 file:/var/cuda-repo-ubuntu2004-11-0-local libnvidia-extra-450 450.51.06-0ubuntu1 [39.5 kB] Step #1: Get:565 file:/var/cuda-repo-ubuntu2004-11-0-local nvidia-utils-450 450.51.06-0ubuntu1 [365 kB] Step #1: Get:566 file:/var/cuda-repo-ubuntu2004-11-0-local libnvidia-cfg1-450 450.51.06-0ubuntu1 [75.0 kB] Step #1: Get:567 http://archive.ubuntu.com/ubuntu focal/main amd64 libxv1 amd64 2:1.0.11-1 [10.7 kB] Step #1: Get:568 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gstreamer1.0-x amd64 1.16.3-0ubuntu1.2 [74.9 kB] Step #1: Get:569 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libcheese8 amd64 3.34.0-1ubuntu1 [33.3 kB] Step #1: Get:570 http://archive.ubuntu.com/ubuntu focal/main amd64 libclutter-gtk-1.0-0 amd64 1.8.4-4 [26.1 kB] Step #1: Get:571 http://archive.ubuntu.com/ubuntu focal/main amd64 gstreamer1.0-clutter-3.0 amd64 3.0.27-1 [6504 B] Step #1: Get:572 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libcheese-gtk25 amd64 3.34.0-1ubuntu1 [27.0 kB] Step #1: Get:573 http://archive.ubuntu.com/ubuntu focal/main amd64 libcolord-gtk1 amd64 0.2.0-0ubuntu1 [17.7 kB] Step #1: Get:574 file:/var/cuda-repo-ubuntu2004-11-0-local xserver-xorg-video-nvidia-450 450.51.06-0ubuntu1 [1537 kB] Step #1: Get:575 file:/var/cuda-repo-ubuntu2004-11-0-local nvidia-driver-450 450.51.06-0ubuntu1 [419 kB] Step #1: Get:576 file:/var/cuda-repo-ubuntu2004-11-0-local nvidia-modprobe 450.51.06-0ubuntu1 [19.8 kB] Step #1: Get:577 file:/var/cuda-repo-ubuntu2004-11-0-local libxnvctrl0 450.51.06-0ubuntu1 [21.3 kB] Step #1: Get:578 file:/var/cuda-repo-ubuntu2004-11-0-local nvidia-settings 450.51.06-0ubuntu1 [925 kB] Step #1: Get:579 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-drivers-450 450.51.06-1 [2628 B] Step #1: Get:580 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-drivers 450.51.06-1 [2504 B] Step #1: Get:581 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-runtime-11-0 11.0.3-1 [2420 B] Step #1: Get:582 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-cuobjdump-11-0 11.0.221-1 [103 kB] Step #1: Get:583 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-driver-dev-11-0 11.0.221-1 [25.4 kB] Step #1: Get:584 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgoa-backend-1.0-1 amd64 3.36.1-0ubuntu1 [114 kB] Step #1: Get:585 http://archive.ubuntu.com/ubuntu focal/main amd64 libgsound0 amd64 1.0.2-4 [8312 B] Step #1: Get:586 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-cudart-dev-11-0 11.0.221-1 [1660 kB] Step #1: Get:587 http://archive.ubuntu.com/ubuntu focal/main amd64 libgtop2-common all 2.40.0-2 [3544 B] Step #1: Get:588 http://archive.ubuntu.com/ubuntu focal/main amd64 libgtop-2.0-11 amd64 2.40.0-2 [36.1 kB] Step #1: Get:589 http://archive.ubuntu.com/ubuntu focal/main amd64 libpwquality-common all 1.4.2-1build1 [7744 B] Step #1: Get:590 http://archive.ubuntu.com/ubuntu focal/main amd64 libpwquality1 amd64 1.4.2-1build1 [12.7 kB] Step #1: Get:591 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libudisks2-0 amd64 2.8.4-1ubuntu2 [99.4 kB] Step #1: Get:592 http://archive.ubuntu.com/ubuntu focal/main amd64 libwhoopsie-preferences0 amd64 22 [14.0 kB] Step #1: Get:593 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gnome-control-center-data all 1:3.36.5-0ubuntu4 [328 kB] Step #1: Get:594 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-defer all 1.0.6-2.1 [10.7 kB] Step #1: Get:595 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 python3-aptdaemon all 1.1.1+bzr982-0ubuntu32.3 [76.4 kB] Step #1: Get:596 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 aptdaemon all 1.1.1+bzr982-0ubuntu32.3 [12.8 kB] Step #1: Get:597 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 aptdaemon-data all 1.1.1+bzr982-0ubuntu32.3 [160 kB] Step #1: Get:598 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 python3-aptdaemon.gtk3widgets all 1.1.1+bzr982-0ubuntu32.3 [13.1 kB] Step #1: Get:599 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 im-config all 0.44-1ubuntu1.3 [25.1 kB] Step #1: Get:600 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 language-selector-gnome all 0.204.2 [19.0 kB] Step #1: Get:601 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-cups amd64 1.9.73-3build1 [59.5 kB] Step #1: Get:602 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 python3-cupshelpers all 1.5.12-0ubuntu1.1 [32.5 kB] Step #1: Get:603 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-cairo amd64 1.16.2-2ubuntu2 [56.8 kB] Step #1: Get:604 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 system-config-printer-common all 1.5.12-0ubuntu1.1 [108 kB] Step #1: Get:605 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 system-config-printer all 1.5.12-0ubuntu1.1 [74.4 kB] Step #1: Get:606 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libwhoopsie0 amd64 0.2.69ubuntu0.3 [9924 B] Step #1: Get:607 http://archive.ubuntu.com/ubuntu focal/main amd64 whoopsie-preferences amd64 22 [8864 B] Step #1: Get:608 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gnome-control-center amd64 1:3.36.5-0ubuntu4 [1717 kB] Step #1: Get:609 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gnome-control-center-faces all 1:3.36.5-0ubuntu4 [1216 kB] Step #1: Get:610 http://archive.ubuntu.com/ubuntu focal/main amd64 gnome-keyring-pkcs11 amd64 3.36.0-1ubuntu1 [28.0 kB] Step #1: Get:611 http://archive.ubuntu.com/ubuntu focal/main amd64 gnome-menus amd64 3.36.0-1ubuntu1 [10.1 kB] Step #1: Get:612 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 python3-protobuf amd64 3.6.1.3-2ubuntu5.2 [298 kB] Step #1: Get:613 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 python3-tz all 2019.3-1ubuntu0.20.04.0 [24.5 kB] Step #1: Get:614 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-rfc3339 all 1.1-2 [6808 B] Step #1: Get:615 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-macaroonbakery all 1.3.1-1 [63.7 kB] Step #1: Get:616 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gnome-online-accounts amd64 3.36.1-0ubuntu1 [83.5 kB] Step #1: Get:617 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-nvcc-11-0 11.0.221-1 [21.1 MB] Step #1: Get:618 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-nvprune-11-0 11.0.221-1 [54.0 kB] Step #1: Get:619 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-compiler-11-0 11.0.3-1 [2416 B] Step #1: Get:620 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-nvrtc-dev-11-0 11.0.221-1 [22.3 kB] Step #1: Get:621 http://archive.ubuntu.com/ubuntu focal/main amd64 gnome-startup-applications amd64 3.36.0-2ubuntu1 [31.0 kB] Step #1: Get:622 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libyelp0 amd64 3.36.2-0ubuntu1 [94.3 kB] Step #1: Get:623 http://archive.ubuntu.com/ubuntu focal/main amd64 yelp-xsl all 3.36.0-1 [180 kB] Step #1: Get:624 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 yelp amd64 3.36.2-0ubuntu1 [527 kB] Step #1: Get:625 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 ubuntu-docs all 20.04.3 [249 kB] Step #1: Get:626 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gnome-user-docs all 3.36.2+git20200704-0ubuntu0.1 [1740 kB] Step #1: Get:627 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gstreamer1.0-gl amd64 1.16.3-0ubuntu1.2 [109 kB] Step #1: Get:628 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 gstreamer1.0-pulseaudio amd64 1.16.3-0ubuntu1.2 [93.5 kB] Step #1: Get:629 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 ibus-data all 1.5.22-2ubuntu2.1 [4533 kB] Step #1: Get:630 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 python3-ibus-1.0 all 1.5.22-2ubuntu2.1 [7120 B] Step #1: Get:631 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 ibus amd64 1.5.22-2ubuntu2.1 [288 kB] Step #1: Get:632 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 ibus-gtk amd64 1.5.22-2ubuntu2.1 [15.2 kB] Step #1: Get:633 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 ibus-gtk3 amd64 1.5.22-2ubuntu2.1 [15.8 kB] Step #1: Get:634 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 iio-sensor-proxy amd64 2.8-1ubuntu2 [35.8 kB] Step #1: Get:635 http://archive.ubuntu.com/ubuntu focal/main amd64 libdbusmenu-glib4 amd64 16.04.1+18.10.20180917-0ubuntu6 [41.2 kB] Step #1: Get:636 http://archive.ubuntu.com/ubuntu focal/main amd64 libdbusmenu-gtk3-4 amd64 16.04.1+18.10.20180917-0ubuntu6 [27.7 kB] Step #1: Get:637 http://archive.ubuntu.com/ubuntu focal/main amd64 libappindicator3-1 amd64 12.10.1+20.04.20200408.1-0ubuntu1 [22.9 kB] Step #1: Get:638 http://archive.ubuntu.com/ubuntu focal/main amd64 libstemmer0d amd64 0+svn585-2 [61.7 kB] Step #1: Get:639 http://archive.ubuntu.com/ubuntu focal/main amd64 libappstream4 amd64 0.12.10-2 [129 kB] Step #1: Get:640 http://archive.ubuntu.com/ubuntu focal/main amd64 libxcb-shape0 amd64 1.14-2 [5928 B] Step #1: Get:641 http://archive.ubuntu.com/ubuntu focal/main amd64 libxxf86dga1 amd64 2:1.1.5-0ubuntu1 [12.0 kB] Step #1: Get:642 http://archive.ubuntu.com/ubuntu focal/main amd64 x11-utils amd64 7.7+5 [199 kB] Step #1: Get:643 http://archive.ubuntu.com/ubuntu focal/main amd64 libatk-wrapper-java all 0.37.1-1 [53.0 kB] Step #1: Get:644 http://archive.ubuntu.com/ubuntu focal/main amd64 libatk-wrapper-java-jni amd64 0.37.1-1 [45.1 kB] Step #1: Get:645 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libbluetooth3 amd64 5.53-0ubuntu3.6 [60.6 kB] Step #1: Get:646 http://archive.ubuntu.com/ubuntu focal/main amd64 libcanberra-pulse amd64 0.30-7ubuntu1 [11.9 kB] Step #1: Get:647 http://archive.ubuntu.com/ubuntu focal/main amd64 libclutter-1.0-common all 1.26.4+dfsg-1 [4236 B] Step #1: Get:648 http://archive.ubuntu.com/ubuntu focal/main amd64 libcogl-common all 1.22.6-1 [177 kB] Step #1: Get:649 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libfprint-2-2 amd64 1:1.90.2+tod1-0ubuntu1~20.04.10 [212 kB] Step #1: Get:650 http://archive.ubuntu.com/ubuntu focal/main amd64 libgail18 amd64 2.24.32-4ubuntu4 [14.7 kB] Step #1: Get:651 http://archive.ubuntu.com/ubuntu focal/main amd64 libgail-common amd64 2.24.32-4ubuntu4 [116 kB] Step #1: Get:652 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgdk-pixbuf2.0-bin amd64 2.40.0+dfsg-3ubuntu0.4 [14.1 kB] Step #1: Get:653 http://archive.ubuntu.com/ubuntu focal/main amd64 libgee-0.8-2 amd64 0.20.3-1 [216 kB] Step #1: Get:654 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgphoto2-l10n all 2.5.25-0ubuntu0.1 [12.2 kB] Step #1: Get:655 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgssdp-1.2-0 amd64 1.2.3-0ubuntu0.20.04.1 [37.1 kB] Step #1: Get:656 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgtk-3-bin amd64 3.24.20-0ubuntu1.1 [61.9 kB] Step #1: Get:657 http://archive.ubuntu.com/ubuntu focal/main amd64 libgtk2.0-bin amd64 2.24.32-4ubuntu4 [7728 B] Step #1: Get:658 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libgupnp-1.2-0 amd64 1.2.4-0ubuntu1 [81.3 kB] Step #1: Get:659 http://archive.ubuntu.com/ubuntu focal/main amd64 libgupnp-av-1.0-2 amd64 0.12.11-2 [67.5 kB] Step #1: Get:660 http://archive.ubuntu.com/ubuntu focal/main amd64 libgupnp-dlna-2.0-3 amd64 0.10.5-4 [50.0 kB] Step #1: Get:661 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libmbim-glib4 amd64 1.26.2-1~ubuntu20.04.1 [123 kB] Step #1: Get:662 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libmbim-proxy amd64 1.26.2-1~ubuntu20.04.1 [6012 B] Step #1: Get:663 http://archive.ubuntu.com/ubuntu focal/main amd64 libmediaart-2.0-0 amd64 1.9.4-2 [22.0 kB] Step #1: Get:664 http://archive.ubuntu.com/ubuntu focal/main amd64 libndp0 amd64 1.7-0ubuntu1 [10.9 kB] Step #1: Get:665 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libnl-route-3-200 amd64 3.4.0-1ubuntu0.1 [151 kB] Step #1: Get:666 http://archive.ubuntu.com/ubuntu focal/main amd64 libnss-mdns amd64 0.14.1-1ubuntu1 [22.9 kB] Step #1: Get:667 http://archive.ubuntu.com/ubuntu focal/main amd64 libpam-gnome-keyring amd64 3.36.0-1ubuntu1 [23.3 kB] Step #1: Get:668 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libqmi-glib5 amd64 1.30.4-1~ubuntu20.04.1 [642 kB] Step #1: Get:669 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libqmi-proxy amd64 1.30.4-1~ubuntu20.04.1 [5908 B] Step #1: Get:670 http://archive.ubuntu.com/ubuntu focal/main amd64 libteamdctl0 amd64 1.30-1 [11.8 kB] Step #1: Get:671 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libwacom-bin amd64 1.3-2ubuntu3 [5484 B] Step #1: Get:672 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libxatracker2 amd64 21.2.6-0ubuntu0.1~20.04.2 [1803 kB] Step #1: Get:673 http://archive.ubuntu.com/ubuntu focal/main amd64 libxcb-xv0 amd64 1.14-2 [9192 B] Step #1: Get:674 http://archive.ubuntu.com/ubuntu focal/main amd64 libxss1 amd64 1:1.2.3-1 [8140 B] Step #1: Get:675 http://archive.ubuntu.com/ubuntu focal/main amd64 libxvmc1 amd64 2:1.0.12-2 [14.2 kB] Step #1: Get:676 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 linux-headers-5.4.0-167 all 5.4.0-167.184 [11.0 MB] Step #1: Get:677 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 linux-headers-5.4.0-167-generic amd64 5.4.0-167.184 [1367 kB] Step #1: Get:678 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 linux-headers-generic amd64 5.4.0.167.164 [2428 B] Step #1: Get:679 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 mesa-vdpau-drivers amd64 21.2.6-0ubuntu0.1~20.04.2 [3089 kB] Step #1: Get:680 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 mesa-vulkan-drivers amd64 21.2.6-0ubuntu0.1~20.04.2 [5788 kB] Step #1: Get:681 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 modemmanager amd64 1.18.6-1~ubuntu20.04.1 [895 kB] Step #1: Get:682 http://archive.ubuntu.com/ubuntu focal/main amd64 mousetweaks amd64 3.32.0-2 [37.9 kB] Step #1: Get:683 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 wpasupplicant amd64 2:2.9-1ubuntu4.3 [1183 kB] Step #1: Get:684 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 network-manager amd64 1.22.10-1ubuntu2.3 [1855 kB] Step #1: Get:685 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 network-manager-gnome amd64 1.8.24-1ubuntu3 [324 kB] Step #1: Get:686 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 ppp amd64 2.4.7-2+4.1ubuntu5.1 [328 kB] Step #1: Get:687 http://archive.ubuntu.com/ubuntu focal/main amd64 pptp-linux amd64 1.10.0-1build1 [42.0 kB] Step #1: Get:688 http://archive.ubuntu.com/ubuntu focal/main amd64 network-manager-pptp amd64 1.2.8-2 [30.1 kB] Step #1: Get:689 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 nvidia-prime all 0.8.16~0.20.04.2 [9960 B] Step #1: Get:690 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 packagekit amd64 1.1.13-2ubuntu1.1 [408 kB] Step #1: Get:691 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 packagekit-tools amd64 1.1.13-2ubuntu1.1 [32.8 kB] Step #1: Get:692 http://archive.ubuntu.com/ubuntu focal/main amd64 python3-systemd amd64 234-3build2 [36.5 kB] Step #1: Get:693 http://archive.ubuntu.com/ubuntu focal/main amd64 rtkit amd64 0.12-4 [34.1 kB] Step #1: Get:694 http://archive.ubuntu.com/ubuntu focal/main amd64 update-inetd all 4.50 [24.8 kB] Step #1: Get:695 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 sane-utils amd64 1.0.29-0ubuntu5.2 [201 kB] Step #1: Get:696 http://archive.ubuntu.com/ubuntu focal/main amd64 switcheroo-control amd64 2.1-1 [13.8 kB] Step #1: Get:697 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 system-config-printer-udev amd64 1.5.12-0ubuntu1.1 [19.7 kB] Step #1: Get:698 http://archive.ubuntu.com/ubuntu focal/main amd64 usbmuxd amd64 1.1.1~git20191130.9af2b12-1 [38.4 kB] Step #1: Get:699 http://archive.ubuntu.com/ubuntu focal/main amd64 vdpau-driver-all amd64 1.3-1ubuntu2 [4596 B] Step #1: Get:700 http://archive.ubuntu.com/ubuntu focal/main amd64 wamerican all 2018.04.16-1 [210 kB] Step #1: Get:701 http://archive.ubuntu.com/ubuntu focal/main amd64 xfonts-encodings all 1:1.0.5-0ubuntu1 [573 kB] Step #1: Get:702 http://archive.ubuntu.com/ubuntu focal/main amd64 xfonts-utils amd64 1:7.7+6 [91.5 kB] Step #1: Get:703 http://archive.ubuntu.com/ubuntu focal/main amd64 xfonts-base all 1:1.0.5 [5896 kB] Step #1: Get:704 http://archive.ubuntu.com/ubuntu focal/main amd64 libxcb-icccm4 amd64 0.4.1-1.1 [10.8 kB] Step #1: Get:705 http://archive.ubuntu.com/ubuntu focal/main amd64 libxcb-image0 amd64 0.4.0-1build1 [12.3 kB] Step #1: Get:706 http://archive.ubuntu.com/ubuntu focal/main amd64 libxcb-keysyms1 amd64 0.4.0-1build1 [8452 B] Step #1: Get:707 http://archive.ubuntu.com/ubuntu focal/main amd64 libxcb-render-util0 amd64 0.3.9-1build1 [9912 B] Step #1: Get:708 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 xserver-xephyr amd64 2:1.20.13-1ubuntu1~20.04.9 [918 kB] Step #1: Get:709 http://archive.ubuntu.com/ubuntu focal/main amd64 xserver-xorg-input-libinput amd64 0.29.0-1 [33.7 kB] Step #1: Get:710 http://archive.ubuntu.com/ubuntu focal/main amd64 xserver-xorg-input-all amd64 1:7.7+19ubuntu14 [4016 B] Step #1: Get:711 http://archive.ubuntu.com/ubuntu focal/main amd64 xserver-xorg-input-wacom amd64 1:0.39.0-0ubuntu1 [91.4 kB] Step #1: Get:712 http://archive.ubuntu.com/ubuntu focal/main amd64 xserver-xorg amd64 1:7.7+19ubuntu14 [65.2 kB] Step #1: Get:713 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 xserver-xorg-video-amdgpu amd64 19.1.0-1ubuntu0.1 [68.5 kB] Step #1: Get:714 http://archive.ubuntu.com/ubuntu focal/main amd64 xserver-xorg-video-radeon amd64 1:19.1.0-1 [153 kB] Step #1: Get:715 http://archive.ubuntu.com/ubuntu focal/main amd64 xserver-xorg-video-ati amd64 1:19.1.0-1 [7112 B] Step #1: Get:716 http://archive.ubuntu.com/ubuntu focal/main amd64 xserver-xorg-video-fbdev amd64 1:0.5.0-1ubuntu1 [12.2 kB] Step #1: Get:717 http://archive.ubuntu.com/ubuntu focal/main amd64 xserver-xorg-video-nouveau amd64 1:1.0.16-1 [89.4 kB] Step #1: Get:718 http://archive.ubuntu.com/ubuntu focal/main amd64 xserver-xorg-video-vesa amd64 1:2.4.0-2 [15.0 kB] Step #1: Get:719 http://archive.ubuntu.com/ubuntu focal/main amd64 xserver-xorg-video-vmware amd64 1:13.3.0-3 [73.6 kB] Step #1: Get:720 http://archive.ubuntu.com/ubuntu focal/main amd64 xserver-xorg-video-all amd64 1:7.7+19ubuntu14 [4068 B] Step #1: Get:721 http://archive.ubuntu.com/ubuntu focal/main amd64 xserver-xorg-video-intel amd64 2:2.99.917+git20200226-1 [737 kB] Step #1: Get:722 http://archive.ubuntu.com/ubuntu focal/main amd64 xserver-xorg-video-qxl amd64 0.1.5+git20200331-1 [83.1 kB] Step #1: Get:723 file:/var/cuda-repo-ubuntu2004-11-0-local libcublas-dev-11-0 11.2.0.252-1 [124 MB] Step #1: Get:724 http://archive.ubuntu.com/ubuntu focal/main amd64 cups-pk-helper amd64 0.2.6-1ubuntu3 [52.1 kB] Step #1: Get:725 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 fprintd amd64 1.90.9-1~ubuntu20.04.1 [80.8 kB] Step #1: Get:726 http://archive.ubuntu.com/ubuntu focal/main amd64 ippusbxd amd64 1.34-2ubuntu1 [36.0 kB] Step #1: Get:727 http://archive.ubuntu.com/ubuntu focal/main amd64 libcanberra-gtk3-module amd64 0.30-7ubuntu1 [10.1 kB] Step #1: Get:728 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 libpam-fprintd amd64 1.90.9-1~ubuntu20.04.1 [13.2 kB] Step #1: Get:729 http://archive.ubuntu.com/ubuntu focal/main amd64 librygel-core-2.6-2 amd64 0.38.3-1ubuntu1 [99.8 kB] Step #1: Get:730 http://archive.ubuntu.com/ubuntu focal/main amd64 librygel-db-2.6-2 amd64 0.38.3-1ubuntu1 [22.0 kB] Step #1: Get:731 http://archive.ubuntu.com/ubuntu focal/main amd64 librygel-renderer-2.6-2 amd64 0.38.3-1ubuntu1 [46.5 kB] Step #1: Get:732 http://archive.ubuntu.com/ubuntu focal/main amd64 librygel-server-2.6-2 amd64 0.38.3-1ubuntu1 [185 kB] Step #1: Get:733 http://archive.ubuntu.com/ubuntu focal/main amd64 libsbc1 amd64 1.4-1 [31.9 kB] Step #1: Get:734 http://archive.ubuntu.com/ubuntu focal/main amd64 mobile-broadband-provider-info all 20190618-3 [61.9 kB] Step #1: Get:735 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 pulseaudio-module-bluetooth amd64 1:13.99.1-1ubuntu3.13 [60.4 kB] Step #1: Get:736 http://archive.ubuntu.com/ubuntu focal/main amd64 rygel amd64 0.38.3-1ubuntu1 [299 kB] Step #1: Get:737 http://archive.ubuntu.com/ubuntu focal/main amd64 usb-modeswitch-data all 20191128-3 [32.3 kB] Step #1: Get:738 http://archive.ubuntu.com/ubuntu focal/main amd64 usb-modeswitch amd64 2.5.2+repack0-2ubuntu3 [53.1 kB] Step #1: Get:739 http://archive.ubuntu.com/ubuntu focal-updates/main amd64 xserver-xorg-legacy amd64 2:1.20.13-1ubuntu1~20.04.9 [33.0 kB] Step #1: Get:740 file:/var/cuda-repo-ubuntu2004-11-0-local libcufft-dev-11-0 10.2.1.245-1 [172 MB] Step #1: Get:741 file:/var/cuda-repo-ubuntu2004-11-0-local libcurand-dev-11-0 10.2.1.245-1 [39.2 MB] Step #1: Get:742 file:/var/cuda-repo-ubuntu2004-11-0-local libcusolver-dev-11-0 10.6.0.245-1 [17.9 MB] Step #1: Get:743 file:/var/cuda-repo-ubuntu2004-11-0-local libcusparse-dev-11-0 11.1.1.245-1 [72.7 MB] Step #1: Get:744 file:/var/cuda-repo-ubuntu2004-11-0-local libnpp-dev-11-0 11.1.0.245-1 [57.4 MB] Step #1: Get:745 file:/var/cuda-repo-ubuntu2004-11-0-local libnvjpeg-dev-11-0 11.1.1.245-1 [1294 kB] Step #1: Get:746 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-libraries-dev-11-0 11.0.3-1 [2510 B] Step #1: Get:747 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-cupti-11-0 11.0.221-1 [10.1 MB] Step #1: Get:748 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-cupti-dev-11-0 11.0.221-1 [2281 kB] Step #1: Get:749 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-nvdisasm-11-0 11.0.221-1 [27.3 MB] Step #1: Get:750 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-gdb-11-0 11.0.221-1 [3891 kB] Step #1: Get:751 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-memcheck-11-0 11.0.221-1 [144 kB] Step #1: Get:752 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-nvprof-11-0 11.0.221-1 [1916 kB] Step #1: Get:753 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-nvtx-11-0 11.0.167-1 [51.1 kB] Step #1: Get:754 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-sanitizer-11-0 11.0.221-1 [7220 kB] Step #1: Get:755 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-command-line-tools-11-0 11.0.3-1 [2474 B] Step #1: Get:756 file:/var/cuda-repo-ubuntu2004-11-0-local nsight-compute-2020.1.2 2020.1.2.4-1 [322 MB] Step #1: Get:757 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-nsight-compute-11-0 11.0.3-1 [3712 B] Step #1: Get:758 file:/var/cuda-repo-ubuntu2004-11-0-local nsight-systems-2020.3.2 2020.3.2.6-87e152c [227 MB] Step #1: Get:759 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-nsight-systems-11-0 11.0.3-1 [3290 B] Step #1: Get:760 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-nsight-11-0 11.0.221-1 [119 MB] Step #1: Get:761 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-nvml-dev-11-0 11.0.167-1 [71.9 kB] Step #1: Get:762 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-nvvp-11-0 11.0.221-1 [113 MB] Step #1: Get:763 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-visual-tools-11-0 11.0.3-1 [2944 B] Step #1: Get:764 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-tools-11-0 11.0.3-1 [2380 B] Step #1: Get:765 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-samples-11-0 11.0.221-1 [68.1 MB] Step #1: Get:766 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-documentation-11-0 11.0.228-1 [59.7 MB] Step #1: Get:767 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-toolkit-11-0 11.0.3-1 [2726 B] Step #1: Get:768 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-demo-suite-11-0 11.0.167-1 [3948 kB] Step #1: Get:769 file:/var/cuda-repo-ubuntu2004-11-0-local cuda-11-0 11.0.3-1 [2446 B] Step #1: Get:770 file:/var/cuda-repo-ubuntu2004-11-0-local cuda 11.0.3-1 [2392 B] Step #1: debconf: delaying package configuration, since apt-utils is not installed Step #1: Fetched 272 MB in 21s (13.3 MB/s) Step #1: Selecting previously unselected package keyboard-configuration. Step #1: (Reading database ... (Reading database ... 5% (Reading database ... 10% (Reading database ... 15% (Reading database ... 20% (Reading database ... 25% (Reading database ... 30% (Reading database ... 35% (Reading database ... 40% (Reading database ... 45% (Reading database ... 50% (Reading database ... 55% (Reading database ... 60% (Reading database ... 65% (Reading database ... 70% (Reading database ... 75% (Reading database ... 80% (Reading database ... 85% (Reading database ... 90% (Reading database ... 95% (Reading database ... 100% (Reading database ... 17872 files and directories currently installed.) Step #1: Preparing to unpack .../keyboard-configuration_1.194ubuntu3_all.deb ... Step #1: Unpacking keyboard-configuration (1.194ubuntu3) ... Step #1: Selecting previously unselected package libpython3.8-minimal:amd64. Step #1: Preparing to unpack .../libpython3.8-minimal_3.8.10-0ubuntu1~20.04.9_amd64.deb ... Step #1: Unpacking libpython3.8-minimal:amd64 (3.8.10-0ubuntu1~20.04.9) ... Step #1: Selecting previously unselected package python3.8-minimal. Step #1: Preparing to unpack .../python3.8-minimal_3.8.10-0ubuntu1~20.04.9_amd64.deb ... Step #1: Unpacking python3.8-minimal (3.8.10-0ubuntu1~20.04.9) ... Step #1: Setting up libpython3.8-minimal:amd64 (3.8.10-0ubuntu1~20.04.9) ... Step #1: Setting up python3.8-minimal (3.8.10-0ubuntu1~20.04.9) ... Step #1: Selecting previously unselected package python3-minimal. Step #1: (Reading database ... (Reading database ... 5% (Reading database ... 10% (Reading database ... 15% (Reading database ... 20% (Reading database ... 25% (Reading database ... 30% (Reading database ... 35% (Reading database ... 40% (Reading database ... 45% (Reading database ... 50% (Reading database ... 55% (Reading database ... 60% (Reading database ... 65% (Reading database ... 70% (Reading database ... 75% (Reading database ... 80% (Reading database ... 85% (Reading database ... 90% (Reading database ... 95% (Reading database ... 100% (Reading database ... 18180 files and directories currently installed.) Step #1: Preparing to unpack .../0-python3-minimal_3.8.2-0ubuntu2_amd64.deb ... Step #1: Unpacking python3-minimal (3.8.2-0ubuntu2) ... Step #1: Selecting previously unselected package mime-support. Step #1: Preparing to unpack .../1-mime-support_3.64ubuntu1_all.deb ... Step #1: Unpacking mime-support (3.64ubuntu1) ... Step #1: Selecting previously unselected package libmpdec2:amd64. Step #1: Preparing to unpack .../2-libmpdec2_2.4.2-3_amd64.deb ... Step #1: Unpacking libmpdec2:amd64 (2.4.2-3) ... Step #1: Selecting previously unselected package libpython3.8-stdlib:amd64. Step #1: Preparing to unpack .../3-libpython3.8-stdlib_3.8.10-0ubuntu1~20.04.9_amd64.deb ... Step #1: Unpacking libpython3.8-stdlib:amd64 (3.8.10-0ubuntu1~20.04.9) ... Step #1: Selecting previously unselected package python3.8. Step #1: Preparing to unpack .../4-python3.8_3.8.10-0ubuntu1~20.04.9_amd64.deb ... Step #1: Unpacking python3.8 (3.8.10-0ubuntu1~20.04.9) ... Step #1: Selecting previously unselected package libpython3-stdlib:amd64. Step #1: Preparing to unpack .../5-libpython3-stdlib_3.8.2-0ubuntu2_amd64.deb ... Step #1: Unpacking libpython3-stdlib:amd64 (3.8.2-0ubuntu2) ... Step #1: Setting up python3-minimal (3.8.2-0ubuntu2) ... Step #1: Selecting previously unselected package python3. Step #1: (Reading database ... (Reading database ... 5% (Reading database ... 10% (Reading database ... 15% (Reading database ... 20% (Reading database ... 25% (Reading database ... 30% (Reading database ... 35% (Reading database ... 40% (Reading database ... 45% (Reading database ... 50% (Reading database ... 55% (Reading database ... 60% (Reading database ... 65% (Reading database ... 70% (Reading database ... 75% (Reading database ... 80% (Reading database ... 85% (Reading database ... 90% (Reading database ... 95% (Reading database ... 100% (Reading database ... 18582 files and directories currently installed.) Step #1: Preparing to unpack .../00-python3_3.8.2-0ubuntu2_amd64.deb ... Step #1: Unpacking python3 (3.8.2-0ubuntu2) ... Step #1: Selecting previously unselected package libapparmor1:amd64. Step #1: Preparing to unpack .../01-libapparmor1_2.13.3-7ubuntu5.3_amd64.deb ... Step #1: Unpacking libapparmor1:amd64 (2.13.3-7ubuntu5.3) ... Step #1: Selecting previously unselected package libcap2:amd64. Step #1: Preparing to unpack .../02-libcap2_1%3a2.32-1ubuntu0.1_amd64.deb ... Step #1: Unpacking libcap2:amd64 (1:2.32-1ubuntu0.1) ... Step #1: Selecting previously unselected package libargon2-1:amd64. Step #1: Preparing to unpack .../03-libargon2-1_0~20171227-0.2_amd64.deb ... Step #1: Unpacking libargon2-1:amd64 (0~20171227-0.2) ... Step #1: Selecting previously unselected package libdevmapper1.02.1:amd64. Step #1: Preparing to unpack .../04-libdevmapper1.02.1_2%3a1.02.167-1ubuntu1_amd64.deb ... Step #1: Unpacking libdevmapper1.02.1:amd64 (2:1.02.167-1ubuntu1) ... Step #1: Selecting previously unselected package libjson-c4:amd64. Step #1: Preparing to unpack .../05-libjson-c4_0.13.1+dfsg-7ubuntu0.3_amd64.deb ... Step #1: Unpacking libjson-c4:amd64 (0.13.1+dfsg-7ubuntu0.3) ... Step #1: Selecting previously unselected package libcryptsetup12:amd64. Step #1: Preparing to unpack .../06-libcryptsetup12_2%3a2.2.2-3ubuntu2.4_amd64.deb ... Step #1: Unpacking libcryptsetup12:amd64 (2:2.2.2-3ubuntu2.4) ... Step #1: Selecting previously unselected package libip4tc2:amd64. Step #1: Preparing to unpack .../07-libip4tc2_1.8.4-3ubuntu2.1_amd64.deb ... Step #1: Unpacking libip4tc2:amd64 (1.8.4-3ubuntu2.1) ... Step #1: Selecting previously unselected package libkmod2:amd64. Step #1: Preparing to unpack .../08-libkmod2_27-1ubuntu2.1_amd64.deb ... Step #1: Unpacking libkmod2:amd64 (27-1ubuntu2.1) ... Step #1: Selecting previously unselected package systemd-timesyncd. Step #1: Preparing to unpack .../09-systemd-timesyncd_245.4-4ubuntu3.22_amd64.deb ... Step #1: Unpacking systemd-timesyncd (245.4-4ubuntu3.22) ... Step #1: Selecting previously unselected package systemd. Step #1: Preparing to unpack .../10-systemd_245.4-4ubuntu3.22_amd64.deb ... Step #1: Unpacking systemd (245.4-4ubuntu3.22) ... Step #1: Setting up libapparmor1:amd64 (2.13.3-7ubuntu5.3) ... Step #1: Setting up libcap2:amd64 (1:2.32-1ubuntu0.1) ... Step #1: Setting up libargon2-1:amd64 (0~20171227-0.2) ... Step #1: Setting up libdevmapper1.02.1:amd64 (2:1.02.167-1ubuntu1) ... Step #1: Setting up libjson-c4:amd64 (0.13.1+dfsg-7ubuntu0.3) ... Step #1: Setting up libcryptsetup12:amd64 (2:2.2.2-3ubuntu2.4) ... Step #1: Setting up libip4tc2:amd64 (1.8.4-3ubuntu2.1) ... Step #1: Setting up libkmod2:amd64 (27-1ubuntu2.1) ... Step #1: Setting up systemd-timesyncd (245.4-4ubuntu3.22) ... Step #1: Created symlink /etc/systemd/system/dbus-org.freedesktop.timesync1.service → /lib/systemd/system/systemd-timesyncd.service. Step #1: Created symlink /etc/systemd/system/sysinit.target.wants/systemd-timesyncd.service → /lib/systemd/system/systemd-timesyncd.service. Step #1: Setting up systemd (245.4-4ubuntu3.22) ... Step #1: Created symlink /etc/systemd/system/getty.target.wants/getty@tty1.service → /lib/systemd/system/getty@.service. Step #1: Created symlink /etc/systemd/system/multi-user.target.wants/remote-fs.target → /lib/systemd/system/remote-fs.target. Step #1: Created symlink /etc/systemd/system/dbus-org.freedesktop.resolve1.service → /lib/systemd/system/systemd-resolved.service. Step #1: Created symlink /etc/systemd/system/multi-user.target.wants/systemd-resolved.service → /lib/systemd/system/systemd-resolved.service. Step #1: ln: failed to create symbolic link '/etc/resolv.conf': Device or resource busy Step #1: Created symlink /etc/systemd/system/multi-user.target.wants/ondemand.service → /lib/systemd/system/ondemand.service. Step #1: Created symlink /etc/systemd/system/sysinit.target.wants/systemd-pstore.service → /lib/systemd/system/systemd-pstore.service. Step #1: Initializing machine ID from random generator. Step #1: Selecting previously unselected package systemd-sysv. Step #1: (Reading database ... (Reading database ... 5% (Reading database ... 10% (Reading database ... 15% (Reading database ... 20% (Reading database ... 25% (Reading database ... 30% (Reading database ... 35% (Reading database ... 40% (Reading database ... 45% (Reading database ... 50% (Reading database ... 55% (Reading database ... 60% (Reading database ... 65% (Reading database ... 70% (Reading database ... 75% (Reading database ... 80% (Reading database ... 85% (Reading database ... 90% (Reading database ... 95% (Reading database ... 100% (Reading database ... 19412 files and directories currently installed.) Step #1: Preparing to unpack .../00-systemd-sysv_245.4-4ubuntu3.22_amd64.deb ... Step #1: Unpacking systemd-sysv (245.4-4ubuntu3.22) ... Step #1: Selecting previously unselected package iso-codes. Step #1: Preparing to unpack .../01-iso-codes_4.4-1_all.deb ... Step #1: Unpacking iso-codes (4.4-1) ... Step #1: Selecting previously unselected package python-apt-common. Step #1: Preparing to unpack .../02-python-apt-common_2.0.1ubuntu0.20.04.1_all.deb ... Step #1: Unpacking python-apt-common (2.0.1ubuntu0.20.04.1) ... Step #1: Selecting previously unselected package python3-apt. Step #1: Preparing to unpack .../03-python3-apt_2.0.1ubuntu0.20.04.1_amd64.deb ... Step #1: Unpacking python3-apt (2.0.1ubuntu0.20.04.1) ... Step #1: Selecting previously unselected package libdbus-1-3:amd64. Step #1: Preparing to unpack .../04-libdbus-1-3_1.12.16-2ubuntu2.3_amd64.deb ... Step #1: Unpacking libdbus-1-3:amd64 (1.12.16-2ubuntu2.3) ... Step #1: Selecting previously unselected package libglib2.0-0:amd64. Step #1: Preparing to unpack .../05-libglib2.0-0_2.64.6-1~ubuntu20.04.6_amd64.deb ... Step #1: Unpacking libglib2.0-0:amd64 (2.64.6-1~ubuntu20.04.6) ... Step #1: Selecting previously unselected package python3-dbus. Step #1: Preparing to unpack .../06-python3-dbus_1.2.16-1build1_amd64.deb ... Step #1: Unpacking python3-dbus (1.2.16-1build1) ... Step #1: Selecting previously unselected package dbus. Step #1: Preparing to unpack .../07-dbus_1.12.16-2ubuntu2.3_amd64.deb ... Step #1: Unpacking dbus (1.12.16-2ubuntu2.3) ... Step #1: Selecting previously unselected package libaccountsservice0:amd64. Step #1: Preparing to unpack .../08-libaccountsservice0_0.6.55-0ubuntu12~20.04.6_amd64.deb ... Step #1: Unpacking libaccountsservice0:amd64 (0.6.55-0ubuntu12~20.04.6) ... Step #1: Selecting previously unselected package libpolkit-gobject-1-0:amd64. Step #1: Preparing to unpack .../09-libpolkit-gobject-1-0_0.105-26ubuntu1.3_amd64.deb ... Step #1: Unpacking libpolkit-gobject-1-0:amd64 (0.105-26ubuntu1.3) ... Step #1: Selecting previously unselected package accountsservice. Step #1: Preparing to unpack .../10-accountsservice_0.6.55-0ubuntu12~20.04.6_amd64.deb ... Step #1: Unpacking accountsservice (0.6.55-0ubuntu12~20.04.6) ... Step #1: Selecting previously unselected package language-selector-common. Step #1: Preparing to unpack .../11-language-selector-common_0.204.2_all.deb ... Step #1: Unpacking language-selector-common (0.204.2) ... Step #1: Selecting previously unselected package bsdmainutils. Step #1: Preparing to unpack .../12-bsdmainutils_11.1.2ubuntu3_amd64.deb ... Step #1: Unpacking bsdmainutils (11.1.2ubuntu3) ... Step #1: Selecting previously unselected package libuchardet0:amd64. Step #1: Preparing to unpack .../13-libuchardet0_0.0.6-3build1_amd64.deb ... Step #1: Unpacking libuchardet0:amd64 (0.0.6-3build1) ... Step #1: Selecting previously unselected package groff-base. Step #1: Preparing to unpack .../14-groff-base_1.22.4-4build1_amd64.deb ... Step #1: Unpacking groff-base (1.22.4-4build1) ... Step #1: Selecting previously unselected package libpipeline1:amd64. Step #1: Preparing to unpack .../15-libpipeline1_1.5.2-2build1_amd64.deb ... Step #1: Unpacking libpipeline1:amd64 (1.5.2-2build1) ... Step #1: Selecting previously unselected package man-db. Step #1: Preparing to unpack .../16-man-db_2.9.1-1_amd64.deb ... Step #1: Unpacking man-db (2.9.1-1) ... Step #1: Selecting previously unselected package distro-info-data. Step #1: Preparing to unpack .../17-distro-info-data_0.43ubuntu1.14_all.deb ... Step #1: Unpacking distro-info-data (0.43ubuntu1.14) ... Step #1: Selecting previously unselected package lsb-release. Step #1: Preparing to unpack .../18-lsb-release_11.1.0ubuntu2_all.deb ... Step #1: Unpacking lsb-release (11.1.0ubuntu2) ... Step #1: Selecting previously unselected package kmod. Step #1: Preparing to unpack .../19-kmod_27-1ubuntu2.1_amd64.deb ... Step #1: Unpacking kmod (27-1ubuntu2.1) ... Step #1: Selecting previously unselected package dctrl-tools. Step #1: Preparing to unpack .../20-dctrl-tools_2.24-3_amd64.deb ... Step #1: Unpacking dctrl-tools (2.24-3) ... Step #1: Setting up mime-support (3.64ubuntu1) ... Step #1: Setting up libmpdec2:amd64 (2.4.2-3) ... Step #1: Setting up libpython3.8-stdlib:amd64 (3.8.10-0ubuntu1~20.04.9) ... Step #1: Setting up python3.8 (3.8.10-0ubuntu1~20.04.9) ... Step #1: Setting up libpython3-stdlib:amd64 (3.8.2-0ubuntu2) ... Step #1: Setting up python3 (3.8.2-0ubuntu2) ... Step #1: Setting up distro-info-data (0.43ubuntu1.14) ... Step #1: Setting up lsb-release (11.1.0ubuntu2) ... Step #1: Selecting previously unselected package dkms. Step #1: (Reading database ... (Reading database ... 5% (Reading database ... 10% (Reading database ... 15% (Reading database ... 20% (Reading database ... 25% (Reading database ... 30% (Reading database ... 35% (Reading database ... 40% (Reading database ... 45% (Reading database ... 50% (Reading database ... 55% (Reading database ... 60% (Reading database ... 65% (Reading database ... 70% (Reading database ... 75% (Reading database ... 80% (Reading database ... 85% (Reading database ... 90% (Reading database ... 95% (Reading database ... 100% (Reading database ... 21790 files and directories currently installed.) Step #1: Preparing to unpack .../000-dkms_2.8.1-5ubuntu2_all.deb ... Step #1: Unpacking dkms (2.8.1-5ubuntu2) ... Step #1: Selecting previously unselected package libsane-common. Step #1: Preparing to unpack .../001-libsane-common_1.0.29-0ubuntu5.2_all.deb ... Step #1: Unpacking libsane-common (1.0.29-0ubuntu5.2) ... Step #1: Selecting previously unselected package libicu66:amd64. Step #1: Preparing to unpack .../002-libicu66_66.1-2ubuntu2.1_amd64.deb ... Step #1: Unpacking libicu66:amd64 (66.1-2ubuntu2.1) ... Step #1: Selecting previously unselected package libtalloc2:amd64. Step #1: Preparing to unpack .../003-libtalloc2_2.3.3-0ubuntu0.20.04.1_amd64.deb ... Step #1: Unpacking libtalloc2:amd64 (2.3.3-0ubuntu0.20.04.1) ... Step #1: Selecting previously unselected package libtevent0:amd64. Step #1: Preparing to unpack .../004-libtevent0_0.11.0-0ubuntu0.20.04.1_amd64.deb ... Step #1: Unpacking libtevent0:amd64 (0.11.0-0ubuntu0.20.04.1) ... Step #1: Selecting previously unselected package libwbclient0:amd64. Step #1: Preparing to unpack .../005-libwbclient0_2%3a4.15.13+dfsg-0ubuntu0.20.04.7_amd64.deb ... Step #1: Unpacking libwbclient0:amd64 (2:4.15.13+dfsg-0ubuntu0.20.04.7) ... Step #1: Selecting previously unselected package libasound2-data. Step #1: Preparing to unpack .../006-libasound2-data_1.2.2-2.1ubuntu2.5_all.deb ... Step #1: Unpacking libasound2-data (1.2.2-2.1ubuntu2.5) ... Step #1: Selecting previously unselected package libasound2:amd64. Step #1: Preparing to unpack .../007-libasound2_1.2.2-2.1ubuntu2.5_amd64.deb ... Step #1: Unpacking libasound2:amd64 (1.2.2-2.1ubuntu2.5) ... Step #1: Selecting previously unselected package libcap2-bin. Step #1: Preparing to unpack .../008-libcap2-bin_1%3a2.32-1ubuntu0.1_amd64.deb ... Step #1: Unpacking libcap2-bin (1:2.32-1ubuntu0.1) ... Step #1: Selecting previously unselected package libgstreamer1.0-0:amd64. Step #1: Preparing to unpack .../009-libgstreamer1.0-0_1.16.3-0ubuntu1.1_amd64.deb ... Step #1: Unpacking libgstreamer1.0-0:amd64 (1.16.3-0ubuntu1.1) ... Step #1: Selecting previously unselected package liborc-0.4-0:amd64. Step #1: Preparing to unpack .../010-liborc-0.4-0_1%3a0.4.31-1_amd64.deb ... Step #1: Unpacking liborc-0.4-0:amd64 (1:0.4.31-1) ... Step #1: Selecting previously unselected package libgstreamer-plugins-base1.0-0:amd64. Step #1: Preparing to unpack .../011-libgstreamer-plugins-base1.0-0_1.16.3-0ubuntu1.2_amd64.deb ... Step #1: Unpacking libgstreamer-plugins-base1.0-0:amd64 (1.16.3-0ubuntu1.2) ... Step #1: Selecting previously unselected package x11-common. Step #1: Preparing to unpack .../012-x11-common_1%3a7.7+19ubuntu14_all.deb ... Step #1: dpkg-query: no packages found matching nux-tools Step #1: Unpacking x11-common (1:7.7+19ubuntu14) ... Step #1: Selecting previously unselected package libice6:amd64. Step #1: Preparing to unpack .../013-libice6_2%3a1.0.10-0ubuntu1_amd64.deb ... Step #1: Unpacking libice6:amd64 (2:1.0.10-0ubuntu1) ... Step #1: Selecting previously unselected package libasyncns0:amd64. Step #1: Preparing to unpack .../014-libasyncns0_0.8-6_amd64.deb ... Step #1: Unpacking libasyncns0:amd64 (0.8-6) ... Step #1: Selecting previously unselected package libogg0:amd64. Step #1: Preparing to unpack .../015-libogg0_1.3.4-0ubuntu1_amd64.deb ... Step #1: Unpacking libogg0:amd64 (1.3.4-0ubuntu1) ... Step #1: Selecting previously unselected package libflac8:amd64. Step #1: Preparing to unpack .../016-libflac8_1.3.3-1ubuntu0.2_amd64.deb ... Step #1: Unpacking libflac8:amd64 (1.3.3-1ubuntu0.2) ... Step #1: Selecting previously unselected package libvorbis0a:amd64. Step #1: Preparing to unpack .../017-libvorbis0a_1.3.6-2ubuntu1_amd64.deb ... Step #1: Unpacking libvorbis0a:amd64 (1.3.6-2ubuntu1) ... Step #1: Selecting previously unselected package libvorbisenc2:amd64. Step #1: Preparing to unpack .../018-libvorbisenc2_1.3.6-2ubuntu1_amd64.deb ... Step #1: Unpacking libvorbisenc2:amd64 (1.3.6-2ubuntu1) ... Step #1: Selecting previously unselected package libsndfile1:amd64. Step #1: Preparing to unpack .../019-libsndfile1_1.0.28-7ubuntu0.2_amd64.deb ... Step #1: Unpacking libsndfile1:amd64 (1.0.28-7ubuntu0.2) ... Step #1: Selecting previously unselected package libwrap0:amd64. Step #1: Preparing to unpack .../020-libwrap0_7.6.q-30_amd64.deb ... Step #1: Unpacking libwrap0:amd64 (7.6.q-30) ... Step #1: Selecting previously unselected package libpulse0:amd64. Step #1: Preparing to unpack .../021-libpulse0_1%3a13.99.1-1ubuntu3.13_amd64.deb ... Step #1: Unpacking libpulse0:amd64 (1:13.99.1-1ubuntu3.13) ... Step #1: Selecting previously unselected package libsm6:amd64. Step #1: Preparing to unpack .../022-libsm6_2%3a1.2.3-1_amd64.deb ... Step #1: Unpacking libsm6:amd64 (2:1.2.3-1) ... Step #1: Selecting previously unselected package libjson-glib-1.0-common. Step #1: Preparing to unpack .../023-libjson-glib-1.0-common_1.4.4-2ubuntu2_all.deb ... Step #1: Unpacking libjson-glib-1.0-common (1.4.4-2ubuntu2) ... Step #1: Selecting previously unselected package libjson-glib-1.0-0:amd64. Step #1: Preparing to unpack .../024-libjson-glib-1.0-0_1.4.4-2ubuntu2_amd64.deb ... Step #1: Unpacking libjson-glib-1.0-0:amd64 (1.4.4-2ubuntu2) ... Step #1: Selecting previously unselected package libproxy1v5:amd64. Step #1: Preparing to unpack .../025-libproxy1v5_0.4.15-10ubuntu1.2_amd64.deb ... Step #1: Unpacking libproxy1v5:amd64 (0.4.15-10ubuntu1.2) ... Step #1: Selecting previously unselected package glib-networking-common. Step #1: Preparing to unpack .../026-glib-networking-common_2.64.2-1ubuntu0.1_all.deb ... Step #1: Unpacking glib-networking-common (2.64.2-1ubuntu0.1) ... Step #1: Selecting previously unselected package glib-networking-services. Step #1: Preparing to unpack .../027-glib-networking-services_2.64.2-1ubuntu0.1_amd64.deb ... Step #1: Unpacking glib-networking-services (2.64.2-1ubuntu0.1) ... Step #1: Selecting previously unselected package libdconf1:amd64. Step #1: Preparing to unpack .../028-libdconf1_0.36.0-1_amd64.deb ... Step #1: Unpacking libdconf1:amd64 (0.36.0-1) ... Step #1: Selecting previously unselected package libpam-systemd:amd64. Step #1: Preparing to unpack .../029-libpam-systemd_245.4-4ubuntu3.22_amd64.deb ... Step #1: Unpacking libpam-systemd:amd64 (245.4-4ubuntu3.22) ... Step #1: Selecting previously unselected package dbus-user-session. Step #1: Preparing to unpack .../030-dbus-user-session_1.12.16-2ubuntu2.3_amd64.deb ... Step #1: Unpacking dbus-user-session (1.12.16-2ubuntu2.3) ... Step #1: Selecting previously unselected package dbus-x11. Step #1: Preparing to unpack .../031-dbus-x11_1.12.16-2ubuntu2.3_amd64.deb ... Step #1: Unpacking dbus-x11 (1.12.16-2ubuntu2.3) ... Step #1: Selecting previously unselected package dconf-service. Step #1: Preparing to unpack .../032-dconf-service_0.36.0-1_amd64.deb ... Step #1: Unpacking dconf-service (0.36.0-1) ... Step #1: Selecting previously unselected package dconf-gsettings-backend:amd64. Step #1: Preparing to unpack .../033-dconf-gsettings-backend_0.36.0-1_amd64.deb ... Step #1: Unpacking dconf-gsettings-backend:amd64 (0.36.0-1) ... Step #1: Selecting previously unselected package gsettings-desktop-schemas. Step #1: Preparing to unpack .../034-gsettings-desktop-schemas_3.36.0-1ubuntu1_all.deb ... Step #1: Unpacking gsettings-desktop-schemas (3.36.0-1ubuntu1) ... Step #1: Selecting previously unselected package glib-networking:amd64. Step #1: Preparing to unpack .../035-glib-networking_2.64.2-1ubuntu0.1_amd64.deb ... Step #1: Unpacking glib-networking:amd64 (2.64.2-1ubuntu0.1) ... Step #1: Selecting previously unselected package libxml2:amd64. Step #1: Preparing to unpack .../036-libxml2_2.9.10+dfsg-5ubuntu0.20.04.6_amd64.deb ... Step #1: Unpacking libxml2:amd64 (2.9.10+dfsg-5ubuntu0.20.04.6) ... Step #1: Selecting previously unselected package libsoup2.4-1:amd64. Step #1: Preparing to unpack .../037-libsoup2.4-1_2.70.0-1_amd64.deb ... Step #1: Unpacking libsoup2.4-1:amd64 (2.70.0-1) ... Step #1: Selecting previously unselected package libsnapd-glib1:amd64. Step #1: Preparing to unpack .../038-libsnapd-glib1_1.58-0ubuntu0.20.04.0_amd64.deb ... Step #1: Unpacking libsnapd-glib1:amd64 (1.58-0ubuntu0.20.04.0) ... Step #1: Selecting previously unselected package libsoxr0:amd64. Step #1: Preparing to unpack .../039-libsoxr0_0.1.3-2build1_amd64.deb ... Step #1: Unpacking libsoxr0:amd64 (0.1.3-2build1) ... Step #1: Selecting previously unselected package libspeexdsp1:amd64. Step #1: Preparing to unpack .../040-libspeexdsp1_1.2~rc1.2-1.1ubuntu1.20.04.1_amd64.deb ... Step #1: Unpacking libspeexdsp1:amd64 (1.2~rc1.2-1.1ubuntu1.20.04.1) ... Step #1: Selecting previously unselected package libtdb1:amd64. Step #1: Preparing to unpack .../041-libtdb1_1.4.5-0ubuntu0.20.04.1_amd64.deb ... Step #1: Unpacking libtdb1:amd64 (1.4.5-0ubuntu0.20.04.1) ... Step #1: Selecting previously unselected package libwebrtc-audio-processing1:amd64. Step #1: Preparing to unpack .../042-libwebrtc-audio-processing1_0.3.1-0ubuntu3_amd64.deb ... Step #1: Unpacking libwebrtc-audio-processing1:amd64 (0.3.1-0ubuntu3) ... Step #1: Selecting previously unselected package libx11-xcb1:amd64. Step #1: Preparing to unpack .../043-libx11-xcb1_2%3a1.6.9-2ubuntu1.6_amd64.deb ... Step #1: Unpacking libx11-xcb1:amd64 (2:1.6.9-2ubuntu1.6) ... Step #1: Selecting previously unselected package libxtst6:amd64. Step #1: Preparing to unpack .../044-libxtst6_2%3a1.2.3-1_amd64.deb ... Step #1: Unpacking libxtst6:amd64 (2:1.2.3-1) ... Step #1: Selecting previously unselected package libsamplerate0:amd64. Step #1: Preparing to unpack .../045-libsamplerate0_0.1.9-2_amd64.deb ... Step #1: Unpacking libsamplerate0:amd64 (0.1.9-2) ... Step #1: Selecting previously unselected package libjack-jackd2-0:amd64. Step #1: Preparing to unpack .../046-libjack-jackd2-0_1.9.12~dfsg-2ubuntu2_amd64.deb ... Step #1: Unpacking libjack-jackd2-0:amd64 (1.9.12~dfsg-2ubuntu2) ... Step #1: Selecting previously unselected package libasound2-plugins:amd64. Step #1: Preparing to unpack .../047-libasound2-plugins_1.2.2-1ubuntu1_amd64.deb ... Step #1: Unpacking libasound2-plugins:amd64 (1.2.2-1ubuntu1) ... Step #1: Selecting previously unselected package libpulsedsp:amd64. Step #1: Preparing to unpack .../048-libpulsedsp_1%3a13.99.1-1ubuntu3.13_amd64.deb ... Step #1: Unpacking libpulsedsp:amd64 (1:13.99.1-1ubuntu3.13) ... Step #1: Selecting previously unselected package pulseaudio-utils. Step #1: Preparing to unpack .../049-pulseaudio-utils_1%3a13.99.1-1ubuntu3.13_amd64.deb ... Step #1: Unpacking pulseaudio-utils (1:13.99.1-1ubuntu3.13) ... Step #1: Selecting previously unselected package pulseaudio. Step #1: Preparing to unpack .../050-pulseaudio_1%3a13.99.1-1ubuntu3.13_amd64.deb ... Step #1: Unpacking pulseaudio (1:13.99.1-1ubuntu3.13) ... Step #1: Selecting previously unselected package sgml-base. Step #1: Preparing to unpack .../051-sgml-base_1.29.1_all.deb ... Step #1: Unpacking sgml-base (1.29.1) ... Step #1: Selecting previously unselected package libavahi-common-data:amd64. Step #1: Preparing to unpack .../052-libavahi-common-data_0.7-4ubuntu7.3_amd64.deb ... Step #1: Unpacking libavahi-common-data:amd64 (0.7-4ubuntu7.3) ... Step #1: Selecting previously unselected package libavahi-common3:amd64. Step #1: Preparing to unpack .../053-libavahi-common3_0.7-4ubuntu7.3_amd64.deb ... Step #1: Unpacking libavahi-common3:amd64 (0.7-4ubuntu7.3) ... Step #1: Selecting previously unselected package libavahi-client3:amd64. Step #1: Preparing to unpack .../054-libavahi-client3_0.7-4ubuntu7.3_amd64.deb ... Step #1: Unpacking libavahi-client3:amd64 (0.7-4ubuntu7.3) ... Step #1: Selecting previously unselected package libcups2:amd64. Step #1: Preparing to unpack .../055-libcups2_2.3.1-9ubuntu1.6_amd64.deb ... Step #1: Unpacking libcups2:amd64 (2.3.1-9ubuntu1.6) ... Step #1: Selecting previously unselected package libjansson4:amd64. Step #1: Preparing to unpack .../056-libjansson4_2.12-1build1_amd64.deb ... Step #1: Unpacking libjansson4:amd64 (2.12-1build1) ... Step #1: Selecting previously unselected package liblmdb0:amd64. Step #1: Preparing to unpack .../057-liblmdb0_0.9.24-1_amd64.deb ... Step #1: Unpacking liblmdb0:amd64 (0.9.24-1) ... Step #1: Selecting previously unselected package libldb2:amd64. Step #1: Preparing to unpack .../058-libldb2_2%3a2.4.4-0ubuntu0.20.04.2_amd64.deb ... Step #1: Unpacking libldb2:amd64 (2:2.4.4-0ubuntu0.20.04.2) ... Step #1: Selecting previously unselected package libpython3.8:amd64. Step #1: Preparing to unpack .../059-libpython3.8_3.8.10-0ubuntu1~20.04.9_amd64.deb ... Step #1: Unpacking libpython3.8:amd64 (3.8.10-0ubuntu1~20.04.9) ... Step #1: Selecting previously unselected package python3-ldb. Step #1: Preparing to unpack .../060-python3-ldb_2%3a2.4.4-0ubuntu0.20.04.2_amd64.deb ... Step #1: Unpacking python3-ldb (2:2.4.4-0ubuntu0.20.04.2) ... Step #1: Selecting previously unselected package python3-talloc:amd64. Step #1: Preparing to unpack .../061-python3-talloc_2.3.3-0ubuntu0.20.04.1_amd64.deb ... Step #1: Unpacking python3-talloc:amd64 (2.3.3-0ubuntu0.20.04.1) ... Step #1: Selecting previously unselected package samba-libs:amd64. Step #1: Preparing to unpack .../062-samba-libs_2%3a4.15.13+dfsg-0ubuntu0.20.04.7_amd64.deb ... Step #1: Unpacking samba-libs:amd64 (2:4.15.13+dfsg-0ubuntu0.20.04.7) ... Step #1: Selecting previously unselected package libsmbclient:amd64. Step #1: Preparing to unpack .../063-libsmbclient_2%3a4.15.13+dfsg-0ubuntu0.20.04.7_amd64.deb ... Step #1: Unpacking libsmbclient:amd64 (2:4.15.13+dfsg-0ubuntu0.20.04.7) ... Step #1: Selecting previously unselected package dmsetup. Step #1: Preparing to unpack .../064-dmsetup_2%3a1.02.167-1ubuntu1_amd64.deb ... Step #1: Unpacking dmsetup (2:1.02.167-1ubuntu1) ... Step #1: Selecting previously unselected package libgirepository-1.0-1:amd64. Step #1: Preparing to unpack .../065-libgirepository-1.0-1_1.64.1-1~ubuntu20.04.1_amd64.deb ... Step #1: Unpacking libgirepository-1.0-1:amd64 (1.64.1-1~ubuntu20.04.1) ... Step #1: Selecting previously unselected package gir1.2-glib-2.0:amd64. Step #1: Preparing to unpack .../066-gir1.2-glib-2.0_1.64.1-1~ubuntu20.04.1_amd64.deb ... Step #1: Unpacking gir1.2-glib-2.0:amd64 (1.64.1-1~ubuntu20.04.1) ... Step #1: Selecting previously unselected package libelf1:amd64. Step #1: Preparing to unpack .../067-libelf1_0.176-1.1ubuntu0.1_amd64.deb ... Step #1: Unpacking libelf1:amd64 (0.176-1.1ubuntu0.1) ... Step #1: Selecting previously unselected package libfribidi0:amd64. Step #1: Preparing to unpack .../068-libfribidi0_1.0.8-2ubuntu0.1_amd64.deb ... Step #1: Unpacking libfribidi0:amd64 (1.0.8-2ubuntu0.1) ... Step #1: Selecting previously unselected package libglib2.0-data. Step #1: Preparing to unpack .../069-libglib2.0-data_2.64.6-1~ubuntu20.04.6_all.deb ... Step #1: Unpacking libglib2.0-data (2.64.6-1~ubuntu20.04.6) ... Step #1: Selecting previously unselected package libmnl0:amd64. Step #1: Preparing to unpack .../070-libmnl0_1.0.4-2_amd64.deb ... Step #1: Unpacking libmnl0:amd64 (1.0.4-2) ... Step #1: Selecting previously unselected package libslang2:amd64. Step #1: Preparing to unpack .../071-libslang2_2.3.2-4_amd64.deb ... Step #1: Unpacking libslang2:amd64 (2.3.2-4) ... Step #1: Selecting previously unselected package libnewt0.52:amd64. Step #1: Preparing to unpack .../072-libnewt0.52_0.52.21-4ubuntu2_amd64.deb ... Step #1: Unpacking libnewt0.52:amd64 (0.52.21-4ubuntu2) ... Step #1: Selecting previously unselected package libnss-systemd:amd64. Step #1: Preparing to unpack .../073-libnss-systemd_245.4-4ubuntu3.22_amd64.deb ... Step #1: Unpacking libnss-systemd:amd64 (245.4-4ubuntu3.22) ... Step #1: Selecting previously unselected package libpam-cap:amd64. Step #1: Preparing to unpack .../074-libpam-cap_1%3a2.32-1ubuntu0.1_amd64.deb ... Step #1: Unpacking libpam-cap:amd64 (1:2.32-1ubuntu0.1) ... Step #1: Selecting previously unselected package libsodium23:amd64. Step #1: Preparing to unpack .../075-libsodium23_1.0.18-1_amd64.deb ... Step #1: Unpacking libsodium23:amd64 (1.0.18-1) ... Step #1: Selecting previously unselected package libtext-iconv-perl. Step #1: Preparing to unpack .../076-libtext-iconv-perl_1.7-7_amd64.deb ... Step #1: Unpacking libtext-iconv-perl (1.7-7) ... Step #1: Selecting previously unselected package libxtables12:amd64. Step #1: Preparing to unpack .../077-libxtables12_1.8.4-3ubuntu2.1_amd64.deb ... Step #1: Unpacking libxtables12:amd64 (1.8.4-3ubuntu2.1) ... Step #1: Selecting previously unselected package libyaml-0-2:amd64. Step #1: Preparing to unpack .../078-libyaml-0-2_0.2.2-1_amd64.deb ... Step #1: Unpacking libyaml-0-2:amd64 (0.2.2-1) ... Step #1: Selecting previously unselected package python3-gi. Step #1: Preparing to unpack .../079-python3-gi_3.36.0-1_amd64.deb ... Step #1: Unpacking python3-gi (3.36.0-1) ... Step #1: Selecting previously unselected package networkd-dispatcher. Step #1: Preparing to unpack .../080-networkd-dispatcher_2.1-2~ubuntu20.04.3_all.deb ... Step #1: Unpacking networkd-dispatcher (2.1-2~ubuntu20.04.3) ... Step #1: Selecting previously unselected package python3-cffi-backend. Step #1: Preparing to unpack .../081-python3-cffi-backend_1.14.0-1build1_amd64.deb ... Step #1: Unpacking python3-cffi-backend (1.14.0-1build1) ... Step #1: Selecting previously unselected package python3-six. Step #1: Preparing to unpack .../082-python3-six_1.14.0-2_all.deb ... Step #1: Unpacking python3-six (1.14.0-2) ... Step #1: Selecting previously unselected package python3-nacl. Step #1: Preparing to unpack .../083-python3-nacl_1.3.0-5_amd64.deb ... Step #1: Unpacking python3-nacl (1.3.0-5) ... Step #1: Selecting previously unselected package python3-pkg-resources. Step #1: Preparing to unpack .../084-python3-pkg-resources_45.2.0-1ubuntu0.1_all.deb ... Step #1: Unpacking python3-pkg-resources (45.2.0-1ubuntu0.1) ... Step #1: Selecting previously unselected package python3-pymacaroons. Step #1: Preparing to unpack .../085-python3-pymacaroons_0.13.0-3_all.deb ... Step #1: Unpacking python3-pymacaroons (0.13.0-3) ... Step #1: Selecting previously unselected package shared-mime-info. Step #1: Preparing to unpack .../086-shared-mime-info_1.15-1_amd64.deb ... Step #1: Unpacking shared-mime-info (1.15-1) ... Step #1: Selecting previously unselected package sudo. Step #1: Preparing to unpack .../087-sudo_1.8.31-1ubuntu1.5_amd64.deb ... Step #1: Unpacking sudo (1.8.31-1ubuntu1.5) ... Step #1: Selecting previously unselected package ucf. Step #1: Preparing to unpack .../088-ucf_3.0038+nmu1_all.deb ... Step #1: Moving old data out of the way Step #1: Unpacking ucf (3.0038+nmu1) ... Step #1: Selecting previously unselected package udev. Step #1: Preparing to unpack .../089-udev_245.4-4ubuntu3.22_amd64.deb ... Step #1: Unpacking udev (245.4-4ubuntu3.22) ... Step #1: Selecting previously unselected package xdg-user-dirs. Step #1: Preparing to unpack .../090-xdg-user-dirs_0.17-2ubuntu1_amd64.deb ... Step #1: Unpacking xdg-user-dirs (0.17-2ubuntu1) ... Step #1: Selecting previously unselected package xkb-data. Step #1: Preparing to unpack .../091-xkb-data_2.29-2_all.deb ... Step #1: Unpacking xkb-data (2.29-2) ... Step #1: Selecting previously unselected package libmaxminddb0:amd64. Step #1: Preparing to unpack .../092-libmaxminddb0_1.4.2-0ubuntu1.20.04.1_amd64.deb ... Step #1: Unpacking libmaxminddb0:amd64 (1.4.2-0ubuntu1.20.04.1) ... Step #1: Selecting previously unselected package libuv1:amd64. Step #1: Preparing to unpack .../093-libuv1_1.34.2-1ubuntu1.3_amd64.deb ... Step #1: Unpacking libuv1:amd64 (1.34.2-1ubuntu1.3) ... Step #1: Selecting previously unselected package bind9-libs:amd64. Step #1: Preparing to unpack .../094-bind9-libs_1%3a9.16.1-0ubuntu2.16_amd64.deb ... Step #1: Unpacking bind9-libs:amd64 (1:9.16.1-0ubuntu2.16) ... Step #1: Selecting previously unselected package bind9-host. Step #1: Preparing to unpack .../095-bind9-host_1%3a9.16.1-0ubuntu2.16_amd64.deb ... Step #1: Unpacking bind9-host (1:9.16.1-0ubuntu2.16) ... Step #1: Selecting previously unselected package gettext-base. Step #1: Preparing to unpack .../096-gettext-base_0.19.8.1-10build1_amd64.deb ... Step #1: Unpacking gettext-base (0.19.8.1-10build1) ... Step #1: Selecting previously unselected package libip6tc2:amd64. Step #1: Preparing to unpack .../097-libip6tc2_1.8.4-3ubuntu2.1_amd64.deb ... Step #1: Unpacking libip6tc2:amd64 (1.8.4-3ubuntu2.1) ... Step #1: Selecting previously unselected package libnfnetlink0:amd64. Step #1: Preparing to unpack .../098-libnfnetlink0_1.0.1-3build1_amd64.deb ... Step #1: Unpacking libnfnetlink0:amd64 (1.0.1-3build1) ... Step #1: Selecting previously unselected package libnetfilter-conntrack3:amd64. Step #1: Preparing to unpack .../099-libnetfilter-conntrack3_1.0.7-2_amd64.deb ... Step #1: Unpacking libnetfilter-conntrack3:amd64 (1.0.7-2) ... Step #1: Selecting previously unselected package libnftnl11:amd64. Step #1: Preparing to unpack .../100-libnftnl11_1.1.5-1_amd64.deb ... Step #1: Unpacking libnftnl11:amd64 (1.1.5-1) ... Step #1: Selecting previously unselected package iptables. Step #1: Preparing to unpack .../101-iptables_1.8.4-3ubuntu2.1_amd64.deb ... Step #1: Unpacking iptables (1.8.4-3ubuntu2.1) ... Step #1: Selecting previously unselected package libdrm-common. Step #1: Preparing to unpack .../102-libdrm-common_2.4.107-8ubuntu1~20.04.2_all.deb ... Step #1: Unpacking libdrm-common (2.4.107-8ubuntu1~20.04.2) ... Step #1: Selecting previously unselected package libdrm2:amd64. Step #1: Preparing to unpack .../103-libdrm2_2.4.107-8ubuntu1~20.04.2_amd64.deb ... Step #1: Unpacking libdrm2:amd64 (2.4.107-8ubuntu1~20.04.2) ... Step #1: Selecting previously unselected package libpcap0.8:amd64. Step #1: Preparing to unpack .../104-libpcap0.8_1.9.1-3_amd64.deb ... Step #1: Unpacking libpcap0.8:amd64 (1.9.1-3) ... Step #1: Selecting previously unselected package pci.ids. Step #1: Preparing to unpack .../105-pci.ids_0.0~2020.03.20-1_all.deb ... Step #1: Unpacking pci.ids (0.0~2020.03.20-1) ... Step #1: Selecting previously unselected package libpci3:amd64. Step #1: Preparing to unpack .../106-libpci3_1%3a3.6.4-1ubuntu0.20.04.1_amd64.deb ... Step #1: Unpacking libpci3:amd64 (1:3.6.4-1ubuntu0.20.04.1) ... Step #1: Selecting previously unselected package libpng16-16:amd64. Step #1: Preparing to unpack .../107-libpng16-16_1.6.37-2_amd64.deb ... Step #1: Unpacking libpng16-16:amd64 (1.6.37-2) ... Step #1: Selecting previously unselected package libusb-1.0-0:amd64. Step #1: Preparing to unpack .../108-libusb-1.0-0_2%3a1.0.23-2build1_amd64.deb ... Step #1: Unpacking libusb-1.0-0:amd64 (2:1.0.23-2build1) ... Step #1: Selecting previously unselected package usb.ids. Step #1: Preparing to unpack .../109-usb.ids_2020.03.19-1_all.deb ... Step #1: Unpacking usb.ids (2020.03.19-1) ... Step #1: Selecting previously unselected package acl. Step #1: Preparing to unpack .../110-acl_2.2.53-6_amd64.deb ... Step #1: Unpacking acl (2.2.53-6) ... Step #1: Selecting previously unselected package hicolor-icon-theme. Step #1: Preparing to unpack .../111-hicolor-icon-theme_0.17-2_all.deb ... Step #1: Unpacking hicolor-icon-theme (0.17-2) ... Step #1: Selecting previously unselected package libjpeg-turbo8:amd64. Step #1: Preparing to unpack .../112-libjpeg-turbo8_2.0.3-0ubuntu1.20.04.3_amd64.deb ... Step #1: Unpacking libjpeg-turbo8:amd64 (2.0.3-0ubuntu1.20.04.3) ... Step #1: Selecting previously unselected package libjpeg8:amd64. Step #1: Preparing to unpack .../113-libjpeg8_8c-2ubuntu8_amd64.deb ... Step #1: Unpacking libjpeg8:amd64 (8c-2ubuntu8) ... Step #1: Selecting previously unselected package libjbig0:amd64. Step #1: Preparing to unpack .../114-libjbig0_2.1-3.1ubuntu0.20.04.1_amd64.deb ... Step #1: Unpacking libjbig0:amd64 (2.1-3.1ubuntu0.20.04.1) ... Step #1: Selecting previously unselected package libwebp6:amd64. Step #1: Preparing to unpack .../115-libwebp6_0.6.1-2ubuntu0.20.04.3_amd64.deb ... Step #1: Unpacking libwebp6:amd64 (0.6.1-2ubuntu0.20.04.3) ... Step #1: Selecting previously unselected package libtiff5:amd64. Step #1: Preparing to unpack .../116-libtiff5_4.1.0+git191117-2ubuntu0.20.04.11_amd64.deb ... Step #1: Unpacking libtiff5:amd64 (4.1.0+git191117-2ubuntu0.20.04.11) ... Step #1: Selecting previously unselected package libgdk-pixbuf2.0-common. Step #1: Preparing to unpack .../117-libgdk-pixbuf2.0-common_2.40.0+dfsg-3ubuntu0.4_all.deb ... Step #1: Unpacking libgdk-pixbuf2.0-common (2.40.0+dfsg-3ubuntu0.4) ... Step #1: Selecting previously unselected package libgdk-pixbuf2.0-0:amd64. Step #1: Preparing to unpack .../118-libgdk-pixbuf2.0-0_2.40.0+dfsg-3ubuntu0.4_amd64.deb ... Step #1: Unpacking libgdk-pixbuf2.0-0:amd64 (2.40.0+dfsg-3ubuntu0.4) ... Step #1: Selecting previously unselected package gtk-update-icon-cache. Step #1: Preparing to unpack .../119-gtk-update-icon-cache_3.24.20-0ubuntu1.1_amd64.deb ... Step #1: No diversion 'diversion of /usr/sbin/update-icon-caches to /usr/sbin/update-icon-caches.gtk2 by libgtk-3-bin', none removed. Step #1: No diversion 'diversion of /usr/share/man/man8/update-icon-caches.8.gz to /usr/share/man/man8/update-icon-caches.gtk2.8.gz by libgtk-3-bin', none removed. Step #1: Unpacking gtk-update-icon-cache (3.24.20-0ubuntu1.1) ... Step #1: Selecting previously unselected package libfreetype6:amd64. Step #1: Preparing to unpack .../120-libfreetype6_2.10.1-2ubuntu0.3_amd64.deb ... Step #1: Unpacking libfreetype6:amd64 (2.10.1-2ubuntu0.3) ... Step #1: Selecting previously unselected package fonts-dejavu-core. Step #1: Preparing to unpack .../121-fonts-dejavu-core_2.37-1_all.deb ... Step #1: Unpacking fonts-dejavu-core (2.37-1) ... Step #1: Selecting previously unselected package fontconfig-config. Step #1: Preparing to unpack .../122-fontconfig-config_2.13.1-2ubuntu3_all.deb ... Step #1: Unpacking fontconfig-config (2.13.1-2ubuntu3) ... Step #1: Selecting previously unselected package libfontconfig1:amd64. Step #1: Preparing to unpack .../123-libfontconfig1_2.13.1-2ubuntu3_amd64.deb ... Step #1: Unpacking libfontconfig1:amd64 (2.13.1-2ubuntu3) ... Step #1: Selecting previously unselected package libpixman-1-0:amd64. Step #1: Preparing to unpack .../124-libpixman-1-0_0.38.4-0ubuntu2.1_amd64.deb ... Step #1: Unpacking libpixman-1-0:amd64 (0.38.4-0ubuntu2.1) ... Step #1: Selecting previously unselected package libxcb-render0:amd64. Step #1: Preparing to unpack .../125-libxcb-render0_1.14-2_amd64.deb ... Step #1: Unpacking libxcb-render0:amd64 (1.14-2) ... Step #1: Selecting previously unselected package libxcb-shm0:amd64. Step #1: Preparing to unpack .../126-libxcb-shm0_1.14-2_amd64.deb ... Step #1: Unpacking libxcb-shm0:amd64 (1.14-2) ... Step #1: Selecting previously unselected package libxrender1:amd64. Step #1: Preparing to unpack .../127-libxrender1_1%3a0.9.10-1_amd64.deb ... Step #1: Unpacking libxrender1:amd64 (1:0.9.10-1) ... Step #1: Selecting previously unselected package libcairo2:amd64. Step #1: Preparing to unpack .../128-libcairo2_1.16.0-4ubuntu1_amd64.deb ... Step #1: Unpacking libcairo2:amd64 (1.16.0-4ubuntu1) ... Step #1: Selecting previously unselected package libcairo-gobject2:amd64. Step #1: Preparing to unpack .../129-libcairo-gobject2_1.16.0-4ubuntu1_amd64.deb ... Step #1: Unpacking libcairo-gobject2:amd64 (1.16.0-4ubuntu1) ... Step #1: Selecting previously unselected package fontconfig. Step #1: Preparing to unpack .../130-fontconfig_2.13.1-2ubuntu3_amd64.deb ... Step #1: Unpacking fontconfig (2.13.1-2ubuntu3) ... Step #1: Selecting previously unselected package libgraphite2-3:amd64. Step #1: Preparing to unpack .../131-libgraphite2-3_1.3.13-11build1_amd64.deb ... Step #1: Unpacking libgraphite2-3:amd64 (1.3.13-11build1) ... Step #1: Selecting previously unselected package libharfbuzz0b:amd64. Step #1: Preparing to unpack .../132-libharfbuzz0b_2.6.4-1ubuntu4.2_amd64.deb ... Step #1: Unpacking libharfbuzz0b:amd64 (2.6.4-1ubuntu4.2) ... Step #1: Selecting previously unselected package libthai-data. Step #1: Preparing to unpack .../133-libthai-data_0.1.28-3_all.deb ... Step #1: Unpacking libthai-data (0.1.28-3) ... Step #1: Selecting previously unselected package libdatrie1:amd64. Step #1: Preparing to unpack .../134-libdatrie1_0.2.12-3_amd64.deb ... Step #1: Unpacking libdatrie1:amd64 (0.2.12-3) ... Step #1: Selecting previously unselected package libthai0:amd64. Step #1: Preparing to unpack .../135-libthai0_0.1.28-3_amd64.deb ... Step #1: Unpacking libthai0:amd64 (0.1.28-3) ... Step #1: Selecting previously unselected package libpango-1.0-0:amd64. Step #1: Preparing to unpack .../136-libpango-1.0-0_1.44.7-2ubuntu4_amd64.deb ... Step #1: Unpacking libpango-1.0-0:amd64 (1.44.7-2ubuntu4) ... Step #1: Selecting previously unselected package libpangoft2-1.0-0:amd64. Step #1: Preparing to unpack .../137-libpangoft2-1.0-0_1.44.7-2ubuntu4_amd64.deb ... Step #1: Unpacking libpangoft2-1.0-0:amd64 (1.44.7-2ubuntu4) ... Step #1: Selecting previously unselected package libpangocairo-1.0-0:amd64. Step #1: Preparing to unpack .../138-libpangocairo-1.0-0_1.44.7-2ubuntu4_amd64.deb ... Step #1: Unpacking libpangocairo-1.0-0:amd64 (1.44.7-2ubuntu4) ... Step #1: Selecting previously unselected package librsvg2-2:amd64. Step #1: Preparing to unpack .../139-librsvg2-2_2.48.9-1ubuntu0.20.04.4_amd64.deb ... Step #1: Unpacking librsvg2-2:amd64 (2.48.9-1ubuntu0.20.04.4) ... Step #1: Selecting previously unselected package librsvg2-common:amd64. Step #1: Preparing to unpack .../140-librsvg2-common_2.48.9-1ubuntu0.20.04.4_amd64.deb ... Step #1: Unpacking librsvg2-common:amd64 (2.48.9-1ubuntu0.20.04.4) ... Step #1: Selecting previously unselected package humanity-icon-theme. Step #1: Preparing to unpack .../141-humanity-icon-theme_0.6.15_all.deb ... Step #1: Unpacking humanity-icon-theme (0.6.15) ... Step #1: Selecting previously unselected package ubuntu-mono. Step #1: Preparing to unpack .../142-ubuntu-mono_19.04-0ubuntu3_all.deb ... Step #1: Unpacking ubuntu-mono (19.04-0ubuntu3) ... Step #1: Selecting previously unselected package adwaita-icon-theme. Step #1: Preparing to unpack .../143-adwaita-icon-theme_3.36.1-2ubuntu0.20.04.2_all.deb ... Step #1: Unpacking adwaita-icon-theme (3.36.1-2ubuntu0.20.04.2) ... Step #1: Selecting previously unselected package alsa-topology-conf. Step #1: Preparing to unpack .../144-alsa-topology-conf_1.2.2-1_all.deb ... Step #1: Unpacking alsa-topology-conf (1.2.2-1) ... Step #1: Selecting previously unselected package alsa-ucm-conf. Step #1: Preparing to unpack .../145-alsa-ucm-conf_1.2.2-1ubuntu0.13_all.deb ... Step #1: Unpacking alsa-ucm-conf (1.2.2-1ubuntu0.13) ... Step #1: Selecting previously unselected package apg. Step #1: Preparing to unpack .../146-apg_2.2.3.dfsg.1-5_amd64.deb ... Step #1: Unpacking apg (2.2.3.dfsg.1-5) ... Step #1: Selecting previously unselected package python3-httplib2. Step #1: Preparing to unpack .../147-python3-httplib2_0.14.0-1ubuntu1_all.deb ... Step #1: Unpacking python3-httplib2 (0.14.0-1ubuntu1) ... Step #1: Selecting previously unselected package python3-problem-report. Step #1: Preparing to unpack .../148-python3-problem-report_2.20.11-0ubuntu27.27_all.deb ... Step #1: Unpacking python3-problem-report (2.20.11-0ubuntu27.27) ... Step #1: Selecting previously unselected package python3-certifi. Step #1: Preparing to unpack .../149-python3-certifi_2019.11.28-1_all.deb ... Step #1: Unpacking python3-certifi (2019.11.28-1) ... Step #1: Selecting previously unselected package python3-chardet. Step #1: Preparing to unpack .../150-python3-chardet_3.0.4-4build1_all.deb ... Step #1: Unpacking python3-chardet (3.0.4-4build1) ... Step #1: Selecting previously unselected package python3-idna. Step #1: Preparing to unpack .../151-python3-idna_2.8-1_all.deb ... Step #1: Unpacking python3-idna (2.8-1) ... Step #1: Selecting previously unselected package python3-urllib3. Step #1: Preparing to unpack .../152-python3-urllib3_1.25.8-2ubuntu0.3_all.deb ... Step #1: Unpacking python3-urllib3 (1.25.8-2ubuntu0.3) ... Step #1: Selecting previously unselected package python3-requests. Step #1: Preparing to unpack .../153-python3-requests_2.22.0-2ubuntu1.1_all.deb ... Step #1: Unpacking python3-requests (2.22.0-2ubuntu1.1) ... Step #1: Selecting previously unselected package python3-requests-unixsocket. Step #1: Preparing to unpack .../154-python3-requests-unixsocket_0.2.0-2_all.deb ... Step #1: Unpacking python3-requests-unixsocket (0.2.0-2) ... Step #1: Selecting previously unselected package python3-entrypoints. Step #1: Preparing to unpack .../155-python3-entrypoints_0.3-2ubuntu1_all.deb ... Step #1: Unpacking python3-entrypoints (0.3-2ubuntu1) ... Step #1: Selecting previously unselected package python3-cryptography. Step #1: Preparing to unpack .../156-python3-cryptography_2.8-3ubuntu0.1_amd64.deb ... Step #1: Unpacking python3-cryptography (2.8-3ubuntu0.1) ... Step #1: Selecting previously unselected package python3-secretstorage. Step #1: Preparing to unpack .../157-python3-secretstorage_2.3.1-2ubuntu1_all.deb ... Step #1: Unpacking python3-secretstorage (2.3.1-2ubuntu1) ... Step #1: Selecting previously unselected package python3-keyring. Step #1: Preparing to unpack .../158-python3-keyring_18.0.1-2ubuntu1_all.deb ... Step #1: Unpacking python3-keyring (18.0.1-2ubuntu1) ... Step #1: Selecting previously unselected package python3-lazr.uri. Step #1: Preparing to unpack .../159-python3-lazr.uri_1.0.3-4build1_all.deb ... Step #1: Unpacking python3-lazr.uri (1.0.3-4build1) ... Step #1: Selecting previously unselected package python3-simplejson. Step #1: Preparing to unpack .../160-python3-simplejson_3.16.0-2ubuntu2_amd64.deb ... Step #1: Unpacking python3-simplejson (3.16.0-2ubuntu2) ... Step #1: Selecting previously unselected package python3-wadllib. Step #1: Preparing to unpack .../161-python3-wadllib_1.3.3-3build1_all.deb ... Step #1: Unpacking python3-wadllib (1.3.3-3build1) ... Step #1: Selecting previously unselected package python3-distro. Step #1: Preparing to unpack .../162-python3-distro_1.4.0-1_all.deb ... Step #1: Unpacking python3-distro (1.4.0-1) ... Step #1: Selecting previously unselected package python3-blinker. Step #1: Preparing to unpack .../163-python3-blinker_1.4+dfsg1-0.3ubuntu1_all.deb ... Step #1: Unpacking python3-blinker (1.4+dfsg1-0.3ubuntu1) ... Step #1: Selecting previously unselected package python3-jwt. Step #1: Preparing to unpack .../164-python3-jwt_1.7.1-2ubuntu2.1_all.deb ... Step #1: Unpacking python3-jwt (1.7.1-2ubuntu2.1) ... Step #1: Selecting previously unselected package python3-oauthlib. Step #1: Preparing to unpack .../165-python3-oauthlib_3.1.0-1ubuntu2_all.deb ... Step #1: Unpacking python3-oauthlib (3.1.0-1ubuntu2) ... Step #1: Selecting previously unselected package python3-lazr.restfulclient. Step #1: Preparing to unpack .../166-python3-lazr.restfulclient_0.14.2-2build1_all.deb ... Step #1: Unpacking python3-lazr.restfulclient (0.14.2-2build1) ... Step #1: Selecting previously unselected package python3-launchpadlib. Step #1: Preparing to unpack .../167-python3-launchpadlib_1.10.13-1_all.deb ... Step #1: Unpacking python3-launchpadlib (1.10.13-1) ... Step #1: Selecting previously unselected package python3-apport. Step #1: Preparing to unpack .../168-python3-apport_2.20.11-0ubuntu27.27_all.deb ... Step #1: Unpacking python3-apport (2.20.11-0ubuntu27.27) ... Step #1: Selecting previously unselected package apport. Step #1: Preparing to unpack .../169-apport_2.20.11-0ubuntu27.27_all.deb ... Step #1: Unpacking apport (2.20.11-0ubuntu27.27) ... Step #1: Selecting previously unselected package apport-symptoms. Step #1: Preparing to unpack .../170-apport-symptoms_0.23_all.deb ... Step #1: Unpacking apport-symptoms (0.23) ... Step #1: Selecting previously unselected package libaspell15:amd64. Step #1: Preparing to unpack .../171-libaspell15_0.60.8-1ubuntu0.1_amd64.deb ... Step #1: Unpacking libaspell15:amd64 (0.60.8-1ubuntu0.1) ... Step #1: Selecting previously unselected package emacsen-common. Step #1: Preparing to unpack .../172-emacsen-common_3.0.4_all.deb ... Step #1: Unpacking emacsen-common (3.0.4) ... Step #1: Selecting previously unselected package dictionaries-common. Step #1: Preparing to unpack .../173-dictionaries-common_1.28.1_all.deb ... Step #1: Adding 'diversion of /usr/share/dict/words to /usr/share/dict/words.pre-dictionaries-common by dictionaries-common' Step #1: Unpacking dictionaries-common (1.28.1) ... Step #1: Selecting previously unselected package aspell. Step #1: Preparing to unpack .../174-aspell_0.60.8-1ubuntu0.1_amd64.deb ... Step #1: Unpacking aspell (0.60.8-1ubuntu0.1) ... Step #1: Selecting previously unselected package aspell-en. Step #1: Preparing to unpack .../175-aspell-en_2018.04.16-0-1_all.deb ... Step #1: Unpacking aspell-en (2018.04.16-0-1) ... Step #1: Selecting previously unselected package libatspi2.0-0:amd64. Step #1: Preparing to unpack .../176-libatspi2.0-0_2.36.0-2_amd64.deb ... Step #1: Unpacking libatspi2.0-0:amd64 (2.36.0-2) ... Step #1: Selecting previously unselected package at-spi2-core. Step #1: Preparing to unpack .../177-at-spi2-core_2.36.0-2_amd64.deb ... Step #1: Unpacking at-spi2-core (2.36.0-2) ... Step #1: Selecting previously unselected package libavahi-core7:amd64. Step #1: Preparing to unpack .../178-libavahi-core7_0.7-4ubuntu7.3_amd64.deb ... Step #1: Unpacking libavahi-core7:amd64 (0.7-4ubuntu7.3) ... Step #1: Selecting previously unselected package libdaemon0:amd64. Step #1: Preparing to unpack .../179-libdaemon0_0.14-7_amd64.deb ... Step #1: Unpacking libdaemon0:amd64 (0.14-7) ... Step #1: Selecting previously unselected package avahi-daemon. Step #1: Preparing to unpack .../180-avahi-daemon_0.7-4ubuntu7.3_amd64.deb ... Step #1: Unpacking avahi-daemon (0.7-4ubuntu7.3) ... Step #1: Selecting previously unselected package avahi-utils. Step #1: Preparing to unpack .../181-avahi-utils_0.7-4ubuntu7.3_amd64.deb ... Step #1: Unpacking avahi-utils (0.7-4ubuntu7.3) ... Step #1: Selecting previously unselected package bluez. Step #1: Preparing to unpack .../182-bluez_5.53-0ubuntu3.6_amd64.deb ... Step #1: Unpacking bluez (5.53-0ubuntu3.6) ... Step #1: Selecting previously unselected package bolt. Step #1: Preparing to unpack .../183-bolt_0.9.1-2~ubuntu20.04.2_amd64.deb ... Step #1: Unpacking bolt (0.9.1-2~ubuntu20.04.2) ... Step #1: Selecting previously unselected package bubblewrap. Step #1: Preparing to unpack .../184-bubblewrap_0.4.0-1ubuntu4_amd64.deb ... Step #1: Unpacking bubblewrap (0.4.0-1ubuntu4) ... Step #1: Selecting previously unselected package java-common. Step #1: Preparing to unpack .../185-java-common_0.72_all.deb ... Step #1: Unpacking java-common (0.72) ... Step #1: Selecting previously unselected package liblcms2-2:amd64. Step #1: Preparing to unpack .../186-liblcms2-2_2.9-4_amd64.deb ... Step #1: Unpacking liblcms2-2:amd64 (2.9-4) ... Step #1: Selecting previously unselected package libnspr4:amd64. Step #1: Preparing to unpack .../187-libnspr4_2%3a4.25-1_amd64.deb ... Step #1: Unpacking libnspr4:amd64 (2:4.25-1) ... Step #1: Selecting previously unselected package libnss3:amd64. Step #1: Preparing to unpack .../188-libnss3_2%3a3.49.1-1ubuntu1.9_amd64.deb ... Step #1: Unpacking libnss3:amd64 (2:3.49.1-1ubuntu1.9) ... Step #1: Selecting previously unselected package libpcsclite1:amd64. Step #1: Preparing to unpack .../189-libpcsclite1_1.8.26-3_amd64.deb ... Step #1: Unpacking libpcsclite1:amd64 (1.8.26-3) ... Step #1: Selecting previously unselected package openjdk-11-jre-headless:amd64. Step #1: Preparing to unpack .../190-openjdk-11-jre-headless_11.0.21+9-0ubuntu1~20.04_amd64.deb ... Step #1: Unpacking openjdk-11-jre-headless:amd64 (11.0.21+9-0ubuntu1~20.04) ... Step #1: Selecting previously unselected package default-jre-headless. Step #1: Preparing to unpack .../191-default-jre-headless_2%3a1.11-72_amd64.deb ... Step #1: Unpacking default-jre-headless (2:1.11-72) ... Step #1: Selecting previously unselected package ca-certificates-java. Step #1: Preparing to unpack .../192-ca-certificates-java_20190405ubuntu1.1_all.deb ... Step #1: Unpacking ca-certificates-java (20190405ubuntu1.1) ... Step #1: Selecting previously unselected package cheese-common. Step #1: Preparing to unpack .../193-cheese-common_3.34.0-1ubuntu1_all.deb ... Step #1: Unpacking cheese-common (3.34.0-1ubuntu1) ... Step #1: Selecting previously unselected package libcolord2:amd64. Step #1: Preparing to unpack .../194-libcolord2_1.4.4-2_amd64.deb ... Step #1: Unpacking libcolord2:amd64 (1.4.4-2) ... Step #1: Selecting previously unselected package libgusb2:amd64. Step #1: Preparing to unpack .../195-libgusb2_0.3.4-0.1_amd64.deb ... Step #1: Unpacking libgusb2:amd64 (0.3.4-0.1) ... Step #1: Selecting previously unselected package libcolorhug2:amd64. Step #1: Preparing to unpack .../196-libcolorhug2_1.4.4-2_amd64.deb ... Step #1: Unpacking libcolorhug2:amd64 (1.4.4-2) ... Step #1: Selecting previously unselected package libgudev-1.0-0:amd64. Step #1: Preparing to unpack .../197-libgudev-1.0-0_1%3a233-1_amd64.deb ... Step #1: Unpacking libgudev-1.0-0:amd64 (1:233-1) ... Step #1: Selecting previously unselected package libexif12:amd64. Step #1: Preparing to unpack .../198-libexif12_0.6.21-6ubuntu0.4_amd64.deb ... Step #1: Unpacking libexif12:amd64 (0.6.21-6ubuntu0.4) ... Step #1: Selecting previously unselected package libxpm4:amd64. Step #1: Preparing to unpack .../199-libxpm4_1%3a3.5.12-1ubuntu0.20.04.2_amd64.deb ... Step #1: Unpacking libxpm4:amd64 (1:3.5.12-1ubuntu0.20.04.2) ... Step #1: Selecting previously unselected package libgd3:amd64. Step #1: Preparing to unpack .../200-libgd3_2.2.5-5.2ubuntu2.1_amd64.deb ... Step #1: Unpacking libgd3:amd64 (2.2.5-5.2ubuntu2.1) ... Step #1: Selecting previously unselected package libgphoto2-port12:amd64. Step #1: Preparing to unpack .../201-libgphoto2-port12_2.5.25-0ubuntu0.1_amd64.deb ... Step #1: Unpacking libgphoto2-port12:amd64 (2.5.25-0ubuntu0.1) ... Step #1: Selecting previously unselected package libgphoto2-6:amd64. Step #1: Preparing to unpack .../202-libgphoto2-6_2.5.25-0ubuntu0.1_amd64.deb ... Step #1: Unpacking libgphoto2-6:amd64 (2.5.25-0ubuntu0.1) ... Step #1: Selecting previously unselected package libieee1284-3:amd64. Step #1: Preparing to unpack .../203-libieee1284-3_0.2.11-13build1_amd64.deb ... Step #1: Unpacking libieee1284-3:amd64 (0.2.11-13build1) ... Step #1: Selecting previously unselected package mysql-common. Step #1: Preparing to unpack .../204-mysql-common_5.8+1.0.5ubuntu2_all.deb ... Step #1: Unpacking mysql-common (5.8+1.0.5ubuntu2) ... Step #1: Selecting previously unselected package libmysqlclient21:amd64. Step #1: Preparing to unpack .../205-libmysqlclient21_8.0.35-0ubuntu0.20.04.1_amd64.deb ... Step #1: Unpacking libmysqlclient21:amd64 (8.0.35-0ubuntu0.20.04.1) ... Step #1: Selecting previously unselected package libsensors-config. Step #1: Preparing to unpack .../206-libsensors-config_1%3a3.6.0-2ubuntu1.1_all.deb ... Step #1: Unpacking libsensors-config (1:3.6.0-2ubuntu1.1) ... Step #1: Selecting previously unselected package libsensors5:amd64. Step #1: Preparing to unpack .../207-libsensors5_1%3a3.6.0-2ubuntu1.1_amd64.deb ... Step #1: Unpacking libsensors5:amd64 (1:3.6.0-2ubuntu1.1) ... Step #1: Selecting previously unselected package libsnmp-base. Step #1: Preparing to unpack .../208-libsnmp-base_5.8+dfsg-2ubuntu2.9_all.deb ... Step #1: Unpacking libsnmp-base (5.8+dfsg-2ubuntu2.9) ... Step #1: Selecting previously unselected package libsnmp35:amd64. Step #1: Preparing to unpack .../209-libsnmp35_5.8+dfsg-2ubuntu2.9_amd64.deb ... Step #1: Unpacking libsnmp35:amd64 (5.8+dfsg-2ubuntu2.9) ... Step #1: Selecting previously unselected package libsane:amd64. Step #1: Preparing to unpack .../210-libsane_1.0.29-0ubuntu5.2_amd64.deb ... Step #1: Unpacking libsane:amd64 (1.0.29-0ubuntu5.2) ... Step #1: Selecting previously unselected package libpolkit-agent-1-0:amd64. Step #1: Preparing to unpack .../211-libpolkit-agent-1-0_0.105-26ubuntu1.3_amd64.deb ... Step #1: Unpacking libpolkit-agent-1-0:amd64 (0.105-26ubuntu1.3) ... Step #1: Selecting previously unselected package policykit-1. Step #1: Preparing to unpack .../212-policykit-1_0.105-26ubuntu1.3_amd64.deb ... Step #1: Unpacking policykit-1 (0.105-26ubuntu1.3) ... Step #1: Selecting previously unselected package colord-data. Step #1: Preparing to unpack .../213-colord-data_1.4.4-2_all.deb ... Step #1: Unpacking colord-data (1.4.4-2) ... Step #1: Selecting previously unselected package colord. Step #1: Preparing to unpack .../214-colord_1.4.4-2_amd64.deb ... Step #1: Unpacking colord (1.4.4-2) ... Step #1: Selecting previously unselected package libcrack2:amd64. Step #1: Preparing to unpack .../215-libcrack2_2.9.6-3.2_amd64.deb ... Step #1: Unpacking libcrack2:amd64 (2.9.6-3.2) ... Step #1: Selecting previously unselected package cracklib-runtime. Step #1: Preparing to unpack .../216-cracklib-runtime_2.9.6-3.2_amd64.deb ... Step #1: Unpacking cracklib-runtime (2.9.6-3.2) ... Step #1: Selecting previously unselected package libnl-3-200:amd64. Step #1: Preparing to unpack .../217-libnl-3-200_3.4.0-1ubuntu0.1_amd64.deb ... Step #1: Unpacking libnl-3-200:amd64 (3.4.0-1ubuntu0.1) ... Step #1: Selecting previously unselected package libnl-genl-3-200:amd64. Step #1: Preparing to unpack .../218-libnl-genl-3-200_3.4.0-1ubuntu0.1_amd64.deb ... Step #1: Unpacking libnl-genl-3-200:amd64 (3.4.0-1ubuntu0.1) ... Step #1: Selecting previously unselected package wireless-regdb. Step #1: Preparing to unpack .../219-wireless-regdb_2022.06.06-0ubuntu1~20.04.1_all.deb ... Step #1: Unpacking wireless-regdb (2022.06.06-0ubuntu1~20.04.1) ... Step #1: Selecting previously unselected package iw. Step #1: Preparing to unpack .../220-iw_5.4-1_amd64.deb ... Step #1: Unpacking iw (5.4-1) ... Step #1: Selecting previously unselected package crda. Step #1: Preparing to unpack .../221-crda_3.18-1build1_amd64.deb ... Step #1: Unpacking crda (3.18-1build1) ... Step #1: Selecting previously unselected package cuda-cudart-11-0. Step #1: Preparing to unpack .../222-cuda-cudart-11-0_11.0.221-1_amd64.deb ... Step #1: Unpacking cuda-cudart-11-0 (11.0.221-1) ... Step #1: Selecting previously unselected package cuda-nvrtc-11-0. Step #1: Preparing to unpack .../223-cuda-nvrtc-11-0_11.0.221-1_amd64.deb ... Step #1: Unpacking cuda-nvrtc-11-0 (11.0.221-1) ... Step #1: Selecting previously unselected package libcublas-11-0. Step #1: Preparing to unpack .../224-libcublas-11-0_11.2.0.252-1_amd64.deb ... Step #1: Unpacking libcublas-11-0 (11.2.0.252-1) ... Step #1: Selecting previously unselected package libcufft-11-0. Step #1: Preparing to unpack .../225-libcufft-11-0_10.2.1.245-1_amd64.deb ... Step #1: Unpacking libcufft-11-0 (10.2.1.245-1) ... Step #1: Selecting previously unselected package libcurand-11-0. Step #1: Preparing to unpack .../226-libcurand-11-0_10.2.1.245-1_amd64.deb ... Step #1: Unpacking libcurand-11-0 (10.2.1.245-1) ... Step #1: Selecting previously unselected package libcusolver-11-0. Step #1: Preparing to unpack .../227-libcusolver-11-0_10.6.0.245-1_amd64.deb ... Step #1: Unpacking libcusolver-11-0 (10.6.0.245-1) ... Step #1: Selecting previously unselected package libcusparse-11-0. Step #1: Preparing to unpack .../228-libcusparse-11-0_11.1.1.245-1_amd64.deb ... Step #1: Unpacking libcusparse-11-0 (11.1.1.245-1) ... Step #1: Selecting previously unselected package libnpp-11-0. Step #1: Preparing to unpack .../229-libnpp-11-0_11.1.0.245-1_amd64.deb ... Step #1: Unpacking libnpp-11-0 (11.1.0.245-1) ... Step #1: Selecting previously unselected package libnvjpeg-11-0. Step #1: Preparing to unpack .../230-libnvjpeg-11-0_11.1.1.245-1_amd64.deb ... Step #1: Unpacking libnvjpeg-11-0 (11.1.1.245-1) ... Step #1: Selecting previously unselected package cuda-libraries-11-0. Step #1: Preparing to unpack .../231-cuda-libraries-11-0_11.0.3-1_amd64.deb ... Step #1: Unpacking cuda-libraries-11-0 (11.0.3-1) ... Step #1: Selecting previously unselected package libnvidia-common-450. Step #1: Preparing to unpack .../232-libnvidia-common-450_450.51.06-0ubuntu1_all.deb ... Step #1: Unpacking libnvidia-common-450 (450.51.06-0ubuntu1) ... Step #1: Selecting previously unselected package libnvidia-compute-450:amd64. Step #1: Preparing to unpack .../233-libnvidia-compute-450_450.51.06-0ubuntu1_amd64.deb ... Step #1: Unpacking libnvidia-compute-450:amd64 (450.51.06-0ubuntu1) ... Step #1: Selecting previously unselected package libnvidia-decode-450:amd64. Step #1: Preparing to unpack .../234-libnvidia-decode-450_450.51.06-0ubuntu1_amd64.deb ... Step #1: Unpacking libnvidia-decode-450:amd64 (450.51.06-0ubuntu1) ... Step #1: Selecting previously unselected package libnvidia-encode-450:amd64. Step #1: Preparing to unpack .../235-libnvidia-encode-450_450.51.06-0ubuntu1_amd64.deb ... Step #1: Unpacking libnvidia-encode-450:amd64 (450.51.06-0ubuntu1) ... Step #1: Selecting previously unselected package libglvnd0:amd64. Step #1: Preparing to unpack .../236-libglvnd0_1.3.2-1~ubuntu0.20.04.2_amd64.deb ... Step #1: Unpacking libglvnd0:amd64 (1.3.2-1~ubuntu0.20.04.2) ... Step #1: Selecting previously unselected package libglapi-mesa:amd64. Step #1: Preparing to unpack .../237-libglapi-mesa_21.2.6-0ubuntu0.1~20.04.2_amd64.deb ... Step #1: Unpacking libglapi-mesa:amd64 (21.2.6-0ubuntu0.1~20.04.2) ... Step #1: Selecting previously unselected package libxcb-dri2-0:amd64. Step #1: Preparing to unpack .../238-libxcb-dri2-0_1.14-2_amd64.deb ... Step #1: Unpacking libxcb-dri2-0:amd64 (1.14-2) ... Step #1: Selecting previously unselected package libxcb-dri3-0:amd64. Step #1: Preparing to unpack .../239-libxcb-dri3-0_1.14-2_amd64.deb ... Step #1: Unpacking libxcb-dri3-0:amd64 (1.14-2) ... Step #1: Selecting previously unselected package libxcb-glx0:amd64. Step #1: Preparing to unpack .../240-libxcb-glx0_1.14-2_amd64.deb ... Step #1: Unpacking libxcb-glx0:amd64 (1.14-2) ... Step #1: Selecting previously unselected package libxcb-present0:amd64. Step #1: Preparing to unpack .../241-libxcb-present0_1.14-2_amd64.deb ... Step #1: Unpacking libxcb-present0:amd64 (1.14-2) ... Step #1: Selecting previously unselected package libxcb-sync1:amd64. Step #1: Preparing to unpack .../242-libxcb-sync1_1.14-2_amd64.deb ... Step #1: Unpacking libxcb-sync1:amd64 (1.14-2) ... Step #1: Selecting previously unselected package libxcb-xfixes0:amd64. Step #1: Preparing to unpack .../243-libxcb-xfixes0_1.14-2_amd64.deb ... Step #1: Unpacking libxcb-xfixes0:amd64 (1.14-2) ... Step #1: Selecting previously unselected package libxfixes3:amd64. Step #1: Preparing to unpack .../244-libxfixes3_1%3a5.0.3-2_amd64.deb ... Step #1: Unpacking libxfixes3:amd64 (1:5.0.3-2) ... Step #1: Selecting previously unselected package libxshmfence1:amd64. Step #1: Preparing to unpack .../245-libxshmfence1_1.3-1_amd64.deb ... Step #1: Unpacking libxshmfence1:amd64 (1.3-1) ... Step #1: Selecting previously unselected package libxxf86vm1:amd64. Step #1: Preparing to unpack .../246-libxxf86vm1_1%3a1.1.4-1build1_amd64.deb ... Step #1: Unpacking libxxf86vm1:amd64 (1:1.1.4-1build1) ... Step #1: Selecting previously unselected package libdrm-amdgpu1:amd64. Step #1: Preparing to unpack .../247-libdrm-amdgpu1_2.4.107-8ubuntu1~20.04.2_amd64.deb ... Step #1: Unpacking libdrm-amdgpu1:amd64 (2.4.107-8ubuntu1~20.04.2) ... Step #1: Selecting previously unselected package libpciaccess0:amd64. Step #1: Preparing to unpack .../248-libpciaccess0_0.16-0ubuntu1_amd64.deb ... Step #1: Unpacking libpciaccess0:amd64 (0.16-0ubuntu1) ... Step #1: Selecting previously unselected package libdrm-intel1:amd64. Step #1: Preparing to unpack .../249-libdrm-intel1_2.4.107-8ubuntu1~20.04.2_amd64.deb ... Step #1: Unpacking libdrm-intel1:amd64 (2.4.107-8ubuntu1~20.04.2) ... Step #1: Selecting previously unselected package libdrm-nouveau2:amd64. Step #1: Preparing to unpack .../250-libdrm-nouveau2_2.4.107-8ubuntu1~20.04.2_amd64.deb ... Step #1: Unpacking libdrm-nouveau2:amd64 (2.4.107-8ubuntu1~20.04.2) ... Step #1: Selecting previously unselected package libdrm-radeon1:amd64. Step #1: Preparing to unpack .../251-libdrm-radeon1_2.4.107-8ubuntu1~20.04.2_amd64.deb ... Step #1: Unpacking libdrm-radeon1:amd64 (2.4.107-8ubuntu1~20.04.2) ... Step #1: Selecting previously unselected package libllvm12:amd64. Step #1: Preparing to unpack .../252-libllvm12_1%3a12.0.0-3ubuntu1~20.04.5_amd64.deb ... Step #1: Unpacking libllvm12:amd64 (1:12.0.0-3ubuntu1~20.04.5) ... Step #1: Selecting previously unselected package libvulkan1:amd64. Step #1: Preparing to unpack .../253-libvulkan1_1.2.131.2-1_amd64.deb ... Step #1: Unpacking libvulkan1:amd64 (1.2.131.2-1) ... Step #1: Selecting previously unselected package libgl1-mesa-dri:amd64. Step #1: Preparing to unpack .../254-libgl1-mesa-dri_21.2.6-0ubuntu0.1~20.04.2_amd64.deb ... Step #1: Unpacking libgl1-mesa-dri:amd64 (21.2.6-0ubuntu0.1~20.04.2) ... Step #1: Selecting previously unselected package libglx-mesa0:amd64. Step #1: Preparing to unpack .../255-libglx-mesa0_21.2.6-0ubuntu0.1~20.04.2_amd64.deb ... Step #1: Unpacking libglx-mesa0:amd64 (21.2.6-0ubuntu0.1~20.04.2) ... Step #1: Selecting previously unselected package libglx0:amd64. Step #1: Preparing to unpack .../256-libglx0_1.3.2-1~ubuntu0.20.04.2_amd64.deb ... Step #1: Unpacking libglx0:amd64 (1.3.2-1~ubuntu0.20.04.2) ... Step #1: Selecting previously unselected package libgl1:amd64. Step #1: Preparing to unpack .../257-libgl1_1.3.2-1~ubuntu0.20.04.2_amd64.deb ... Step #1: Unpacking libgl1:amd64 (1.3.2-1~ubuntu0.20.04.2) ... Step #1: Selecting previously unselected package libnvidia-fbc1-450:amd64. Step #1: Preparing to unpack .../258-libnvidia-fbc1-450_450.51.06-0ubuntu1_amd64.deb ... Step #1: Unpacking libnvidia-fbc1-450:amd64 (450.51.06-0ubuntu1) ... Step #1: Selecting previously unselected package libwayland-server0:amd64. Step #1: Preparing to unpack .../259-libwayland-server0_1.18.0-1ubuntu0.1_amd64.deb ... Step #1: Unpacking libwayland-server0:amd64 (1.18.0-1ubuntu0.1) ... Step #1: Selecting previously unselected package libgbm1:amd64. Step #1: Preparing to unpack .../260-libgbm1_21.2.6-0ubuntu0.1~20.04.2_amd64.deb ... Step #1: Unpacking libgbm1:amd64 (21.2.6-0ubuntu0.1~20.04.2) ... Step #1: Selecting previously unselected package libwayland-client0:amd64. Step #1: Preparing to unpack .../261-libwayland-client0_1.18.0-1ubuntu0.1_amd64.deb ... Step #1: Unpacking libwayland-client0:amd64 (1.18.0-1ubuntu0.1) ... Step #1: Selecting previously unselected package libegl-mesa0:amd64. Step #1: Preparing to unpack .../262-libegl-mesa0_21.2.6-0ubuntu0.1~20.04.2_amd64.deb ... Step #1: Unpacking libegl-mesa0:amd64 (21.2.6-0ubuntu0.1~20.04.2) ... Step #1: Selecting previously unselected package libegl1:amd64. Step #1: Preparing to unpack .../263-libegl1_1.3.2-1~ubuntu0.20.04.2_amd64.deb ... Step #1: Unpacking libegl1:amd64 (1.3.2-1~ubuntu0.20.04.2) ... Step #1: Selecting previously unselected package libopengl0:amd64. Step #1: Preparing to unpack .../264-libopengl0_1.3.2-1~ubuntu0.20.04.2_amd64.deb ... Step #1: Unpacking libopengl0:amd64 (1.3.2-1~ubuntu0.20.04.2) ... Step #1: Selecting previously unselected package libgles2:amd64. Step #1: Preparing to unpack .../265-libgles2_1.3.2-1~ubuntu0.20.04.2_amd64.deb ... Step #1: Unpacking libgles2:amd64 (1.3.2-1~ubuntu0.20.04.2) ... Step #1: Selecting previously unselected package libnvidia-gl-450:amd64. Step #1: Preparing to unpack .../266-libnvidia-gl-450_450.51.06-0ubuntu1_amd64.deb ... Step #1: Unpacking libnvidia-gl-450:amd64 (450.51.06-0ubuntu1) ... Step #1: Selecting previously unselected package libnvidia-ifr1-450:amd64. Step #1: Preparing to unpack .../267-libnvidia-ifr1-450_450.51.06-0ubuntu1_amd64.deb ... Step #1: Unpacking libnvidia-ifr1-450:amd64 (450.51.06-0ubuntu1) ... Step #1: Selecting previously unselected package nvidia-compute-utils-450. Step #1: Preparing to unpack .../268-nvidia-compute-utils-450_450.51.06-0ubuntu1_amd64.deb ... Step #1: Unpacking nvidia-compute-utils-450 (450.51.06-0ubuntu1) ... Step #1: Selecting previously unselected package nvidia-kernel-source-450. Step #1: Preparing to unpack .../269-nvidia-kernel-source-450_450.51.06-0ubuntu1_amd64.deb ... Step #1: Unpacking nvidia-kernel-source-450 (450.51.06-0ubuntu1) ... Step #1: Selecting previously unselected package nvidia-kernel-common-450. Step #1: Preparing to unpack .../270-nvidia-kernel-common-450_450.51.06-0ubuntu1_amd64.deb ... Step #1: Unpacking nvidia-kernel-common-450 (450.51.06-0ubuntu1) ... Step #1: Selecting previously unselected package nvidia-dkms-450. Step #1: Preparing to unpack .../271-nvidia-dkms-450_450.51.06-0ubuntu1_amd64.deb ... Step #1: Unpacking nvidia-dkms-450 (450.51.06-0ubuntu1) ... Step #1: Selecting previously unselected package libnvidia-extra-450:amd64. Step #1: Preparing to unpack .../272-libnvidia-extra-450_450.51.06-0ubuntu1_amd64.deb ... Step #1: Unpacking libnvidia-extra-450:amd64 (450.51.06-0ubuntu1) ... Step #1: Selecting previously unselected package nvidia-utils-450. Step #1: Preparing to unpack .../273-nvidia-utils-450_450.51.06-0ubuntu1_amd64.deb ... Step #1: Unpacking nvidia-utils-450 (450.51.06-0ubuntu1) ... Step #1: Selecting previously unselected package libnvidia-cfg1-450:amd64. Step #1: Preparing to unpack .../274-libnvidia-cfg1-450_450.51.06-0ubuntu1_amd64.deb ... Step #1: Unpacking libnvidia-cfg1-450:amd64 (450.51.06-0ubuntu1) ... Step #1: Selecting previously unselected package libxt6:amd64. Step #1: Preparing to unpack .../275-libxt6_1%3a1.1.5-1_amd64.deb ... Step #1: Unpacking libxt6:amd64 (1:1.1.5-1) ... Step #1: Selecting previously unselected package libxmu6:amd64. Step #1: Preparing to unpack .../276-libxmu6_2%3a1.1.3-0ubuntu1_amd64.deb ... Step #1: Unpacking libxmu6:amd64 (2:1.1.3-0ubuntu1) ... Step #1: Selecting previously unselected package libxaw7:amd64. Step #1: Preparing to unpack .../277-libxaw7_2%3a1.0.13-1_amd64.deb ... Step #1: Unpacking libxaw7:amd64 (2:1.0.13-1) ... Step #1: Selecting previously unselected package libxkbfile1:amd64. Step #1: Preparing to unpack .../278-libxkbfile1_1%3a1.1.0-1_amd64.deb ... Step #1: Unpacking libxkbfile1:amd64 (1:1.1.0-1) ... Step #1: Selecting previously unselected package x11-xkb-utils. Step #1: Preparing to unpack .../279-x11-xkb-utils_7.7+5_amd64.deb ... Step #1: Unpacking x11-xkb-utils (7.7+5) ... Step #1: Selecting previously unselected package xserver-common. Step #1: Preparing to unpack .../280-xserver-common_2%3a1.20.13-1ubuntu1~20.04.9_all.deb ... Step #1: Unpacking xserver-common (2:1.20.13-1ubuntu1~20.04.9) ... Step #1: Selecting previously unselected package libepoxy0:amd64. Step #1: Preparing to unpack .../281-libepoxy0_1.5.4-1_amd64.deb ... Step #1: Unpacking libepoxy0:amd64 (1.5.4-1) ... Step #1: Selecting previously unselected package libunwind8:amd64. Step #1: Preparing to unpack .../282-libunwind8_1.2.1-9ubuntu0.1_amd64.deb ... Step #1: Unpacking libunwind8:amd64 (1.2.1-9ubuntu0.1) ... Step #1: Selecting previously unselected package libfontenc1:amd64. Step #1: Preparing to unpack .../283-libfontenc1_1%3a1.1.4-0ubuntu1_amd64.deb ... Step #1: Unpacking libfontenc1:amd64 (1:1.1.4-0ubuntu1) ... Step #1: Selecting previously unselected package libxfont2:amd64. Step #1: Preparing to unpack .../284-libxfont2_1%3a2.0.3-1_amd64.deb ... Step #1: Unpacking libxfont2:amd64 (1:2.0.3-1) ... Step #1: Selecting previously unselected package xserver-xorg-core. Step #1: Preparing to unpack .../285-xserver-xorg-core_2%3a1.20.13-1ubuntu1~20.04.9_amd64.deb ... Step #1: Unpacking xserver-xorg-core (2:1.20.13-1ubuntu1~20.04.9) ... Step #1: Selecting previously unselected package xserver-xorg-video-nvidia-450. Step #1: Preparing to unpack .../286-xserver-xorg-video-nvidia-450_450.51.06-0ubuntu1_amd64.deb ... Step #1: Unpacking xserver-xorg-video-nvidia-450 (450.51.06-0ubuntu1) ... Step #1: Selecting previously unselected package nvidia-driver-450. Step #1: Preparing to unpack .../287-nvidia-driver-450_450.51.06-0ubuntu1_amd64.deb ... Step #1: Unpacking nvidia-driver-450 (450.51.06-0ubuntu1) ... Step #1: Selecting previously unselected package nvidia-modprobe. Step #1: Preparing to unpack .../288-nvidia-modprobe_450.51.06-0ubuntu1_amd64.deb ... Step #1: Unpacking nvidia-modprobe (450.51.06-0ubuntu1) ... Step #1: Selecting previously unselected package pkg-config. Step #1: Preparing to unpack .../289-pkg-config_0.29.1-0ubuntu4_amd64.deb ... Step #1: Unpacking pkg-config (0.29.1-0ubuntu4) ... Step #1: Selecting previously unselected package python3-xkit. Step #1: Preparing to unpack .../290-python3-xkit_0.5.0ubuntu4_all.deb ... Step #1: Unpacking python3-xkit (0.5.0ubuntu4) ... Step #1: Selecting previously unselected package libcamel-1.2-62:amd64. Step #1: Preparing to unpack .../291-libcamel-1.2-62_3.36.5-0ubuntu1_amd64.deb ... Step #1: Unpacking libcamel-1.2-62:amd64 (3.36.5-0ubuntu1) ... Step #1: Selecting previously unselected package libvorbisfile3:amd64. Step #1: Preparing to unpack .../292-libvorbisfile3_1.3.6-2ubuntu1_amd64.deb ... Step #1: Unpacking libvorbisfile3:amd64 (1.3.6-2ubuntu1) ... Step #1: Selecting previously unselected package sound-theme-freedesktop. Step #1: Preparing to unpack .../293-sound-theme-freedesktop_0.8-2ubuntu1_all.deb ... Step #1: Unpacking sound-theme-freedesktop (0.8-2ubuntu1) ... Step #1: Selecting previously unselected package libcanberra0:amd64. Step #1: Preparing to unpack .../294-libcanberra0_0.30-7ubuntu1_amd64.deb ... Step #1: Unpacking libcanberra0:amd64 (0.30-7ubuntu1) ... Step #1: Selecting previously unselected package libatk1.0-data. Step #1: Preparing to unpack .../295-libatk1.0-data_2.35.1-1ubuntu2_all.deb ... Step #1: Unpacking libatk1.0-data (2.35.1-1ubuntu2) ... Step #1: Selecting previously unselected package libatk1.0-0:amd64. Step #1: Preparing to unpack .../296-libatk1.0-0_2.35.1-1ubuntu2_amd64.deb ... Step #1: Unpacking libatk1.0-0:amd64 (2.35.1-1ubuntu2) ... Step #1: Selecting previously unselected package libatk-bridge2.0-0:amd64. Step #1: Preparing to unpack .../297-libatk-bridge2.0-0_2.34.2-0ubuntu2~20.04.1_amd64.deb ... Step #1: Unpacking libatk-bridge2.0-0:amd64 (2.34.2-0ubuntu2~20.04.1) ... Step #1: Selecting previously unselected package libsoup-gnome2.4-1:amd64. Step #1: Preparing to unpack .../298-libsoup-gnome2.4-1_2.70.0-1_amd64.deb ... Step #1: Unpacking libsoup-gnome2.4-1:amd64 (2.70.0-1) ... Step #1: Selecting previously unselected package librest-0.7-0:amd64. Step #1: Preparing to unpack .../299-librest-0.7-0_0.8.1-1_amd64.deb ... Step #1: Unpacking librest-0.7-0:amd64 (0.8.1-1) ... Step #1: Selecting previously unselected package libwayland-cursor0:amd64. Step #1: Preparing to unpack .../300-libwayland-cursor0_1.18.0-1ubuntu0.1_amd64.deb ... Step #1: Unpacking libwayland-cursor0:amd64 (1.18.0-1ubuntu0.1) ... Step #1: Selecting previously unselected package libwayland-egl1:amd64. Step #1: Preparing to unpack .../301-libwayland-egl1_1.18.0-1ubuntu0.1_amd64.deb ... Step #1: Unpacking libwayland-egl1:amd64 (1.18.0-1ubuntu0.1) ... Step #1: Selecting previously unselected package libxcomposite1:amd64. Step #1: Preparing to unpack .../302-libxcomposite1_1%3a0.4.5-1_amd64.deb ... Step #1: Unpacking libxcomposite1:amd64 (1:0.4.5-1) ... Step #1: Selecting previously unselected package libxcursor1:amd64. Step #1: Preparing to unpack .../303-libxcursor1_1%3a1.2.0-2_amd64.deb ... Step #1: Unpacking libxcursor1:amd64 (1:1.2.0-2) ... Step #1: Selecting previously unselected package libxdamage1:amd64. Step #1: Preparing to unpack .../304-libxdamage1_1%3a1.1.5-2_amd64.deb ... Step #1: Unpacking libxdamage1:amd64 (1:1.1.5-2) ... Step #1: Selecting previously unselected package libxi6:amd64. Step #1: Preparing to unpack .../305-libxi6_2%3a1.7.10-0ubuntu1_amd64.deb ... Step #1: Unpacking libxi6:amd64 (2:1.7.10-0ubuntu1) ... Step #1: Selecting previously unselected package libxinerama1:amd64. Step #1: Preparing to unpack .../306-libxinerama1_2%3a1.1.4-2_amd64.deb ... Step #1: Unpacking libxinerama1:amd64 (2:1.1.4-2) ... Step #1: Selecting previously unselected package libxkbcommon0:amd64. Step #1: Preparing to unpack .../307-libxkbcommon0_0.10.0-1_amd64.deb ... Step #1: Unpacking libxkbcommon0:amd64 (0.10.0-1) ... Step #1: Selecting previously unselected package libxrandr2:amd64. Step #1: Preparing to unpack .../308-libxrandr2_2%3a1.5.2-0ubuntu1_amd64.deb ... Step #1: Unpacking libxrandr2:amd64 (2:1.5.2-0ubuntu1) ... Step #1: Selecting previously unselected package libgtk-3-common. Step #1: Preparing to unpack .../309-libgtk-3-common_3.24.20-0ubuntu1.1_all.deb ... Step #1: Unpacking libgtk-3-common (3.24.20-0ubuntu1.1) ... Step #1: Selecting previously unselected package libgtk-3-0:amd64. Step #1: Preparing to unpack .../310-libgtk-3-0_3.24.20-0ubuntu1.1_amd64.deb ... Step #1: Unpacking libgtk-3-0:amd64 (3.24.20-0ubuntu1.1) ... Step #1: Selecting previously unselected package libcanberra-gtk3-0:amd64. Step #1: Preparing to unpack .../311-libcanberra-gtk3-0_0.30-7ubuntu1_amd64.deb ... Step #1: Unpacking libcanberra-gtk3-0:amd64 (0.30-7ubuntu1) ... Step #1: Selecting previously unselected package libgck-1-0:amd64. Step #1: Preparing to unpack .../312-libgck-1-0_3.36.0-2build1_amd64.deb ... Step #1: Unpacking libgck-1-0:amd64 (3.36.0-2build1) ... Step #1: Selecting previously unselected package libgcr-base-3-1:amd64. Step #1: Preparing to unpack .../313-libgcr-base-3-1_3.36.0-2build1_amd64.deb ... Step #1: Unpacking libgcr-base-3-1:amd64 (3.36.0-2build1) ... Step #1: Selecting previously unselected package libgoa-1.0-common. Step #1: Preparing to unpack .../314-libgoa-1.0-common_3.36.1-0ubuntu1_all.deb ... Step #1: Unpacking libgoa-1.0-common (3.36.1-0ubuntu1) ... Step #1: Selecting previously unselected package libgoa-1.0-0b:amd64. Step #1: Preparing to unpack .../315-libgoa-1.0-0b_3.36.1-0ubuntu1_amd64.deb ... Step #1: Unpacking libgoa-1.0-0b:amd64 (3.36.1-0ubuntu1) ... Step #1: Selecting previously unselected package libgdata-common. Step #1: Preparing to unpack .../316-libgdata-common_0.17.12-1_all.deb ... Step #1: Unpacking libgdata-common (0.17.12-1) ... Step #1: Selecting previously unselected package libgdata22:amd64. Step #1: Preparing to unpack .../317-libgdata22_0.17.12-1_amd64.deb ... Step #1: Unpacking libgdata22:amd64 (0.17.12-1) ... Step #1: Selecting previously unselected package libsecret-common. Step #1: Preparing to unpack .../318-libsecret-common_0.20.4-0ubuntu1_all.deb ... Step #1: Unpacking libsecret-common (0.20.4-0ubuntu1) ... Step #1: Selecting previously unselected package libsecret-1-0:amd64. Step #1: Preparing to unpack .../319-libsecret-1-0_0.20.4-0ubuntu1_amd64.deb ... Step #1: Unpacking libsecret-1-0:amd64 (0.20.4-0ubuntu1) ... Step #1: Selecting previously unselected package evolution-data-server-common. Step #1: Preparing to unpack .../320-evolution-data-server-common_3.36.5-0ubuntu1_all.deb ... Step #1: Unpacking evolution-data-server-common (3.36.5-0ubuntu1) ... Step #1: Selecting previously unselected package libedataserver-1.2-24:amd64. Step #1: Preparing to unpack .../321-libedataserver-1.2-24_3.36.5-0ubuntu1_amd64.deb ... Step #1: Unpacking libedataserver-1.2-24:amd64 (3.36.5-0ubuntu1) ... Step #1: Selecting previously unselected package libebackend-1.2-10:amd64. Step #1: Preparing to unpack .../322-libebackend-1.2-10_3.36.5-0ubuntu1_amd64.deb ... Step #1: Unpacking libebackend-1.2-10:amd64 (3.36.5-0ubuntu1) ... Step #1: Selecting previously unselected package libboost-thread1.71.0:amd64. Step #1: Preparing to unpack .../323-libboost-thread1.71.0_1.71.0-6ubuntu6_amd64.deb ... Step #1: Unpacking libboost-thread1.71.0:amd64 (1.71.0-6ubuntu6) ... Step #1: Selecting previously unselected package libprotobuf17:amd64. Step #1: Preparing to unpack .../324-libprotobuf17_3.6.1.3-2ubuntu5.2_amd64.deb ... Step #1: Unpacking libprotobuf17:amd64 (3.6.1.3-2ubuntu5.2) ... Step #1: Selecting previously unselected package libphonenumber7:amd64. Step #1: Preparing to unpack .../325-libphonenumber7_7.1.0-5ubuntu11_amd64.deb ... Step #1: Unpacking libphonenumber7:amd64 (7.1.0-5ubuntu11) ... Step #1: Selecting previously unselected package libebook-contacts-1.2-3:amd64. Step #1: Preparing to unpack .../326-libebook-contacts-1.2-3_3.36.5-0ubuntu1_amd64.deb ... Step #1: Unpacking libebook-contacts-1.2-3:amd64 (3.36.5-0ubuntu1) ... Step #1: Selecting previously unselected package libedata-book-1.2-26:amd64. Step #1: Preparing to unpack .../327-libedata-book-1.2-26_3.36.5-0ubuntu1_amd64.deb ... Step #1: Unpacking libedata-book-1.2-26:amd64 (3.36.5-0ubuntu1) ... Step #1: Selecting previously unselected package libebook-1.2-20:amd64. Step #1: Preparing to unpack .../328-libebook-1.2-20_3.36.5-0ubuntu1_amd64.deb ... Step #1: Unpacking libebook-1.2-20:amd64 (3.36.5-0ubuntu1) ... Step #1: Selecting previously unselected package libical3:amd64. Step #1: Preparing to unpack .../329-libical3_3.0.8-1_amd64.deb ... Step #1: Unpacking libical3:amd64 (3.0.8-1) ... Step #1: Selecting previously unselected package libecal-2.0-1:amd64. Step #1: Preparing to unpack .../330-libecal-2.0-1_3.36.5-0ubuntu1_amd64.deb ... Step #1: Unpacking libecal-2.0-1:amd64 (3.36.5-0ubuntu1) ... Step #1: Selecting previously unselected package libedata-cal-2.0-1:amd64. Step #1: Preparing to unpack .../331-libedata-cal-2.0-1_3.36.5-0ubuntu1_amd64.deb ... Step #1: Unpacking libedata-cal-2.0-1:amd64 (3.36.5-0ubuntu1) ... Step #1: Selecting previously unselected package libgcr-ui-3-1:amd64. Step #1: Preparing to unpack .../332-libgcr-ui-3-1_3.36.0-2build1_amd64.deb ... Step #1: Unpacking libgcr-ui-3-1:amd64 (3.36.0-2build1) ... Step #1: Selecting previously unselected package libjavascriptcoregtk-4.0-18:amd64. Step #1: Preparing to unpack .../333-libjavascriptcoregtk-4.0-18_2.38.6-0ubuntu0.20.04.1_amd64.deb ... Step #1: Unpacking libjavascriptcoregtk-4.0-18:amd64 (2.38.6-0ubuntu0.20.04.1) ... Step #1: Selecting previously unselected package xdg-dbus-proxy. Step #1: Preparing to unpack .../334-xdg-dbus-proxy_0.1.2-1_amd64.deb ... Step #1: Unpacking xdg-dbus-proxy (0.1.2-1) ... Step #1: Selecting previously unselected package hunspell-en-us. Step #1: Preparing to unpack .../335-hunspell-en-us_1%3a2018.04.16-1_all.deb ... Step #1: Unpacking hunspell-en-us (1:2018.04.16-1) ... Step #1: Selecting previously unselected package libhunspell-1.7-0:amd64. Step #1: Preparing to unpack .../336-libhunspell-1.7-0_1.7.0-2build2_amd64.deb ... Step #1: Unpacking libhunspell-1.7-0:amd64 (1.7.0-2build2) ... Step #1: Selecting previously unselected package libenchant-2-2:amd64. Step #1: Preparing to unpack .../337-libenchant-2-2_2.2.8-1ubuntu0.20.04.1_amd64.deb ... Step #1: Unpacking libenchant-2-2:amd64 (2.2.8-1ubuntu0.20.04.1) ... Step #1: Selecting previously unselected package libgstreamer-gl1.0-0:amd64. Step #1: Preparing to unpack .../338-libgstreamer-gl1.0-0_1.16.3-0ubuntu1.2_amd64.deb ... Step #1: Unpacking libgstreamer-gl1.0-0:amd64 (1.16.3-0ubuntu1.2) ... Step #1: Selecting previously unselected package libharfbuzz-icu0:amd64. Step #1: Preparing to unpack .../339-libharfbuzz-icu0_2.6.4-1ubuntu4.2_amd64.deb ... Step #1: Unpacking libharfbuzz-icu0:amd64 (2.6.4-1ubuntu4.2) ... Step #1: Selecting previously unselected package libhyphen0:amd64. Step #1: Preparing to unpack .../340-libhyphen0_2.8.8-7_amd64.deb ... Step #1: Unpacking libhyphen0:amd64 (2.8.8-7) ... Step #1: Selecting previously unselected package libopenjp2-7:amd64. Step #1: Preparing to unpack .../341-libopenjp2-7_2.3.1-1ubuntu4.20.04.1_amd64.deb ... Step #1: Unpacking libopenjp2-7:amd64 (2.3.1-1ubuntu4.20.04.1) ... Step #1: Selecting previously unselected package libwebpdemux2:amd64. Step #1: Preparing to unpack .../342-libwebpdemux2_0.6.1-2ubuntu0.20.04.3_amd64.deb ... Step #1: Unpacking libwebpdemux2:amd64 (0.6.1-2ubuntu0.20.04.3) ... Step #1: Selecting previously unselected package libwoff1:amd64. Step #1: Preparing to unpack .../343-libwoff1_1.0.2-1build2_amd64.deb ... Step #1: Unpacking libwoff1:amd64 (1.0.2-1build2) ... Step #1: Selecting previously unselected package libxslt1.1:amd64. Step #1: Preparing to unpack .../344-libxslt1.1_1.1.34-4ubuntu0.20.04.1_amd64.deb ... Step #1: Unpacking libxslt1.1:amd64 (1.1.34-4ubuntu0.20.04.1) ... Step #1: Selecting previously unselected package libwebkit2gtk-4.0-37:amd64. Step #1: Preparing to unpack .../345-libwebkit2gtk-4.0-37_2.38.6-0ubuntu0.20.04.1_amd64.deb ... Step #1: Unpacking libwebkit2gtk-4.0-37:amd64 (2.38.6-0ubuntu0.20.04.1) ... Step #1: Selecting previously unselected package libedataserverui-1.2-2:amd64. Step #1: Preparing to unpack .../346-libedataserverui-1.2-2_3.36.5-0ubuntu1_amd64.deb ... Step #1: Unpacking libedataserverui-1.2-2:amd64 (3.36.5-0ubuntu1) ... Step #1: Selecting previously unselected package libgeocode-glib0:amd64. Step #1: Preparing to unpack .../347-libgeocode-glib0_3.26.2-2_amd64.deb ... Step #1: Unpacking libgeocode-glib0:amd64 (3.26.2-2) ... Step #1: Selecting previously unselected package libgweather-common. Step #1: Preparing to unpack .../348-libgweather-common_3.36.1-1~ubuntu20.04.1_all.deb ... Step #1: Unpacking libgweather-common (3.36.1-1~ubuntu20.04.1) ... Step #1: Selecting previously unselected package libgweather-3-16:amd64. Step #1: Preparing to unpack .../349-libgweather-3-16_3.36.1-1~ubuntu20.04.1_amd64.deb ... Step #1: Unpacking libgweather-3-16:amd64 (3.36.1-1~ubuntu20.04.1) ... Step #1: Selecting previously unselected package gcr. Step #1: Preparing to unpack .../350-gcr_3.36.0-2build1_amd64.deb ... Step #1: Unpacking gcr (3.36.0-2build1) ... Step #1: Selecting previously unselected package p11-kit-modules:amd64. Step #1: Preparing to unpack .../351-p11-kit-modules_0.23.20-1ubuntu0.1_amd64.deb ... Step #1: Unpacking p11-kit-modules:amd64 (0.23.20-1ubuntu0.1) ... Step #1: Selecting previously unselected package p11-kit. Step #1: Preparing to unpack .../352-p11-kit_0.23.20-1ubuntu0.1_amd64.deb ... Step #1: Unpacking p11-kit (0.23.20-1ubuntu0.1) ... Step #1: Selecting previously unselected package pinentry-gnome3. Step #1: Preparing to unpack .../353-pinentry-gnome3_1.1.0-3build1_amd64.deb ... Step #1: Unpacking pinentry-gnome3 (1.1.0-3build1) ... Step #1: Selecting previously unselected package gnome-keyring. Step #1: Preparing to unpack .../354-gnome-keyring_3.36.0-1ubuntu1_amd64.deb ... Step #1: Unpacking gnome-keyring (3.36.0-1ubuntu1) ... Step #1: Selecting previously unselected package evolution-data-server. Step #1: Preparing to unpack .../355-evolution-data-server_3.36.5-0ubuntu1_amd64.deb ... Step #1: Unpacking evolution-data-server (3.36.5-0ubuntu1) ... Step #1: Selecting previously unselected package gir1.2-accountsservice-1.0. Step #1: Preparing to unpack .../356-gir1.2-accountsservice-1.0_0.6.55-0ubuntu12~20.04.6_amd64.deb ... Step #1: Unpacking gir1.2-accountsservice-1.0 (0.6.55-0ubuntu12~20.04.6) ... Step #1: Selecting previously unselected package gir1.2-freedesktop:amd64. Step #1: Preparing to unpack .../357-gir1.2-freedesktop_1.64.1-1~ubuntu20.04.1_amd64.deb ... Step #1: Unpacking gir1.2-freedesktop:amd64 (1.64.1-1~ubuntu20.04.1) ... Step #1: Selecting previously unselected package gir1.2-atspi-2.0:amd64. Step #1: Preparing to unpack .../358-gir1.2-atspi-2.0_2.36.0-2_amd64.deb ... Step #1: Unpacking gir1.2-atspi-2.0:amd64 (2.36.0-2) ... Step #1: Selecting previously unselected package gir1.2-gck-1:amd64. Step #1: Preparing to unpack .../359-gir1.2-gck-1_3.36.0-2build1_amd64.deb ... Step #1: Unpacking gir1.2-gck-1:amd64 (3.36.0-2build1) ... Step #1: Selecting previously unselected package gir1.2-atk-1.0:amd64. Step #1: Preparing to unpack .../360-gir1.2-atk-1.0_2.35.1-1ubuntu2_amd64.deb ... Step #1: Unpacking gir1.2-atk-1.0:amd64 (2.35.1-1ubuntu2) ... Step #1: Selecting previously unselected package gir1.2-gdkpixbuf-2.0:amd64. Step #1: Preparing to unpack .../361-gir1.2-gdkpixbuf-2.0_2.40.0+dfsg-3ubuntu0.4_amd64.deb ... Step #1: Unpacking gir1.2-gdkpixbuf-2.0:amd64 (2.40.0+dfsg-3ubuntu0.4) ... Step #1: Selecting previously unselected package libxft2:amd64. Step #1: Preparing to unpack .../362-libxft2_2.3.3-0ubuntu1_amd64.deb ... Step #1: Unpacking libxft2:amd64 (2.3.3-0ubuntu1) ... Step #1: Selecting previously unselected package libpangoxft-1.0-0:amd64. Step #1: Preparing to unpack .../363-libpangoxft-1.0-0_1.44.7-2ubuntu4_amd64.deb ... Step #1: Unpacking libpangoxft-1.0-0:amd64 (1.44.7-2ubuntu4) ... Step #1: Selecting previously unselected package gir1.2-pango-1.0:amd64. Step #1: Preparing to unpack .../364-gir1.2-pango-1.0_1.44.7-2ubuntu4_amd64.deb ... Step #1: Unpacking gir1.2-pango-1.0:amd64 (1.44.7-2ubuntu4) ... Step #1: Selecting previously unselected package gir1.2-gtk-3.0:amd64. Step #1: Preparing to unpack .../365-gir1.2-gtk-3.0_3.24.20-0ubuntu1.1_amd64.deb ... Step #1: Unpacking gir1.2-gtk-3.0:amd64 (3.24.20-0ubuntu1.1) ... Step #1: Selecting previously unselected package gir1.2-gcr-3:amd64. Step #1: Preparing to unpack .../366-gir1.2-gcr-3_3.36.0-2build1_amd64.deb ... Step #1: Unpacking gir1.2-gcr-3:amd64 (3.36.0-2build1) ... Step #1: Selecting previously unselected package gir1.2-gdesktopenums-3.0:amd64. Step #1: Preparing to unpack .../367-gir1.2-gdesktopenums-3.0_3.36.0-1ubuntu1_amd64.deb ... Step #1: Unpacking gir1.2-gdesktopenums-3.0:amd64 (3.36.0-1ubuntu1) ... Step #1: Selecting previously unselected package libgdm1. Step #1: Preparing to unpack .../368-libgdm1_3.36.3-0ubuntu0.20.04.4_amd64.deb ... Step #1: Unpacking libgdm1 (3.36.3-0ubuntu0.20.04.4) ... Step #1: Selecting previously unselected package gir1.2-gdm-1.0:amd64. Step #1: Preparing to unpack .../369-gir1.2-gdm-1.0_3.36.3-0ubuntu0.20.04.4_amd64.deb ... Step #1: Unpacking gir1.2-gdm-1.0:amd64 (3.36.3-0ubuntu0.20.04.4) ... Step #1: Selecting previously unselected package libavahi-glib1:amd64. Step #1: Preparing to unpack .../370-libavahi-glib1_0.7-4ubuntu7.3_amd64.deb ... Step #1: Unpacking libavahi-glib1:amd64 (0.7-4ubuntu7.3) ... Step #1: Selecting previously unselected package libmm-glib0:amd64. Step #1: Preparing to unpack .../371-libmm-glib0_1.18.6-1~ubuntu20.04.1_amd64.deb ... Step #1: Unpacking libmm-glib0:amd64 (1.18.6-1~ubuntu20.04.1) ... Step #1: Selecting previously unselected package libnotify4:amd64. Step #1: Preparing to unpack .../372-libnotify4_0.7.9-1ubuntu3.20.04.2_amd64.deb ... Step #1: Unpacking libnotify4:amd64 (0.7.9-1ubuntu3.20.04.2) ... Step #1: Selecting previously unselected package geoclue-2.0. Step #1: Preparing to unpack .../373-geoclue-2.0_2.5.6-0ubuntu1_amd64.deb ... Step #1: Unpacking geoclue-2.0 (2.5.6-0ubuntu1) ... Step #1: Selecting previously unselected package libgeoclue-2-0:amd64. Step #1: Preparing to unpack .../374-libgeoclue-2-0_2.5.6-0ubuntu1_amd64.deb ... Step #1: Unpacking libgeoclue-2-0:amd64 (2.5.6-0ubuntu1) ... Step #1: Selecting previously unselected package gir1.2-geoclue-2.0:amd64. Step #1: Preparing to unpack .../375-gir1.2-geoclue-2.0_2.5.6-0ubuntu1_amd64.deb ... Step #1: Unpacking gir1.2-geoclue-2.0:amd64 (2.5.6-0ubuntu1) ... Step #1: Selecting previously unselected package libgnome-bluetooth13:amd64. Step #1: Preparing to unpack .../376-libgnome-bluetooth13_3.34.3-0ubuntu1_amd64.deb ... Step #1: Unpacking libgnome-bluetooth13:amd64 (3.34.3-0ubuntu1) ... Step #1: Selecting previously unselected package gir1.2-gnomebluetooth-1.0:amd64. Step #1: Preparing to unpack .../377-gir1.2-gnomebluetooth-1.0_3.34.3-0ubuntu1_amd64.deb ... Step #1: Unpacking gir1.2-gnomebluetooth-1.0:amd64 (3.34.3-0ubuntu1) ... Step #1: Selecting previously unselected package gnome-desktop3-data. Step #1: Preparing to unpack .../378-gnome-desktop3-data_3.36.8-0ubuntu1_all.deb ... Step #1: Unpacking gnome-desktop3-data (3.36.8-0ubuntu1) ... Step #1: Selecting previously unselected package libgnome-desktop-3-19:amd64. Step #1: Preparing to unpack .../379-libgnome-desktop-3-19_3.36.8-0ubuntu1_amd64.deb ... Step #1: Unpacking libgnome-desktop-3-19:amd64 (3.36.8-0ubuntu1) ... Step #1: Selecting previously unselected package gir1.2-gnomedesktop-3.0:amd64. Step #1: Preparing to unpack .../380-gir1.2-gnomedesktop-3.0_3.36.8-0ubuntu1_amd64.deb ... Step #1: Unpacking gir1.2-gnomedesktop-3.0:amd64 (3.36.8-0ubuntu1) ... Step #1: Selecting previously unselected package gir1.2-gweather-3.0:amd64. Step #1: Preparing to unpack .../381-gir1.2-gweather-3.0_3.36.1-1~ubuntu20.04.1_amd64.deb ... Step #1: Unpacking gir1.2-gweather-3.0:amd64 (3.36.1-1~ubuntu20.04.1) ... Step #1: Selecting previously unselected package libibus-1.0-5:amd64. Step #1: Preparing to unpack .../382-libibus-1.0-5_1.5.22-2ubuntu2.1_amd64.deb ... Step #1: Unpacking libibus-1.0-5:amd64 (1.5.22-2ubuntu2.1) ... Step #1: Selecting previously unselected package gir1.2-ibus-1.0:amd64. Step #1: Preparing to unpack .../383-gir1.2-ibus-1.0_1.5.22-2ubuntu2.1_amd64.deb ... Step #1: Unpacking gir1.2-ibus-1.0:amd64 (1.5.22-2ubuntu2.1) ... Step #1: Selecting previously unselected package mutter-common. Step #1: Preparing to unpack .../384-mutter-common_3.36.9-0ubuntu0.20.04.2_all.deb ... Step #1: Unpacking mutter-common (3.36.9-0ubuntu0.20.04.2) ... Step #1: Selecting previously unselected package libgraphene-1.0-0:amd64. Step #1: Preparing to unpack .../385-libgraphene-1.0-0_1.10.0-1build2_amd64.deb ... Step #1: Unpacking libgraphene-1.0-0:amd64 (1.10.0-1build2) ... Step #1: Selecting previously unselected package libevdev2:amd64. Step #1: Preparing to unpack .../386-libevdev2_1.9.0+dfsg-1ubuntu0.2_amd64.deb ... Step #1: Unpacking libevdev2:amd64 (1.9.0+dfsg-1ubuntu0.2) ... Step #1: Selecting previously unselected package libmtdev1:amd64. Step #1: Preparing to unpack .../387-libmtdev1_1.1.5-1.1_amd64.deb ... Step #1: Unpacking libmtdev1:amd64 (1.1.5-1.1) ... Step #1: Selecting previously unselected package libwacom-common. Step #1: Preparing to unpack .../388-libwacom-common_1.3-2ubuntu3_all.deb ... Step #1: Unpacking libwacom-common (1.3-2ubuntu3) ... Step #1: Selecting previously unselected package libwacom2:amd64. Step #1: Preparing to unpack .../389-libwacom2_1.3-2ubuntu3_amd64.deb ... Step #1: Unpacking libwacom2:amd64 (1.3-2ubuntu3) ... Step #1: Selecting previously unselected package libinput-bin. Step #1: Preparing to unpack .../390-libinput-bin_1.15.5-1ubuntu0.3_amd64.deb ... Step #1: Unpacking libinput-bin (1.15.5-1ubuntu0.3) ... Step #1: Selecting previously unselected package libinput10:amd64. Step #1: Preparing to unpack .../391-libinput10_1.15.5-1ubuntu0.3_amd64.deb ... Step #1: Unpacking libinput10:amd64 (1.15.5-1ubuntu0.3) ... Step #1: Selecting previously unselected package libxcb-util1:amd64. Step #1: Preparing to unpack .../392-libxcb-util1_0.4.0-0ubuntu3_amd64.deb ... Step #1: Unpacking libxcb-util1:amd64 (0.4.0-0ubuntu3) ... Step #1: Selecting previously unselected package libstartup-notification0:amd64. Step #1: Preparing to unpack .../393-libstartup-notification0_0.12-6_amd64.deb ... Step #1: Unpacking libstartup-notification0:amd64 (0.12-6) ... Step #1: Selecting previously unselected package libxcb-randr0:amd64. Step #1: Preparing to unpack .../394-libxcb-randr0_1.14-2_amd64.deb ... Step #1: Unpacking libxcb-randr0:amd64 (1.14-2) ... Step #1: Selecting previously unselected package libxcb-res0:amd64. Step #1: Preparing to unpack .../395-libxcb-res0_1.14-2_amd64.deb ... Step #1: Unpacking libxcb-res0:amd64 (1.14-2) ... Step #1: Selecting previously unselected package libxcb-xkb1:amd64. Step #1: Preparing to unpack .../396-libxcb-xkb1_1.14-2_amd64.deb ... Step #1: Unpacking libxcb-xkb1:amd64 (1.14-2) ... Step #1: Selecting previously unselected package libxkbcommon-x11-0:amd64. Step #1: Preparing to unpack .../397-libxkbcommon-x11-0_0.10.0-1_amd64.deb ... Step #1: Unpacking libxkbcommon-x11-0:amd64 (0.10.0-1) ... Step #1: Selecting previously unselected package libmutter-6-0:amd64. Step #1: Preparing to unpack .../398-libmutter-6-0_3.36.9-0ubuntu0.20.04.2_amd64.deb ... Step #1: Unpacking libmutter-6-0:amd64 (3.36.9-0ubuntu0.20.04.2) ... Step #1: Selecting previously unselected package gir1.2-graphene-1.0:amd64. Step #1: Preparing to unpack .../399-gir1.2-graphene-1.0_1.10.0-1build2_amd64.deb ... Step #1: Unpacking gir1.2-graphene-1.0:amd64 (1.10.0-1build2) ... Step #1: Selecting previously unselected package gir1.2-json-1.0:amd64. Step #1: Preparing to unpack .../400-gir1.2-json-1.0_1.4.4-2ubuntu2_amd64.deb ... Step #1: Unpacking gir1.2-json-1.0:amd64 (1.4.4-2ubuntu2) ... Step #1: Selecting previously unselected package gir1.2-mutter-6:amd64. Step #1: Preparing to unpack .../401-gir1.2-mutter-6_3.36.9-0ubuntu0.20.04.2_amd64.deb ... Step #1: Unpacking gir1.2-mutter-6:amd64 (3.36.9-0ubuntu0.20.04.2) ... Step #1: Selecting previously unselected package libnm0:amd64. Step #1: Preparing to unpack .../402-libnm0_1.22.10-1ubuntu2.3_amd64.deb ... Step #1: Unpacking libnm0:amd64 (1.22.10-1ubuntu2.3) ... Step #1: Selecting previously unselected package gir1.2-nm-1.0:amd64. Step #1: Preparing to unpack .../403-gir1.2-nm-1.0_1.22.10-1ubuntu2.3_amd64.deb ... Step #1: Unpacking gir1.2-nm-1.0:amd64 (1.22.10-1ubuntu2.3) ... Step #1: Selecting previously unselected package libnma0:amd64. Step #1: Preparing to unpack .../404-libnma0_1.8.24-1ubuntu3_amd64.deb ... Step #1: Unpacking libnma0:amd64 (1.8.24-1ubuntu3) ... Step #1: Selecting previously unselected package gir1.2-nma-1.0:amd64. Step #1: Preparing to unpack .../405-gir1.2-nma-1.0_1.8.24-1ubuntu3_amd64.deb ... Step #1: Unpacking gir1.2-nma-1.0:amd64 (1.8.24-1ubuntu3) ... Step #1: Selecting previously unselected package gir1.2-polkit-1.0. Step #1: Preparing to unpack .../406-gir1.2-polkit-1.0_0.105-26ubuntu1.3_amd64.deb ... Step #1: Unpacking gir1.2-polkit-1.0 (0.105-26ubuntu1.3) ... Step #1: Selecting previously unselected package gir1.2-rsvg-2.0:amd64. Step #1: Preparing to unpack .../407-gir1.2-rsvg-2.0_2.48.9-1ubuntu0.20.04.4_amd64.deb ... Step #1: Unpacking gir1.2-rsvg-2.0:amd64 (2.48.9-1ubuntu0.20.04.4) ... Step #1: Selecting previously unselected package gir1.2-soup-2.4:amd64. Step #1: Preparing to unpack .../408-gir1.2-soup-2.4_2.70.0-1_amd64.deb ... Step #1: Unpacking gir1.2-soup-2.4:amd64 (2.70.0-1) ... Step #1: Selecting previously unselected package libupower-glib3:amd64. Step #1: Preparing to unpack .../409-libupower-glib3_0.99.11-1build2_amd64.deb ... Step #1: Unpacking libupower-glib3:amd64 (0.99.11-1build2) ... Step #1: Selecting previously unselected package gir1.2-upowerglib-1.0:amd64. Step #1: Preparing to unpack .../410-gir1.2-upowerglib-1.0_0.99.11-1build2_amd64.deb ... Step #1: Unpacking gir1.2-upowerglib-1.0:amd64 (0.99.11-1build2) ... Step #1: Selecting previously unselected package libmozjs-68-0:amd64. Step #1: Preparing to unpack .../411-libmozjs-68-0_68.6.0-1ubuntu1_amd64.deb ... Step #1: Unpacking libmozjs-68-0:amd64 (68.6.0-1ubuntu1) ... Step #1: Selecting previously unselected package libgjs0g:amd64. Step #1: Preparing to unpack .../412-libgjs0g_1.64.5-0ubuntu0.20.04.01_amd64.deb ... Step #1: Unpacking libgjs0g:amd64 (1.64.5-0ubuntu0.20.04.01) ... Step #1: Selecting previously unselected package gjs. Step #1: Preparing to unpack .../413-gjs_1.64.5-0ubuntu0.20.04.01_amd64.deb ... Step #1: Unpacking gjs (1.64.5-0ubuntu0.20.04.01) ... Step #1: Selecting previously unselected package gnome-settings-daemon-common. Step #1: Preparing to unpack .../414-gnome-settings-daemon-common_3.36.1-0ubuntu1.1_all.deb ... Step #1: Unpacking gnome-settings-daemon-common (3.36.1-0ubuntu1.1) ... Step #1: Selecting previously unselected package x11-xserver-utils. Step #1: Preparing to unpack .../415-x11-xserver-utils_7.7+8_amd64.deb ... Step #1: Unpacking x11-xserver-utils (7.7+8) ... Step #1: Selecting previously unselected package libpulse-mainloop-glib0:amd64. Step #1: Preparing to unpack .../416-libpulse-mainloop-glib0_1%3a13.99.1-1ubuntu3.13_amd64.deb ... Step #1: Unpacking libpulse-mainloop-glib0:amd64 (1:13.99.1-1ubuntu3.13) ... Step #1: Selecting previously unselected package gnome-settings-daemon. Step #1: Preparing to unpack .../417-gnome-settings-daemon_3.36.1-0ubuntu1.1_amd64.deb ... Step #1: Unpacking gnome-settings-daemon (3.36.1-0ubuntu1.1) ... Step #1: Selecting previously unselected package gnome-shell-common. Step #1: Preparing to unpack .../418-gnome-shell-common_3.36.9-0ubuntu0.20.04.2_all.deb ... Step #1: Unpacking gnome-shell-common (3.36.9-0ubuntu0.20.04.2) ... Step #1: Selecting previously unselected package ubuntu-wallpapers-focal. Step #1: Preparing to unpack .../419-ubuntu-wallpapers-focal_20.04.2-0ubuntu1_all.deb ... Step #1: Unpacking ubuntu-wallpapers-focal (20.04.2-0ubuntu1) ... Step #1: Selecting previously unselected package ubuntu-wallpapers. Step #1: Preparing to unpack .../420-ubuntu-wallpapers_20.04.2-0ubuntu1_all.deb ... Step #1: Unpacking ubuntu-wallpapers (20.04.2-0ubuntu1) ... Step #1: Selecting previously unselected package libglib2.0-bin. Step #1: Preparing to unpack .../421-libglib2.0-bin_2.64.6-1~ubuntu20.04.6_amd64.deb ... Step #1: Unpacking libglib2.0-bin (2.64.6-1~ubuntu20.04.6) ... Step #1: Selecting previously unselected package zenity-common. Step #1: Preparing to unpack .../422-zenity-common_3.32.0-5_all.deb ... Step #1: Unpacking zenity-common (3.32.0-5) ... Step #1: Selecting previously unselected package zenity. Step #1: Preparing to unpack .../423-zenity_3.32.0-5_amd64.deb ... Step #1: Unpacking zenity (3.32.0-5) ... Step #1: Selecting previously unselected package mutter. Step #1: Preparing to unpack .../424-mutter_3.36.9-0ubuntu0.20.04.2_amd64.deb ... Step #1: Unpacking mutter (3.36.9-0ubuntu0.20.04.2) ... Step #1: Selecting previously unselected package libarchive13:amd64. Step #1: Preparing to unpack .../425-libarchive13_3.4.0-2ubuntu1.2_amd64.deb ... Step #1: Unpacking libarchive13:amd64 (3.4.0-2ubuntu1.2) ... Step #1: Selecting previously unselected package libgnome-autoar-0-0:amd64. Step #1: Preparing to unpack .../426-libgnome-autoar-0-0_0.2.3-2ubuntu0.4_amd64.deb ... Step #1: Unpacking libgnome-autoar-0-0:amd64 (0.2.3-2ubuntu0.4) ... Step #1: Selecting previously unselected package gnome-shell. Step #1: Preparing to unpack .../427-gnome-shell_3.36.9-0ubuntu0.20.04.2_amd64.deb ... Step #1: Unpacking gnome-shell (3.36.9-0ubuntu0.20.04.2) ... Step #1: Selecting previously unselected package screen-resolution-extra. Step #1: Preparing to unpack .../428-screen-resolution-extra_0.18build1_all.deb ... Step #1: Unpacking screen-resolution-extra (0.18build1) ... Step #1: Selecting previously unselected package libvdpau1:amd64. Step #1: Preparing to unpack .../429-libvdpau1_1.3-1ubuntu2_amd64.deb ... Step #1: Unpacking libvdpau1:amd64 (1.3-1ubuntu2) ... Step #1: Selecting previously unselected package libgtk2.0-common. Step #1: Preparing to unpack .../430-libgtk2.0-common_2.24.32-4ubuntu4_all.deb ... Step #1: Unpacking libgtk2.0-common (2.24.32-4ubuntu4) ... Step #1: Selecting previously unselected package libgtk2.0-0:amd64. Step #1: Preparing to unpack .../431-libgtk2.0-0_2.24.32-4ubuntu4_amd64.deb ... Step #1: Unpacking libgtk2.0-0:amd64 (2.24.32-4ubuntu4) ... Step #1: Selecting previously unselected package libxnvctrl0:amd64. Step #1: Preparing to unpack .../432-libxnvctrl0_450.51.06-0ubuntu1_amd64.deb ... Step #1: Unpacking libxnvctrl0:amd64 (450.51.06-0ubuntu1) ... Step #1: Selecting previously unselected package nvidia-settings. Step #1: Preparing to unpack .../433-nvidia-settings_450.51.06-0ubuntu1_amd64.deb ... Step #1: Unpacking nvidia-settings (450.51.06-0ubuntu1) ... Step #1: Selecting previously unselected package cuda-drivers-450. Step #1: Preparing to unpack .../434-cuda-drivers-450_450.51.06-1_amd64.deb ... Step #1: Unpacking cuda-drivers-450 (450.51.06-1) ... Step #1: Selecting previously unselected package cuda-drivers. Step #1: Preparing to unpack .../435-cuda-drivers_450.51.06-1_amd64.deb ... Step #1: Unpacking cuda-drivers (450.51.06-1) ... Step #1: Selecting previously unselected package cuda-runtime-11-0. Step #1: Preparing to unpack .../436-cuda-runtime-11-0_11.0.3-1_amd64.deb ... Step #1: Unpacking cuda-runtime-11-0 (11.0.3-1) ... Step #1: Selecting previously unselected package cuda-cuobjdump-11-0. Step #1: Preparing to unpack .../437-cuda-cuobjdump-11-0_11.0.221-1_amd64.deb ... Step #1: Unpacking cuda-cuobjdump-11-0 (11.0.221-1) ... Step #1: Selecting previously unselected package cuda-driver-dev-11-0. Step #1: Preparing to unpack .../438-cuda-driver-dev-11-0_11.0.221-1_amd64.deb ... Step #1: Unpacking cuda-driver-dev-11-0 (11.0.221-1) ... Step #1: Selecting previously unselected package cuda-cudart-dev-11-0. Step #1: Preparing to unpack .../439-cuda-cudart-dev-11-0_11.0.221-1_amd64.deb ... Step #1: Unpacking cuda-cudart-dev-11-0 (11.0.221-1) ... Step #1: Selecting previously unselected package cuda-nvcc-11-0. Step #1: Preparing to unpack .../440-cuda-nvcc-11-0_11.0.221-1_amd64.deb ... Step #1: Unpacking cuda-nvcc-11-0 (11.0.221-1) ... Step #1: Selecting previously unselected package cuda-nvprune-11-0. Step #1: Preparing to unpack .../441-cuda-nvprune-11-0_11.0.221-1_amd64.deb ... Step #1: Unpacking cuda-nvprune-11-0 (11.0.221-1) ... Step #1: Selecting previously unselected package cuda-compiler-11-0. Step #1: Preparing to unpack .../442-cuda-compiler-11-0_11.0.3-1_amd64.deb ... Step #1: Unpacking cuda-compiler-11-0 (11.0.3-1) ... Step #1: Selecting previously unselected package cuda-nvrtc-dev-11-0. Step #1: Preparing to unpack .../443-cuda-nvrtc-dev-11-0_11.0.221-1_amd64.deb ... Step #1: Unpacking cuda-nvrtc-dev-11-0 (11.0.221-1) ... Step #1: Selecting previously unselected package libcublas-dev-11-0. Step #1: Preparing to unpack .../444-libcublas-dev-11-0_11.2.0.252-1_amd64.deb ... Step #1: Unpacking libcublas-dev-11-0 (11.2.0.252-1) ... Step #1: Selecting previously unselected package libcufft-dev-11-0. Step #1: Preparing to unpack .../445-libcufft-dev-11-0_10.2.1.245-1_amd64.deb ... Step #1: Unpacking libcufft-dev-11-0 (10.2.1.245-1) ... Step #1: Selecting previously unselected package libcurand-dev-11-0. Step #1: Preparing to unpack .../446-libcurand-dev-11-0_10.2.1.245-1_amd64.deb ... Step #1: Unpacking libcurand-dev-11-0 (10.2.1.245-1) ... Step #1: Selecting previously unselected package libcusolver-dev-11-0. Step #1: Preparing to unpack .../447-libcusolver-dev-11-0_10.6.0.245-1_amd64.deb ... Step #1: Unpacking libcusolver-dev-11-0 (10.6.0.245-1) ... Step #1: Selecting previously unselected package libcusparse-dev-11-0. Step #1: Preparing to unpack .../448-libcusparse-dev-11-0_11.1.1.245-1_amd64.deb ... Step #1: Unpacking libcusparse-dev-11-0 (11.1.1.245-1) ... Step #1: Selecting previously unselected package libnpp-dev-11-0. Step #1: Preparing to unpack .../449-libnpp-dev-11-0_11.1.0.245-1_amd64.deb ... Step #1: Unpacking libnpp-dev-11-0 (11.1.0.245-1) ... Step #1: Selecting previously unselected package libnvjpeg-dev-11-0. Step #1: Preparing to unpack .../450-libnvjpeg-dev-11-0_11.1.1.245-1_amd64.deb ... Step #1: Unpacking libnvjpeg-dev-11-0 (11.1.1.245-1) ... Step #1: Selecting previously unselected package cuda-libraries-dev-11-0. Step #1: Preparing to unpack .../451-cuda-libraries-dev-11-0_11.0.3-1_amd64.deb ... Step #1: Unpacking cuda-libraries-dev-11-0 (11.0.3-1) ... Step #1: Selecting previously unselected package cuda-cupti-11-0. Step #1: Preparing to unpack .../452-cuda-cupti-11-0_11.0.221-1_amd64.deb ... Step #1: Unpacking cuda-cupti-11-0 (11.0.221-1) ... Step #1: Selecting previously unselected package cuda-cupti-dev-11-0. Step #1: Preparing to unpack .../453-cuda-cupti-dev-11-0_11.0.221-1_amd64.deb ... Step #1: Unpacking cuda-cupti-dev-11-0 (11.0.221-1) ... Step #1: Selecting previously unselected package cuda-nvdisasm-11-0. Step #1: Preparing to unpack .../454-cuda-nvdisasm-11-0_11.0.221-1_amd64.deb ... Step #1: Unpacking cuda-nvdisasm-11-0 (11.0.221-1) ... Step #1: Selecting previously unselected package cuda-gdb-11-0. Step #1: Preparing to unpack .../455-cuda-gdb-11-0_11.0.221-1_amd64.deb ... Step #1: Unpacking cuda-gdb-11-0 (11.0.221-1) ... Step #1: Selecting previously unselected package cuda-memcheck-11-0. Step #1: Preparing to unpack .../456-cuda-memcheck-11-0_11.0.221-1_amd64.deb ... Step #1: Unpacking cuda-memcheck-11-0 (11.0.221-1) ... Step #1: Selecting previously unselected package cuda-nvprof-11-0. Step #1: Preparing to unpack .../457-cuda-nvprof-11-0_11.0.221-1_amd64.deb ... Step #1: Unpacking cuda-nvprof-11-0 (11.0.221-1) ... Step #1: Selecting previously unselected package cuda-nvtx-11-0. Step #1: Preparing to unpack .../458-cuda-nvtx-11-0_11.0.167-1_amd64.deb ... Step #1: Unpacking cuda-nvtx-11-0 (11.0.167-1) ... Step #1: Selecting previously unselected package cuda-sanitizer-11-0. Step #1: Preparing to unpack .../459-cuda-sanitizer-11-0_11.0.221-1_amd64.deb ... Step #1: Unpacking cuda-sanitizer-11-0 (11.0.221-1) ... Step #1: Selecting previously unselected package cuda-command-line-tools-11-0. Step #1: Preparing to unpack .../460-cuda-command-line-tools-11-0_11.0.3-1_amd64.deb ... Step #1: Unpacking cuda-command-line-tools-11-0 (11.0.3-1) ... Step #1: Selecting previously unselected package nsight-compute-2020.1.2. Step #1: Preparing to unpack .../461-nsight-compute-2020.1.2_2020.1.2.4-1_amd64.deb ... Step #1: Unpacking nsight-compute-2020.1.2 (2020.1.2.4-1) ... Step #1: Selecting previously unselected package cuda-nsight-compute-11-0. Step #1: Preparing to unpack .../462-cuda-nsight-compute-11-0_11.0.3-1_amd64.deb ... Step #1: Unpacking cuda-nsight-compute-11-0 (11.0.3-1) ... Step #1: Selecting previously unselected package nsight-systems-2020.3.2. Step #1: Preparing to unpack .../463-nsight-systems-2020.3.2_2020.3.2.6-1_amd64.deb ... Step #1: Unpacking nsight-systems-2020.3.2 (2020.3.2.6-87e152c) ... Step #1: Selecting previously unselected package cuda-nsight-systems-11-0. Step #1: Preparing to unpack .../464-cuda-nsight-systems-11-0_11.0.3-1_amd64.deb ... Step #1: Unpacking cuda-nsight-systems-11-0 (11.0.3-1) ... Step #1: Selecting previously unselected package libgif7:amd64. Step #1: Preparing to unpack .../465-libgif7_5.1.9-1_amd64.deb ... Step #1: Unpacking libgif7:amd64 (5.1.9-1) ... Step #1: Selecting previously unselected package openjdk-11-jre:amd64. Step #1: Preparing to unpack .../466-openjdk-11-jre_11.0.21+9-0ubuntu1~20.04_amd64.deb ... Step #1: Unpacking openjdk-11-jre:amd64 (11.0.21+9-0ubuntu1~20.04) ... Step #1: Selecting previously unselected package default-jre. Step #1: Preparing to unpack .../467-default-jre_2%3a1.11-72_amd64.deb ... Step #1: Unpacking default-jre (2:1.11-72) ... Step #1: Selecting previously unselected package cuda-nsight-11-0. Step #1: Preparing to unpack .../468-cuda-nsight-11-0_11.0.221-1_amd64.deb ... Step #1: Unpacking cuda-nsight-11-0 (11.0.221-1) ... Step #1: Selecting previously unselected package cuda-nvml-dev-11-0. Step #1: Preparing to unpack .../469-cuda-nvml-dev-11-0_11.0.167-1_amd64.deb ... Step #1: Unpacking cuda-nvml-dev-11-0 (11.0.167-1) ... Step #1: Selecting previously unselected package cuda-nvvp-11-0. Step #1: Preparing to unpack .../470-cuda-nvvp-11-0_11.0.221-1_amd64.deb ... Step #1: Unpacking cuda-nvvp-11-0 (11.0.221-1) ... Step #1: Selecting previously unselected package cuda-visual-tools-11-0. Step #1: Preparing to unpack .../471-cuda-visual-tools-11-0_11.0.3-1_amd64.deb ... Step #1: Unpacking cuda-visual-tools-11-0 (11.0.3-1) ... Step #1: Selecting previously unselected package cuda-tools-11-0. Step #1: Preparing to unpack .../472-cuda-tools-11-0_11.0.3-1_amd64.deb ... Step #1: Unpacking cuda-tools-11-0 (11.0.3-1) ... Step #1: Selecting previously unselected package freeglut3:amd64. Step #1: Preparing to unpack .../473-freeglut3_2.8.1-3_amd64.deb ... Step #1: Unpacking freeglut3:amd64 (2.8.1-3) ... Step #1: Selecting previously unselected package xorg-sgml-doctools. Step #1: Preparing to unpack .../474-xorg-sgml-doctools_1%3a1.11-1_all.deb ... Step #1: Unpacking xorg-sgml-doctools (1:1.11-1) ... Step #1: Selecting previously unselected package x11proto-dev. Step #1: Preparing to unpack .../475-x11proto-dev_2019.2-1ubuntu1_all.deb ... Step #1: Unpacking x11proto-dev (2019.2-1ubuntu1) ... Step #1: Selecting previously unselected package x11proto-core-dev. Step #1: Preparing to unpack .../476-x11proto-core-dev_2019.2-1ubuntu1_all.deb ... Step #1: Unpacking x11proto-core-dev (2019.2-1ubuntu1) ... Step #1: Selecting previously unselected package libxau-dev:amd64. Step #1: Preparing to unpack .../477-libxau-dev_1%3a1.0.9-0ubuntu1_amd64.deb ... Step #1: Unpacking libxau-dev:amd64 (1:1.0.9-0ubuntu1) ... Step #1: Selecting previously unselected package libxdmcp-dev:amd64. Step #1: Preparing to unpack .../478-libxdmcp-dev_1%3a1.1.3-0ubuntu1_amd64.deb ... Step #1: Unpacking libxdmcp-dev:amd64 (1:1.1.3-0ubuntu1) ... Step #1: Selecting previously unselected package xtrans-dev. Step #1: Preparing to unpack .../479-xtrans-dev_1.4.0-1_all.deb ... Step #1: Unpacking xtrans-dev (1.4.0-1) ... Step #1: Selecting previously unselected package libpthread-stubs0-dev:amd64. Step #1: Preparing to unpack .../480-libpthread-stubs0-dev_0.4-1_amd64.deb ... Step #1: Unpacking libpthread-stubs0-dev:amd64 (0.4-1) ... Step #1: Selecting previously unselected package libxcb1-dev:amd64. Step #1: Preparing to unpack .../481-libxcb1-dev_1.14-2_amd64.deb ... Step #1: Unpacking libxcb1-dev:amd64 (1.14-2) ... Step #1: Selecting previously unselected package libx11-dev:amd64. Step #1: Preparing to unpack .../482-libx11-dev_2%3a1.6.9-2ubuntu1.6_amd64.deb ... Step #1: Unpacking libx11-dev:amd64 (2:1.6.9-2ubuntu1.6) ... Step #1: Selecting previously unselected package libglx-dev:amd64. Step #1: Preparing to unpack .../483-libglx-dev_1.3.2-1~ubuntu0.20.04.2_amd64.deb ... Step #1: Unpacking libglx-dev:amd64 (1.3.2-1~ubuntu0.20.04.2) ... Step #1: Selecting previously unselected package libgl-dev:amd64. Step #1: Preparing to unpack .../484-libgl-dev_1.3.2-1~ubuntu0.20.04.2_amd64.deb ... Step #1: Unpacking libgl-dev:amd64 (1.3.2-1~ubuntu0.20.04.2) ... Step #1: Selecting previously unselected package libegl-dev:amd64. Step #1: Preparing to unpack .../485-libegl-dev_1.3.2-1~ubuntu0.20.04.2_amd64.deb ... Step #1: Unpacking libegl-dev:amd64 (1.3.2-1~ubuntu0.20.04.2) ... Step #1: Selecting previously unselected package libgles1:amd64. Step #1: Preparing to unpack .../486-libgles1_1.3.2-1~ubuntu0.20.04.2_amd64.deb ... Step #1: Unpacking libgles1:amd64 (1.3.2-1~ubuntu0.20.04.2) ... Step #1: Selecting previously unselected package libgles-dev:amd64. Step #1: Preparing to unpack .../487-libgles-dev_1.3.2-1~ubuntu0.20.04.2_amd64.deb ... Step #1: Unpacking libgles-dev:amd64 (1.3.2-1~ubuntu0.20.04.2) ... Step #1: Selecting previously unselected package libopengl-dev:amd64. Step #1: Preparing to unpack .../488-libopengl-dev_1.3.2-1~ubuntu0.20.04.2_amd64.deb ... Step #1: Unpacking libopengl-dev:amd64 (1.3.2-1~ubuntu0.20.04.2) ... Step #1: Selecting previously unselected package libglvnd-dev:amd64. Step #1: Preparing to unpack .../489-libglvnd-dev_1.3.2-1~ubuntu0.20.04.2_amd64.deb ... Step #1: Unpacking libglvnd-dev:amd64 (1.3.2-1~ubuntu0.20.04.2) ... Step #1: Selecting previously unselected package libgl1-mesa-dev:amd64. Step #1: Preparing to unpack .../490-libgl1-mesa-dev_21.2.6-0ubuntu0.1~20.04.2_amd64.deb ... Step #1: Unpacking libgl1-mesa-dev:amd64 (21.2.6-0ubuntu0.1~20.04.2) ... Step #1: Selecting previously unselected package libglu1-mesa:amd64. Step #1: Preparing to unpack .../491-libglu1-mesa_9.0.1-1build1_amd64.deb ... Step #1: Unpacking libglu1-mesa:amd64 (9.0.1-1build1) ... Step #1: Selecting previously unselected package libglu1-mesa-dev:amd64. Step #1: Preparing to unpack .../492-libglu1-mesa-dev_9.0.1-1build1_amd64.deb ... Step #1: Unpacking libglu1-mesa-dev:amd64 (9.0.1-1build1) ... Step #1: Selecting previously unselected package x11proto-xext-dev. Step #1: Preparing to unpack .../493-x11proto-xext-dev_2019.2-1ubuntu1_all.deb ... Step #1: Unpacking x11proto-xext-dev (2019.2-1ubuntu1) ... Step #1: Selecting previously unselected package libxext-dev:amd64. Step #1: Preparing to unpack .../494-libxext-dev_2%3a1.3.4-0ubuntu1_amd64.deb ... Step #1: Unpacking libxext-dev:amd64 (2:1.3.4-0ubuntu1) ... Step #1: Selecting previously unselected package libice-dev:amd64. Step #1: Preparing to unpack .../495-libice-dev_2%3a1.0.10-0ubuntu1_amd64.deb ... Step #1: Unpacking libice-dev:amd64 (2:1.0.10-0ubuntu1) ... Step #1: Selecting previously unselected package libsm-dev:amd64. Step #1: Preparing to unpack .../496-libsm-dev_2%3a1.2.3-1_amd64.deb ... Step #1: Unpacking libsm-dev:amd64 (2:1.2.3-1) ... Step #1: Selecting previously unselected package libxt-dev:amd64. Step #1: Preparing to unpack .../497-libxt-dev_1%3a1.1.5-1_amd64.deb ... Step #1: Unpacking libxt-dev:amd64 (1:1.1.5-1) ... Step #1: Selecting previously unselected package freeglut3-dev:amd64. Step #1: Preparing to unpack .../498-freeglut3-dev_2.8.1-3_amd64.deb ... Step #1: Unpacking freeglut3-dev:amd64 (2.8.1-3) ... Step #1: Selecting previously unselected package libxmu-headers. Step #1: Preparing to unpack .../499-libxmu-headers_2%3a1.1.3-0ubuntu1_all.deb ... Step #1: Unpacking libxmu-headers (2:1.1.3-0ubuntu1) ... Step #1: Selecting previously unselected package libxmu-dev:amd64. Step #1: Preparing to unpack .../500-libxmu-dev_2%3a1.1.3-0ubuntu1_amd64.deb ... Step #1: Unpacking libxmu-dev:amd64 (2:1.1.3-0ubuntu1) ... Step #1: Selecting previously unselected package libxfixes-dev:amd64. Step #1: Preparing to unpack .../501-libxfixes-dev_1%3a5.0.3-2_amd64.deb ... Step #1: Unpacking libxfixes-dev:amd64 (1:5.0.3-2) ... Step #1: Selecting previously unselected package x11proto-input-dev. Step #1: Preparing to unpack .../502-x11proto-input-dev_2019.2-1ubuntu1_all.deb ... Step #1: Unpacking x11proto-input-dev (2019.2-1ubuntu1) ... Step #1: Selecting previously unselected package libxi-dev:amd64. Step #1: Preparing to unpack .../503-libxi-dev_2%3a1.7.10-0ubuntu1_amd64.deb ... Step #1: Unpacking libxi-dev:amd64 (2:1.7.10-0ubuntu1) ... Step #1: Selecting previously unselected package cuda-samples-11-0. Step #1: Preparing to unpack .../504-cuda-samples-11-0_11.0.221-1_amd64.deb ... Step #1: Unpacking cuda-samples-11-0 (11.0.221-1) ... Step #1: Selecting previously unselected package cuda-documentation-11-0. Step #1: Preparing to unpack .../505-cuda-documentation-11-0_11.0.228-1_amd64.deb ... Step #1: Unpacking cuda-documentation-11-0 (11.0.228-1) ... Step #1: Selecting previously unselected package cuda-toolkit-11-0. Step #1: Preparing to unpack .../506-cuda-toolkit-11-0_11.0.3-1_amd64.deb ... Step #1: Unpacking cuda-toolkit-11-0 (11.0.3-1) ... Step #1: Selecting previously unselected package cuda-demo-suite-11-0. Step #1: Preparing to unpack .../507-cuda-demo-suite-11-0_11.0.167-1_amd64.deb ... Step #1: Unpacking cuda-demo-suite-11-0 (11.0.167-1) ... Step #1: Selecting previously unselected package cuda-11-0. Step #1: Preparing to unpack .../508-cuda-11-0_11.0.3-1_amd64.deb ... Step #1: Unpacking cuda-11-0 (11.0.3-1) ... Step #1: Selecting previously unselected package cuda. Step #1: Preparing to unpack .../509-cuda_11.0.3-1_amd64.deb ... Step #1: Unpacking cuda (11.0.3-1) ... Step #1: Selecting previously unselected package dconf-cli. Step #1: Preparing to unpack .../510-dconf-cli_0.36.0-1_amd64.deb ... Step #1: Unpacking dconf-cli (0.36.0-1) ... Step #1: Selecting previously unselected package desktop-file-utils. Step #1: Preparing to unpack .../511-desktop-file-utils_0.24-1ubuntu3_amd64.deb ... Step #1: Unpacking desktop-file-utils (0.24-1ubuntu3) ... Step #1: Selecting previously unselected package dns-root-data. Step #1: Preparing to unpack .../512-dns-root-data_2019052802_all.deb ... Step #1: Unpacking dns-root-data (2019052802) ... Step #1: Selecting previously unselected package libidn11:amd64. Step #1: Preparing to unpack .../513-libidn11_1.33-2.2ubuntu2_amd64.deb ... Step #1: Unpacking libidn11:amd64 (1.33-2.2ubuntu2) ... Step #1: Selecting previously unselected package dnsmasq-base. Step #1: Preparing to unpack .../514-dnsmasq-base_2.80-1.1ubuntu1.7_amd64.deb ... Step #1: Unpacking dnsmasq-base (2.80-1.1ubuntu1.7) ... Step #1: Selecting previously unselected package xml-core. Step #1: Preparing to unpack .../515-xml-core_0.18+nmu1_all.deb ... Step #1: Unpacking xml-core (0.18+nmu1) ... Step #1: Selecting previously unselected package sgml-data. Step #1: Preparing to unpack .../516-sgml-data_2.0.11_all.deb ... Step #1: Unpacking sgml-data (2.0.11) ... Step #1: Selecting previously unselected package docbook-xml. Step #1: Preparing to unpack .../517-docbook-xml_4.5-9_all.deb ... Step #1: Unpacking docbook-xml (4.5-9) ... Step #1: Selecting previously unselected package enchant-2. Step #1: Preparing to unpack .../518-enchant-2_2.2.8-1ubuntu0.20.04.1_amd64.deb ... Step #1: Unpacking enchant-2 (2.2.8-1ubuntu0.20.04.1) ... Step #1: Selecting previously unselected package fonts-dejavu-extra. Step #1: Preparing to unpack .../519-fonts-dejavu-extra_2.37-1_all.deb ... Step #1: Unpacking fonts-dejavu-extra (2.37-1) ... Step #1: Selecting previously unselected package libplist3:amd64. Step #1: Preparing to unpack .../520-libplist3_2.1.0-4build2_amd64.deb ... Step #1: Unpacking libplist3:amd64 (2.1.0-4build2) ... Step #1: Selecting previously unselected package libusbmuxd6:amd64. Step #1: Preparing to unpack .../521-libusbmuxd6_2.0.1-2_amd64.deb ... Step #1: Unpacking libusbmuxd6:amd64 (2.0.1-2) ... Step #1: Selecting previously unselected package libimobiledevice6:amd64. Step #1: Preparing to unpack .../522-libimobiledevice6_1.2.1~git20191129.9f79242-1build1_amd64.deb ... Step #1: Unpacking libimobiledevice6:amd64 (1.2.1~git20191129.9f79242-1build1) ... Step #1: Selecting previously unselected package upower. Step #1: Preparing to unpack .../523-upower_0.99.11-1build2_amd64.deb ... Step #1: Unpacking upower (0.99.11-1build2) ... Step #1: Selecting previously unselected package gnome-session-bin. Step #1: Preparing to unpack .../524-gnome-session-bin_3.36.0-2ubuntu1_amd64.deb ... Step #1: Unpacking gnome-session-bin (3.36.0-2ubuntu1) ... Step #1: Selecting previously unselected package gnome-session-common. Step #1: Preparing to unpack .../525-gnome-session-common_3.36.0-2ubuntu1_all.deb ... Step #1: Unpacking gnome-session-common (3.36.0-2ubuntu1) ... Step #1: Selecting previously unselected package xwayland. Step #1: Preparing to unpack .../526-xwayland_2%3a1.20.13-1ubuntu1~20.04.9_amd64.deb ... Step #1: Unpacking xwayland (2:1.20.13-1ubuntu1~20.04.9) ... Step #1: Selecting previously unselected package yaru-theme-gnome-shell. Step #1: Preparing to unpack .../527-yaru-theme-gnome-shell_20.04.11.1_all.deb ... Step #1: Unpacking yaru-theme-gnome-shell (20.04.11.1) ... Step #1: Selecting previously unselected package session-migration. Step #1: Preparing to unpack .../528-session-migration_0.3.5_amd64.deb ... Step #1: Unpacking session-migration (0.3.5) ... Step #1: Selecting previously unselected package ubuntu-session. Step #1: Preparing to unpack .../529-ubuntu-session_3.36.0-2ubuntu1_all.deb ... Step #1: Unpacking ubuntu-session (3.36.0-2ubuntu1) ... Step #1: Selecting previously unselected package gdm3. Step #1: Preparing to unpack .../530-gdm3_3.36.3-0ubuntu0.20.04.4_amd64.deb ... Step #1: Unpacking gdm3 (3.36.3-0ubuntu0.20.04.4) ... Step #1: Selecting previously unselected package gir1.2-notify-0.7:amd64. Step #1: Preparing to unpack .../531-gir1.2-notify-0.7_0.7.9-1ubuntu3.20.04.2_amd64.deb ... Step #1: Unpacking gir1.2-notify-0.7:amd64 (0.7.9-1ubuntu3.20.04.2) ... Step #1: Selecting previously unselected package libpackagekit-glib2-18:amd64. Step #1: Preparing to unpack .../532-libpackagekit-glib2-18_1.1.13-2ubuntu1.1_amd64.deb ... Step #1: Unpacking libpackagekit-glib2-18:amd64 (1.1.13-2ubuntu1.1) ... Step #1: Selecting previously unselected package gir1.2-packagekitglib-1.0. Step #1: Preparing to unpack .../533-gir1.2-packagekitglib-1.0_1.1.13-2ubuntu1.1_amd64.deb ... Step #1: Unpacking gir1.2-packagekitglib-1.0 (1.1.13-2ubuntu1.1) ... Step #1: Selecting previously unselected package gir1.2-secret-1:amd64. Step #1: Preparing to unpack .../534-gir1.2-secret-1_0.20.4-0ubuntu1_amd64.deb ... Step #1: Unpacking gir1.2-secret-1:amd64 (0.20.4-0ubuntu1) ... Step #1: Selecting previously unselected package libvte-2.91-common. Step #1: Preparing to unpack .../535-libvte-2.91-common_0.60.3-0ubuntu1~20.04_amd64.deb ... Step #1: Unpacking libvte-2.91-common (0.60.3-0ubuntu1~20.04) ... Step #1: Selecting previously unselected package libvte-2.91-0:amd64. Step #1: Preparing to unpack .../536-libvte-2.91-0_0.60.3-0ubuntu1~20.04_amd64.deb ... Step #1: Unpacking libvte-2.91-0:amd64 (0.60.3-0ubuntu1~20.04) ... Step #1: Selecting previously unselected package gir1.2-vte-2.91:amd64. Step #1: Preparing to unpack .../537-gir1.2-vte-2.91_0.60.3-0ubuntu1~20.04_amd64.deb ... Step #1: Unpacking gir1.2-vte-2.91:amd64 (0.60.3-0ubuntu1~20.04) ... Step #1: Selecting previously unselected package libgnomekbd-common. Step #1: Preparing to unpack .../538-libgnomekbd-common_3.26.1-1_all.deb ... Step #1: Unpacking libgnomekbd-common (3.26.1-1) ... Step #1: Selecting previously unselected package libxklavier16:amd64. Step #1: Preparing to unpack .../539-libxklavier16_5.4-4_amd64.deb ... Step #1: Unpacking libxklavier16:amd64 (5.4-4) ... Step #1: Selecting previously unselected package libgnomekbd8:amd64. Step #1: Preparing to unpack .../540-libgnomekbd8_3.26.1-1_amd64.deb ... Step #1: Unpacking libgnomekbd8:amd64 (3.26.1-1) ... Step #1: Selecting previously unselected package gkbd-capplet. Step #1: Preparing to unpack .../541-gkbd-capplet_3.26.1-1_amd64.deb ... Step #1: Unpacking gkbd-capplet (3.26.1-1) ... Step #1: Selecting previously unselected package libcogl20:amd64. Step #1: Preparing to unpack .../542-libcogl20_1.22.6-1_amd64.deb ... Step #1: Unpacking libcogl20:amd64 (1.22.6-1) ... Step #1: Selecting previously unselected package libcogl-pango20:amd64. Step #1: Preparing to unpack .../543-libcogl-pango20_1.22.6-1_amd64.deb ... Step #1: Unpacking libcogl-pango20:amd64 (1.22.6-1) ... Step #1: Selecting previously unselected package libcogl-path20:amd64. Step #1: Preparing to unpack .../544-libcogl-path20_1.22.6-1_amd64.deb ... Step #1: Unpacking libcogl-path20:amd64 (1.22.6-1) ... Step #1: Selecting previously unselected package libclutter-1.0-0:amd64. Step #1: Preparing to unpack .../545-libclutter-1.0-0_1.26.4+dfsg-1_amd64.deb ... Step #1: Unpacking libclutter-1.0-0:amd64 (1.26.4+dfsg-1) ... Step #1: Selecting previously unselected package libclutter-gst-3.0-0:amd64. Step #1: Preparing to unpack .../546-libclutter-gst-3.0-0_3.0.27-1_amd64.deb ... Step #1: Unpacking libclutter-gst-3.0-0:amd64 (3.0.27-1) ... Step #1: Selecting previously unselected package libcdparanoia0:amd64. Step #1: Preparing to unpack .../547-libcdparanoia0_3.10.2+debian-13_amd64.deb ... Step #1: Unpacking libcdparanoia0:amd64 (3.10.2+debian-13) ... Step #1: Selecting previously unselected package libopus0:amd64. Step #1: Preparing to unpack .../548-libopus0_1.3.1-0ubuntu1_amd64.deb ... Step #1: Unpacking libopus0:amd64 (1.3.1-0ubuntu1) ... Step #1: Selecting previously unselected package libtheora0:amd64. Step #1: Preparing to unpack .../549-libtheora0_1.1.1+dfsg.1-15ubuntu2_amd64.deb ... Step #1: Unpacking libtheora0:amd64 (1.1.1+dfsg.1-15ubuntu2) ... Step #1: Selecting previously unselected package libvisual-0.4-0:amd64. Step #1: Preparing to unpack .../550-libvisual-0.4-0_0.4.0-17_amd64.deb ... Step #1: Unpacking libvisual-0.4-0:amd64 (0.4.0-17) ... Step #1: Selecting previously unselected package gstreamer1.0-plugins-base:amd64. Step #1: Preparing to unpack .../551-gstreamer1.0-plugins-base_1.16.3-0ubuntu1.2_amd64.deb ... Step #1: Unpacking gstreamer1.0-plugins-base:amd64 (1.16.3-0ubuntu1.2) ... Step #1: Selecting previously unselected package libgpm2:amd64. Step #1: Preparing to unpack .../552-libgpm2_1.20.7-5_amd64.deb ... Step #1: Unpacking libgpm2:amd64 (1.20.7-5) ... Step #1: Selecting previously unselected package libaa1:amd64. Step #1: Preparing to unpack .../553-libaa1_1.4p5-46_amd64.deb ... Step #1: Unpacking libaa1:amd64 (1.4p5-46) ... Step #1: Selecting previously unselected package libraw1394-11:amd64. Step #1: Preparing to unpack .../554-libraw1394-11_2.1.2-1_amd64.deb ... Step #1: Unpacking libraw1394-11:amd64 (2.1.2-1) ... Step #1: Selecting previously unselected package libavc1394-0:amd64. Step #1: Preparing to unpack .../555-libavc1394-0_0.5.4-5_amd64.deb ... Step #1: Unpacking libavc1394-0:amd64 (0.5.4-5) ... Step #1: Selecting previously unselected package libcaca0:amd64. Step #1: Preparing to unpack .../556-libcaca0_0.99.beta19-2.1ubuntu1.20.04.2_amd64.deb ... Step #1: Unpacking libcaca0:amd64 (0.99.beta19-2.1ubuntu1.20.04.2) ... Step #1: Selecting previously unselected package libdv4:amd64. Step #1: Preparing to unpack .../557-libdv4_1.0.0-12_amd64.deb ... Step #1: Unpacking libdv4:amd64 (1.0.0-12) ... Step #1: Selecting previously unselected package libgstreamer-plugins-good1.0-0:amd64. Step #1: Preparing to unpack .../558-libgstreamer-plugins-good1.0-0_1.16.3-0ubuntu1.2_amd64.deb ... Step #1: Unpacking libgstreamer-plugins-good1.0-0:amd64 (1.16.3-0ubuntu1.2) ... Step #1: Selecting previously unselected package libiec61883-0:amd64. Step #1: Preparing to unpack .../559-libiec61883-0_1.2.0-3_amd64.deb ... Step #1: Unpacking libiec61883-0:amd64 (1.2.0-3) ... Step #1: Selecting previously unselected package libmp3lame0:amd64. Step #1: Preparing to unpack .../560-libmp3lame0_3.100-3_amd64.deb ... Step #1: Unpacking libmp3lame0:amd64 (3.100-3) ... Step #1: Selecting previously unselected package libmpg123-0:amd64. Step #1: Preparing to unpack .../561-libmpg123-0_1.25.13-1_amd64.deb ... Step #1: Unpacking libmpg123-0:amd64 (1.25.13-1) ... Step #1: Selecting previously unselected package libspeex1:amd64. Step #1: Preparing to unpack .../562-libspeex1_1.2~rc1.2-1.1ubuntu1.20.04.1_amd64.deb ... Step #1: Unpacking libspeex1:amd64 (1.2~rc1.2-1.1ubuntu1.20.04.1) ... Step #1: Selecting previously unselected package libshout3:amd64. Step #1: Preparing to unpack .../563-libshout3_2.4.3-1_amd64.deb ... Step #1: Unpacking libshout3:amd64 (2.4.3-1) ... Step #1: Selecting previously unselected package libtag1v5-vanilla:amd64. Step #1: Preparing to unpack .../564-libtag1v5-vanilla_1.11.1+dfsg.1-0.3ubuntu2_amd64.deb ... Step #1: Unpacking libtag1v5-vanilla:amd64 (1.11.1+dfsg.1-0.3ubuntu2) ... Step #1: Selecting previously unselected package libtag1v5:amd64. Step #1: Preparing to unpack .../565-libtag1v5_1.11.1+dfsg.1-0.3ubuntu2_amd64.deb ... Step #1: Unpacking libtag1v5:amd64 (1.11.1+dfsg.1-0.3ubuntu2) ... Step #1: Selecting previously unselected package libtwolame0:amd64. Step #1: Preparing to unpack .../566-libtwolame0_0.4.0-2_amd64.deb ... Step #1: Unpacking libtwolame0:amd64 (0.4.0-2) ... Step #1: Selecting previously unselected package libv4lconvert0:amd64. Step #1: Preparing to unpack .../567-libv4lconvert0_1.18.0-2build1_amd64.deb ... Step #1: Unpacking libv4lconvert0:amd64 (1.18.0-2build1) ... Step #1: Selecting previously unselected package libv4l-0:amd64. Step #1: Preparing to unpack .../568-libv4l-0_1.18.0-2build1_amd64.deb ... Step #1: Unpacking libv4l-0:amd64 (1.18.0-2build1) ... Step #1: Selecting previously unselected package libvpx6:amd64. Step #1: Preparing to unpack .../569-libvpx6_1.8.2-1ubuntu0.2_amd64.deb ... Step #1: Unpacking libvpx6:amd64 (1.8.2-1ubuntu0.2) ... Step #1: Selecting previously unselected package libwavpack1:amd64. Step #1: Preparing to unpack .../570-libwavpack1_5.2.0-1ubuntu0.1_amd64.deb ... Step #1: Unpacking libwavpack1:amd64 (5.2.0-1ubuntu0.1) ... Step #1: Selecting previously unselected package gstreamer1.0-plugins-good:amd64. Step #1: Preparing to unpack .../571-gstreamer1.0-plugins-good_1.16.3-0ubuntu1.2_amd64.deb ... Step #1: Unpacking gstreamer1.0-plugins-good:amd64 (1.16.3-0ubuntu1.2) ... Step #1: Selecting previously unselected package libxv1:amd64. Step #1: Preparing to unpack .../572-libxv1_2%3a1.0.11-1_amd64.deb ... Step #1: Unpacking libxv1:amd64 (2:1.0.11-1) ... Step #1: Selecting previously unselected package gstreamer1.0-x:amd64. Step #1: Preparing to unpack .../573-gstreamer1.0-x_1.16.3-0ubuntu1.2_amd64.deb ... Step #1: Unpacking gstreamer1.0-x:amd64 (1.16.3-0ubuntu1.2) ... Step #1: Selecting previously unselected package libcheese8:amd64. Step #1: Preparing to unpack .../574-libcheese8_3.34.0-1ubuntu1_amd64.deb ... Step #1: Unpacking libcheese8:amd64 (3.34.0-1ubuntu1) ... Step #1: Selecting previously unselected package libclutter-gtk-1.0-0:amd64. Step #1: Preparing to unpack .../575-libclutter-gtk-1.0-0_1.8.4-4_amd64.deb ... Step #1: Unpacking libclutter-gtk-1.0-0:amd64 (1.8.4-4) ... Step #1: Selecting previously unselected package gstreamer1.0-clutter-3.0:amd64. Step #1: Preparing to unpack .../576-gstreamer1.0-clutter-3.0_3.0.27-1_amd64.deb ... Step #1: Unpacking gstreamer1.0-clutter-3.0:amd64 (3.0.27-1) ... Step #1: Selecting previously unselected package libcheese-gtk25:amd64. Step #1: Preparing to unpack .../577-libcheese-gtk25_3.34.0-1ubuntu1_amd64.deb ... Step #1: Unpacking libcheese-gtk25:amd64 (3.34.0-1ubuntu1) ... Step #1: Selecting previously unselected package libcolord-gtk1:amd64. Step #1: Preparing to unpack .../578-libcolord-gtk1_0.2.0-0ubuntu1_amd64.deb ... Step #1: Unpacking libcolord-gtk1:amd64 (0.2.0-0ubuntu1) ... Step #1: Selecting previously unselected package libgoa-backend-1.0-1:amd64. Step #1: Preparing to unpack .../579-libgoa-backend-1.0-1_3.36.1-0ubuntu1_amd64.deb ... Step #1: Unpacking libgoa-backend-1.0-1:amd64 (3.36.1-0ubuntu1) ... Step #1: Selecting previously unselected package libgsound0:amd64. Step #1: Preparing to unpack .../580-libgsound0_1.0.2-4_amd64.deb ... Step #1: Unpacking libgsound0:amd64 (1.0.2-4) ... Step #1: Selecting previously unselected package libgtop2-common. Step #1: Preparing to unpack .../581-libgtop2-common_2.40.0-2_all.deb ... Step #1: Unpacking libgtop2-common (2.40.0-2) ... Step #1: Selecting previously unselected package libgtop-2.0-11:amd64. Step #1: Preparing to unpack .../582-libgtop-2.0-11_2.40.0-2_amd64.deb ... Step #1: Unpacking libgtop-2.0-11:amd64 (2.40.0-2) ... Step #1: Selecting previously unselected package libpwquality-common. Step #1: Preparing to unpack .../583-libpwquality-common_1.4.2-1build1_all.deb ... Step #1: Unpacking libpwquality-common (1.4.2-1build1) ... Step #1: Selecting previously unselected package libpwquality1:amd64. Step #1: Preparing to unpack .../584-libpwquality1_1.4.2-1build1_amd64.deb ... Step #1: Unpacking libpwquality1:amd64 (1.4.2-1build1) ... Step #1: Selecting previously unselected package libudisks2-0:amd64. Step #1: Preparing to unpack .../585-libudisks2-0_2.8.4-1ubuntu2_amd64.deb ... Step #1: Unpacking libudisks2-0:amd64 (2.8.4-1ubuntu2) ... Step #1: Selecting previously unselected package libwhoopsie-preferences0. Step #1: Preparing to unpack .../586-libwhoopsie-preferences0_22_amd64.deb ... Step #1: Unpacking libwhoopsie-preferences0 (22) ... Step #1: Selecting previously unselected package gnome-control-center-data. Step #1: Preparing to unpack .../587-gnome-control-center-data_1%3a3.36.5-0ubuntu4_all.deb ... Step #1: Unpacking gnome-control-center-data (1:3.36.5-0ubuntu4) ... Step #1: Selecting previously unselected package python3-defer. Step #1: Preparing to unpack .../588-python3-defer_1.0.6-2.1_all.deb ... Step #1: Unpacking python3-defer (1.0.6-2.1) ... Step #1: Selecting previously unselected package python3-aptdaemon. Step #1: Preparing to unpack .../589-python3-aptdaemon_1.1.1+bzr982-0ubuntu32.3_all.deb ... Step #1: Unpacking python3-aptdaemon (1.1.1+bzr982-0ubuntu32.3) ... Step #1: Selecting previously unselected package aptdaemon. Step #1: Preparing to unpack .../590-aptdaemon_1.1.1+bzr982-0ubuntu32.3_all.deb ... Step #1: Unpacking aptdaemon (1.1.1+bzr982-0ubuntu32.3) ... Step #1: Selecting previously unselected package aptdaemon-data. Step #1: Preparing to unpack .../591-aptdaemon-data_1.1.1+bzr982-0ubuntu32.3_all.deb ... Step #1: Unpacking aptdaemon-data (1.1.1+bzr982-0ubuntu32.3) ... Step #1: Selecting previously unselected package python3-aptdaemon.gtk3widgets. Step #1: Preparing to unpack .../592-python3-aptdaemon.gtk3widgets_1.1.1+bzr982-0ubuntu32.3_all.deb ... Step #1: Unpacking python3-aptdaemon.gtk3widgets (1.1.1+bzr982-0ubuntu32.3) ... Step #1: Selecting previously unselected package im-config. Step #1: Preparing to unpack .../593-im-config_0.44-1ubuntu1.3_all.deb ... Step #1: Unpacking im-config (0.44-1ubuntu1.3) ... Step #1: Selecting previously unselected package language-selector-gnome. Step #1: Preparing to unpack .../594-language-selector-gnome_0.204.2_all.deb ... Step #1: Unpacking language-selector-gnome (0.204.2) ... Step #1: Selecting previously unselected package python3-cups. Step #1: Preparing to unpack .../595-python3-cups_1.9.73-3build1_amd64.deb ... Step #1: Unpacking python3-cups (1.9.73-3build1) ... Step #1: Selecting previously unselected package python3-cupshelpers. Step #1: Preparing to unpack .../596-python3-cupshelpers_1.5.12-0ubuntu1.1_all.deb ... Step #1: Unpacking python3-cupshelpers (1.5.12-0ubuntu1.1) ... Step #1: Selecting previously unselected package python3-cairo:amd64. Step #1: Preparing to unpack .../597-python3-cairo_1.16.2-2ubuntu2_amd64.deb ... Step #1: Unpacking python3-cairo:amd64 (1.16.2-2ubuntu2) ... Step #1: Selecting previously unselected package system-config-printer-common. Step #1: Preparing to unpack .../598-system-config-printer-common_1.5.12-0ubuntu1.1_all.deb ... Step #1: Unpacking system-config-printer-common (1.5.12-0ubuntu1.1) ... Step #1: Selecting previously unselected package system-config-printer. Step #1: Preparing to unpack .../599-system-config-printer_1.5.12-0ubuntu1.1_all.deb ... Step #1: Unpacking system-config-printer (1.5.12-0ubuntu1.1) ... Step #1: Selecting previously unselected package libwhoopsie0:amd64. Step #1: Preparing to unpack .../600-libwhoopsie0_0.2.69ubuntu0.3_amd64.deb ... Step #1: Unpacking libwhoopsie0:amd64 (0.2.69ubuntu0.3) ... Step #1: Selecting previously unselected package whoopsie-preferences. Step #1: Preparing to unpack .../601-whoopsie-preferences_22_amd64.deb ... Step #1: Unpacking whoopsie-preferences (22) ... Step #1: Selecting previously unselected package gnome-control-center. Step #1: Preparing to unpack .../602-gnome-control-center_1%3a3.36.5-0ubuntu4_amd64.deb ... Step #1: Unpacking gnome-control-center (1:3.36.5-0ubuntu4) ... Step #1: Selecting previously unselected package gnome-control-center-faces. Step #1: Preparing to unpack .../603-gnome-control-center-faces_1%3a3.36.5-0ubuntu4_all.deb ... Step #1: Unpacking gnome-control-center-faces (1:3.36.5-0ubuntu4) ... Step #1: Selecting previously unselected package gnome-keyring-pkcs11:amd64. Step #1: Preparing to unpack .../604-gnome-keyring-pkcs11_3.36.0-1ubuntu1_amd64.deb ... Step #1: Unpacking gnome-keyring-pkcs11:amd64 (3.36.0-1ubuntu1) ... Step #1: Selecting previously unselected package gnome-menus. Step #1: Preparing to unpack .../605-gnome-menus_3.36.0-1ubuntu1_amd64.deb ... Step #1: Unpacking gnome-menus (3.36.0-1ubuntu1) ... Step #1: Selecting previously unselected package python3-protobuf. Step #1: Preparing to unpack .../606-python3-protobuf_3.6.1.3-2ubuntu5.2_amd64.deb ... Step #1: Unpacking python3-protobuf (3.6.1.3-2ubuntu5.2) ... Step #1: Selecting previously unselected package python3-tz. Step #1: Preparing to unpack .../607-python3-tz_2019.3-1ubuntu0.20.04.0_all.deb ... Step #1: Unpacking python3-tz (2019.3-1ubuntu0.20.04.0) ... Step #1: Selecting previously unselected package python3-rfc3339. Step #1: Preparing to unpack .../608-python3-rfc3339_1.1-2_all.deb ... Step #1: Unpacking python3-rfc3339 (1.1-2) ... Step #1: Selecting previously unselected package python3-macaroonbakery. Step #1: Preparing to unpack .../609-python3-macaroonbakery_1.3.1-1_all.deb ... Step #1: Unpacking python3-macaroonbakery (1.3.1-1) ... Step #1: Selecting previously unselected package gnome-online-accounts. Step #1: Preparing to unpack .../610-gnome-online-accounts_3.36.1-0ubuntu1_amd64.deb ... Step #1: Unpacking gnome-online-accounts (3.36.1-0ubuntu1) ... Step #1: Selecting previously unselected package gnome-startup-applications. Step #1: Preparing to unpack .../611-gnome-startup-applications_3.36.0-2ubuntu1_amd64.deb ... Step #1: Unpacking gnome-startup-applications (3.36.0-2ubuntu1) ... Step #1: Selecting previously unselected package libyelp0:amd64. Step #1: Preparing to unpack .../612-libyelp0_3.36.2-0ubuntu1_amd64.deb ... Step #1: Unpacking libyelp0:amd64 (3.36.2-0ubuntu1) ... Step #1: Selecting previously unselected package yelp-xsl. Step #1: Preparing to unpack .../613-yelp-xsl_3.36.0-1_all.deb ... Step #1: Unpacking yelp-xsl (3.36.0-1) ... Step #1: Selecting previously unselected package yelp. Step #1: Preparing to unpack .../614-yelp_3.36.2-0ubuntu1_amd64.deb ... Step #1: Unpacking yelp (3.36.2-0ubuntu1) ... Step #1: Selecting previously unselected package ubuntu-docs. Step #1: Preparing to unpack .../615-ubuntu-docs_20.04.3_all.deb ... Step #1: Unpacking ubuntu-docs (20.04.3) ... Step #1: Selecting previously unselected package gnome-user-docs. Step #1: Preparing to unpack .../616-gnome-user-docs_3.36.2+git20200704-0ubuntu0.1_all.deb ... Step #1: Unpacking gnome-user-docs (3.36.2+git20200704-0ubuntu0.1) ... Step #1: Selecting previously unselected package gstreamer1.0-gl:amd64. Step #1: Preparing to unpack .../617-gstreamer1.0-gl_1.16.3-0ubuntu1.2_amd64.deb ... Step #1: Unpacking gstreamer1.0-gl:amd64 (1.16.3-0ubuntu1.2) ... Step #1: Selecting previously unselected package gstreamer1.0-pulseaudio:amd64. Step #1: Preparing to unpack .../618-gstreamer1.0-pulseaudio_1.16.3-0ubuntu1.2_amd64.deb ... Step #1: Unpacking gstreamer1.0-pulseaudio:amd64 (1.16.3-0ubuntu1.2) ... Step #1: Selecting previously unselected package ibus-data. Step #1: Preparing to unpack .../619-ibus-data_1.5.22-2ubuntu2.1_all.deb ... Step #1: Unpacking ibus-data (1.5.22-2ubuntu2.1) ... Step #1: Selecting previously unselected package python3-ibus-1.0. Step #1: Preparing to unpack .../620-python3-ibus-1.0_1.5.22-2ubuntu2.1_all.deb ... Step #1: Unpacking python3-ibus-1.0 (1.5.22-2ubuntu2.1) ... Step #1: Selecting previously unselected package ibus. Step #1: Preparing to unpack .../621-ibus_1.5.22-2ubuntu2.1_amd64.deb ... Step #1: Unpacking ibus (1.5.22-2ubuntu2.1) ... Step #1: Selecting previously unselected package ibus-gtk:amd64. Step #1: Preparing to unpack .../622-ibus-gtk_1.5.22-2ubuntu2.1_amd64.deb ... Step #1: Unpacking ibus-gtk:amd64 (1.5.22-2ubuntu2.1) ... Step #1: Selecting previously unselected package ibus-gtk3:amd64. Step #1: Preparing to unpack .../623-ibus-gtk3_1.5.22-2ubuntu2.1_amd64.deb ... Step #1: Unpacking ibus-gtk3:amd64 (1.5.22-2ubuntu2.1) ... Step #1: Selecting previously unselected package iio-sensor-proxy. Step #1: Preparing to unpack .../624-iio-sensor-proxy_2.8-1ubuntu2_amd64.deb ... Step #1: Unpacking iio-sensor-proxy (2.8-1ubuntu2) ... Step #1: Selecting previously unselected package libdbusmenu-glib4:amd64. Step #1: Preparing to unpack .../625-libdbusmenu-glib4_16.04.1+18.10.20180917-0ubuntu6_amd64.deb ... Step #1: Unpacking libdbusmenu-glib4:amd64 (16.04.1+18.10.20180917-0ubuntu6) ... Step #1: Selecting previously unselected package libdbusmenu-gtk3-4:amd64. Step #1: Preparing to unpack .../626-libdbusmenu-gtk3-4_16.04.1+18.10.20180917-0ubuntu6_amd64.deb ... Step #1: Unpacking libdbusmenu-gtk3-4:amd64 (16.04.1+18.10.20180917-0ubuntu6) ... Step #1: Selecting previously unselected package libappindicator3-1. Step #1: Preparing to unpack .../627-libappindicator3-1_12.10.1+20.04.20200408.1-0ubuntu1_amd64.deb ... Step #1: Unpacking libappindicator3-1 (12.10.1+20.04.20200408.1-0ubuntu1) ... Step #1: Selecting previously unselected package libstemmer0d:amd64. Step #1: Preparing to unpack .../628-libstemmer0d_0+svn585-2_amd64.deb ... Step #1: Unpacking libstemmer0d:amd64 (0+svn585-2) ... Step #1: Selecting previously unselected package libappstream4:amd64. Step #1: Preparing to unpack .../629-libappstream4_0.12.10-2_amd64.deb ... Step #1: Unpacking libappstream4:amd64 (0.12.10-2) ... Step #1: Selecting previously unselected package libxcb-shape0:amd64. Step #1: Preparing to unpack .../630-libxcb-shape0_1.14-2_amd64.deb ... Step #1: Unpacking libxcb-shape0:amd64 (1.14-2) ... Step #1: Selecting previously unselected package libxxf86dga1:amd64. Step #1: Preparing to unpack .../631-libxxf86dga1_2%3a1.1.5-0ubuntu1_amd64.deb ... Step #1: Unpacking libxxf86dga1:amd64 (2:1.1.5-0ubuntu1) ... Step #1: Selecting previously unselected package x11-utils. Step #1: Preparing to unpack .../632-x11-utils_7.7+5_amd64.deb ... Step #1: Unpacking x11-utils (7.7+5) ... Step #1: Selecting previously unselected package libatk-wrapper-java. Step #1: Preparing to unpack .../633-libatk-wrapper-java_0.37.1-1_all.deb ... Step #1: Unpacking libatk-wrapper-java (0.37.1-1) ... Step #1: Selecting previously unselected package libatk-wrapper-java-jni:amd64. Step #1: Preparing to unpack .../634-libatk-wrapper-java-jni_0.37.1-1_amd64.deb ... Step #1: Unpacking libatk-wrapper-java-jni:amd64 (0.37.1-1) ... Step #1: Selecting previously unselected package libbluetooth3:amd64. Step #1: Preparing to unpack .../635-libbluetooth3_5.53-0ubuntu3.6_amd64.deb ... Step #1: Unpacking libbluetooth3:amd64 (5.53-0ubuntu3.6) ... Step #1: Selecting previously unselected package libcanberra-pulse:amd64. Step #1: Preparing to unpack .../636-libcanberra-pulse_0.30-7ubuntu1_amd64.deb ... Step #1: Unpacking libcanberra-pulse:amd64 (0.30-7ubuntu1) ... Step #1: Selecting previously unselected package libclutter-1.0-common. Step #1: Preparing to unpack .../637-libclutter-1.0-common_1.26.4+dfsg-1_all.deb ... Step #1: Unpacking libclutter-1.0-common (1.26.4+dfsg-1) ... Step #1: Selecting previously unselected package libcogl-common. Step #1: Preparing to unpack .../638-libcogl-common_1.22.6-1_all.deb ... Step #1: Unpacking libcogl-common (1.22.6-1) ... Step #1: Selecting previously unselected package libfprint-2-2:amd64. Step #1: Preparing to unpack .../639-libfprint-2-2_1%3a1.90.2+tod1-0ubuntu1~20.04.10_amd64.deb ... Step #1: Unpacking libfprint-2-2:amd64 (1:1.90.2+tod1-0ubuntu1~20.04.10) ... Step #1: Selecting previously unselected package libgail18:amd64. Step #1: Preparing to unpack .../640-libgail18_2.24.32-4ubuntu4_amd64.deb ... Step #1: Unpacking libgail18:amd64 (2.24.32-4ubuntu4) ... Step #1: Selecting previously unselected package libgail-common:amd64. Step #1: Preparing to unpack .../641-libgail-common_2.24.32-4ubuntu4_amd64.deb ... Step #1: Unpacking libgail-common:amd64 (2.24.32-4ubuntu4) ... Step #1: Selecting previously unselected package libgdk-pixbuf2.0-bin. Step #1: Preparing to unpack .../642-libgdk-pixbuf2.0-bin_2.40.0+dfsg-3ubuntu0.4_amd64.deb ... Step #1: Unpacking libgdk-pixbuf2.0-bin (2.40.0+dfsg-3ubuntu0.4) ... Step #1: Selecting previously unselected package libgee-0.8-2:amd64. Step #1: Preparing to unpack .../643-libgee-0.8-2_0.20.3-1_amd64.deb ... Step #1: Unpacking libgee-0.8-2:amd64 (0.20.3-1) ... Step #1: Selecting previously unselected package libgphoto2-l10n. Step #1: Preparing to unpack .../644-libgphoto2-l10n_2.5.25-0ubuntu0.1_all.deb ... Step #1: Unpacking libgphoto2-l10n (2.5.25-0ubuntu0.1) ... Step #1: Selecting previously unselected package libgssdp-1.2-0:amd64. Step #1: Preparing to unpack .../645-libgssdp-1.2-0_1.2.3-0ubuntu0.20.04.1_amd64.deb ... Step #1: Unpacking libgssdp-1.2-0:amd64 (1.2.3-0ubuntu0.20.04.1) ... Step #1: Selecting previously unselected package libgtk-3-bin. Step #1: Preparing to unpack .../646-libgtk-3-bin_3.24.20-0ubuntu1.1_amd64.deb ... Step #1: Unpacking libgtk-3-bin (3.24.20-0ubuntu1.1) ... Step #1: Selecting previously unselected package libgtk2.0-bin. Step #1: Preparing to unpack .../647-libgtk2.0-bin_2.24.32-4ubuntu4_amd64.deb ... Step #1: Unpacking libgtk2.0-bin (2.24.32-4ubuntu4) ... Step #1: Selecting previously unselected package libgupnp-1.2-0:amd64. Step #1: Preparing to unpack .../648-libgupnp-1.2-0_1.2.4-0ubuntu1_amd64.deb ... Step #1: Unpacking libgupnp-1.2-0:amd64 (1.2.4-0ubuntu1) ... Step #1: Selecting previously unselected package libgupnp-av-1.0-2. Step #1: Preparing to unpack .../649-libgupnp-av-1.0-2_0.12.11-2_amd64.deb ... Step #1: Unpacking libgupnp-av-1.0-2 (0.12.11-2) ... Step #1: Selecting previously unselected package libgupnp-dlna-2.0-3. Step #1: Preparing to unpack .../650-libgupnp-dlna-2.0-3_0.10.5-4_amd64.deb ... Step #1: Unpacking libgupnp-dlna-2.0-3 (0.10.5-4) ... Step #1: Selecting previously unselected package libmbim-glib4:amd64. Step #1: Preparing to unpack .../651-libmbim-glib4_1.26.2-1~ubuntu20.04.1_amd64.deb ... Step #1: Unpacking libmbim-glib4:amd64 (1.26.2-1~ubuntu20.04.1) ... Step #1: Selecting previously unselected package libmbim-proxy. Step #1: Preparing to unpack .../652-libmbim-proxy_1.26.2-1~ubuntu20.04.1_amd64.deb ... Step #1: Unpacking libmbim-proxy (1.26.2-1~ubuntu20.04.1) ... Step #1: Selecting previously unselected package libmediaart-2.0-0:amd64. Step #1: Preparing to unpack .../653-libmediaart-2.0-0_1.9.4-2_amd64.deb ... Step #1: Unpacking libmediaart-2.0-0:amd64 (1.9.4-2) ... Step #1: Selecting previously unselected package libndp0:amd64. Step #1: Preparing to unpack .../654-libndp0_1.7-0ubuntu1_amd64.deb ... Step #1: Unpacking libndp0:amd64 (1.7-0ubuntu1) ... Step #1: Selecting previously unselected package libnl-route-3-200:amd64. Step #1: Preparing to unpack .../655-libnl-route-3-200_3.4.0-1ubuntu0.1_amd64.deb ... Step #1: Unpacking libnl-route-3-200:amd64 (3.4.0-1ubuntu0.1) ... Step #1: Selecting previously unselected package libnss-mdns:amd64. Step #1: Preparing to unpack .../656-libnss-mdns_0.14.1-1ubuntu1_amd64.deb ... Step #1: Unpacking libnss-mdns:amd64 (0.14.1-1ubuntu1) ... Step #1: Selecting previously unselected package libpam-gnome-keyring:amd64. Step #1: Preparing to unpack .../657-libpam-gnome-keyring_3.36.0-1ubuntu1_amd64.deb ... Step #1: Unpacking libpam-gnome-keyring:amd64 (3.36.0-1ubuntu1) ... Step #1: Selecting previously unselected package libqmi-glib5:amd64. Step #1: Preparing to unpack .../658-libqmi-glib5_1.30.4-1~ubuntu20.04.1_amd64.deb ... Step #1: Unpacking libqmi-glib5:amd64 (1.30.4-1~ubuntu20.04.1) ... Step #1: Selecting previously unselected package libqmi-proxy. Step #1: Preparing to unpack .../659-libqmi-proxy_1.30.4-1~ubuntu20.04.1_amd64.deb ... Step #1: Unpacking libqmi-proxy (1.30.4-1~ubuntu20.04.1) ... Step #1: Selecting previously unselected package libteamdctl0:amd64. Step #1: Preparing to unpack .../660-libteamdctl0_1.30-1_amd64.deb ... Step #1: Unpacking libteamdctl0:amd64 (1.30-1) ... Step #1: Selecting previously unselected package libwacom-bin. Step #1: Preparing to unpack .../661-libwacom-bin_1.3-2ubuntu3_amd64.deb ... Step #1: Unpacking libwacom-bin (1.3-2ubuntu3) ... Step #1: Selecting previously unselected package libxatracker2:amd64. Step #1: Preparing to unpack .../662-libxatracker2_21.2.6-0ubuntu0.1~20.04.2_amd64.deb ... Step #1: Unpacking libxatracker2:amd64 (21.2.6-0ubuntu0.1~20.04.2) ... Step #1: Selecting previously unselected package libxcb-xv0:amd64. Step #1: Preparing to unpack .../663-libxcb-xv0_1.14-2_amd64.deb ... Step #1: Unpacking libxcb-xv0:amd64 (1.14-2) ... Step #1: Selecting previously unselected package libxss1:amd64. Step #1: Preparing to unpack .../664-libxss1_1%3a1.2.3-1_amd64.deb ... Step #1: Unpacking libxss1:amd64 (1:1.2.3-1) ... Step #1: Selecting previously unselected package libxvmc1:amd64. Step #1: Preparing to unpack .../665-libxvmc1_2%3a1.0.12-2_amd64.deb ... Step #1: Unpacking libxvmc1:amd64 (2:1.0.12-2) ... Step #1: Selecting previously unselected package linux-headers-5.4.0-167. Step #1: Preparing to unpack .../666-linux-headers-5.4.0-167_5.4.0-167.184_all.deb ... Step #1: Unpacking linux-headers-5.4.0-167 (5.4.0-167.184) ... Step #1: Selecting previously unselected package linux-headers-5.4.0-167-generic. Step #1: Preparing to unpack .../667-linux-headers-5.4.0-167-generic_5.4.0-167.184_amd64.deb ... Step #1: Unpacking linux-headers-5.4.0-167-generic (5.4.0-167.184) ... Step #1: Selecting previously unselected package linux-headers-generic. Step #1: Preparing to unpack .../668-linux-headers-generic_5.4.0.167.164_amd64.deb ... Step #1: Unpacking linux-headers-generic (5.4.0.167.164) ... Step #1: Selecting previously unselected package mesa-vdpau-drivers:amd64. Step #1: Preparing to unpack .../669-mesa-vdpau-drivers_21.2.6-0ubuntu0.1~20.04.2_amd64.deb ... Step #1: Unpacking mesa-vdpau-drivers:amd64 (21.2.6-0ubuntu0.1~20.04.2) ... Step #1: Selecting previously unselected package mesa-vulkan-drivers:amd64. Step #1: Preparing to unpack .../670-mesa-vulkan-drivers_21.2.6-0ubuntu0.1~20.04.2_amd64.deb ... Step #1: Unpacking mesa-vulkan-drivers:amd64 (21.2.6-0ubuntu0.1~20.04.2) ... Step #1: Selecting previously unselected package modemmanager. Step #1: Preparing to unpack .../671-modemmanager_1.18.6-1~ubuntu20.04.1_amd64.deb ... Step #1: Unpacking modemmanager (1.18.6-1~ubuntu20.04.1) ... Step #1: Selecting previously unselected package mousetweaks. Step #1: Preparing to unpack .../672-mousetweaks_3.32.0-2_amd64.deb ... Step #1: Unpacking mousetweaks (3.32.0-2) ... Step #1: Selecting previously unselected package wpasupplicant. Step #1: Preparing to unpack .../673-wpasupplicant_2%3a2.9-1ubuntu4.3_amd64.deb ... Step #1: Unpacking wpasupplicant (2:2.9-1ubuntu4.3) ... Step #1: Selecting previously unselected package network-manager. Step #1: Preparing to unpack .../674-network-manager_1.22.10-1ubuntu2.3_amd64.deb ... Step #1: Unpacking network-manager (1.22.10-1ubuntu2.3) ... Step #1: Selecting previously unselected package network-manager-gnome. Step #1: Preparing to unpack .../675-network-manager-gnome_1.8.24-1ubuntu3_amd64.deb ... Step #1: Unpacking network-manager-gnome (1.8.24-1ubuntu3) ... Step #1: Selecting previously unselected package ppp. Step #1: Preparing to unpack .../676-ppp_2.4.7-2+4.1ubuntu5.1_amd64.deb ... Step #1: Unpacking ppp (2.4.7-2+4.1ubuntu5.1) ... Step #1: Selecting previously unselected package pptp-linux. Step #1: Preparing to unpack .../677-pptp-linux_1.10.0-1build1_amd64.deb ... Step #1: Unpacking pptp-linux (1.10.0-1build1) ... Step #1: Selecting previously unselected package network-manager-pptp. Step #1: Preparing to unpack .../678-network-manager-pptp_1.2.8-2_amd64.deb ... Step #1: Unpacking network-manager-pptp (1.2.8-2) ... Step #1: Selecting previously unselected package nvidia-prime. Step #1: Preparing to unpack .../679-nvidia-prime_0.8.16~0.20.04.2_all.deb ... Step #1: Unpacking nvidia-prime (0.8.16~0.20.04.2) ... Step #1: Selecting previously unselected package packagekit. Step #1: Preparing to unpack .../680-packagekit_1.1.13-2ubuntu1.1_amd64.deb ... Step #1: Unpacking packagekit (1.1.13-2ubuntu1.1) ... Step #1: Selecting previously unselected package packagekit-tools. Step #1: Preparing to unpack .../681-packagekit-tools_1.1.13-2ubuntu1.1_amd64.deb ... Step #1: Unpacking packagekit-tools (1.1.13-2ubuntu1.1) ... Step #1: Selecting previously unselected package python3-systemd. Step #1: Preparing to unpack .../682-python3-systemd_234-3build2_amd64.deb ... Step #1: Unpacking python3-systemd (234-3build2) ... Step #1: Selecting previously unselected package rtkit. Step #1: Preparing to unpack .../683-rtkit_0.12-4_amd64.deb ... Step #1: Unpacking rtkit (0.12-4) ... Step #1: Selecting previously unselected package update-inetd. Step #1: Preparing to unpack .../684-update-inetd_4.50_all.deb ... Step #1: Unpacking update-inetd (4.50) ... Step #1: Selecting previously unselected package sane-utils. Step #1: Preparing to unpack .../685-sane-utils_1.0.29-0ubuntu5.2_amd64.deb ... Step #1: Unpacking sane-utils (1.0.29-0ubuntu5.2) ... Step #1: Selecting previously unselected package switcheroo-control. Step #1: Preparing to unpack .../686-switcheroo-control_2.1-1_amd64.deb ... Step #1: Unpacking switcheroo-control (2.1-1) ... Step #1: Selecting previously unselected package system-config-printer-udev. Step #1: Preparing to unpack .../687-system-config-printer-udev_1.5.12-0ubuntu1.1_amd64.deb ... Step #1: Unpacking system-config-printer-udev (1.5.12-0ubuntu1.1) ... Step #1: Selecting previously unselected package usbmuxd. Step #1: Preparing to unpack .../688-usbmuxd_1.1.1~git20191130.9af2b12-1_amd64.deb ... Step #1: Unpacking usbmuxd (1.1.1~git20191130.9af2b12-1) ... Step #1: Selecting previously unselected package vdpau-driver-all:amd64. Step #1: Preparing to unpack .../689-vdpau-driver-all_1.3-1ubuntu2_amd64.deb ... Step #1: Unpacking vdpau-driver-all:amd64 (1.3-1ubuntu2) ... Step #1: Selecting previously unselected package wamerican. Step #1: Preparing to unpack .../690-wamerican_2018.04.16-1_all.deb ... Step #1: Unpacking wamerican (2018.04.16-1) ... Step #1: Selecting previously unselected package xfonts-encodings. Step #1: Preparing to unpack .../691-xfonts-encodings_1%3a1.0.5-0ubuntu1_all.deb ... Step #1: Unpacking xfonts-encodings (1:1.0.5-0ubuntu1) ... Step #1: Selecting previously unselected package xfonts-utils. Step #1: Preparing to unpack .../692-xfonts-utils_1%3a7.7+6_amd64.deb ... Step #1: Unpacking xfonts-utils (1:7.7+6) ... Step #1: Selecting previously unselected package xfonts-base. Step #1: Preparing to unpack .../693-xfonts-base_1%3a1.0.5_all.deb ... Step #1: Unpacking xfonts-base (1:1.0.5) ... Step #1: Selecting previously unselected package libxcb-icccm4:amd64. Step #1: Preparing to unpack .../694-libxcb-icccm4_0.4.1-1.1_amd64.deb ... Step #1: Unpacking libxcb-icccm4:amd64 (0.4.1-1.1) ... Step #1: Selecting previously unselected package libxcb-image0:amd64. Step #1: Preparing to unpack .../695-libxcb-image0_0.4.0-1build1_amd64.deb ... Step #1: Unpacking libxcb-image0:amd64 (0.4.0-1build1) ... Step #1: Selecting previously unselected package libxcb-keysyms1:amd64. Step #1: Preparing to unpack .../696-libxcb-keysyms1_0.4.0-1build1_amd64.deb ... Step #1: Unpacking libxcb-keysyms1:amd64 (0.4.0-1build1) ... Step #1: Selecting previously unselected package libxcb-render-util0:amd64. Step #1: Preparing to unpack .../697-libxcb-render-util0_0.3.9-1build1_amd64.deb ... Step #1: Unpacking libxcb-render-util0:amd64 (0.3.9-1build1) ... Step #1: Selecting previously unselected package xserver-xephyr. Step #1: Preparing to unpack .../698-xserver-xephyr_2%3a1.20.13-1ubuntu1~20.04.9_amd64.deb ... Step #1: Unpacking xserver-xephyr (2:1.20.13-1ubuntu1~20.04.9) ... Step #1: Selecting previously unselected package xserver-xorg-input-libinput. Step #1: Preparing to unpack .../699-xserver-xorg-input-libinput_0.29.0-1_amd64.deb ... Step #1: Unpacking xserver-xorg-input-libinput (0.29.0-1) ... Step #1: Selecting previously unselected package xserver-xorg-input-all. Step #1: Preparing to unpack .../700-xserver-xorg-input-all_1%3a7.7+19ubuntu14_amd64.deb ... Step #1: Unpacking xserver-xorg-input-all (1:7.7+19ubuntu14) ... Step #1: Selecting previously unselected package xserver-xorg-input-wacom. Step #1: Preparing to unpack .../701-xserver-xorg-input-wacom_1%3a0.39.0-0ubuntu1_amd64.deb ... Step #1: Unpacking xserver-xorg-input-wacom (1:0.39.0-0ubuntu1) ... Step #1: Selecting previously unselected package xserver-xorg. Step #1: Preparing to unpack .../702-xserver-xorg_1%3a7.7+19ubuntu14_amd64.deb ... Step #1: Unpacking xserver-xorg (1:7.7+19ubuntu14) ... Step #1: Selecting previously unselected package xserver-xorg-video-amdgpu. Step #1: Preparing to unpack .../703-xserver-xorg-video-amdgpu_19.1.0-1ubuntu0.1_amd64.deb ... Step #1: Unpacking xserver-xorg-video-amdgpu (19.1.0-1ubuntu0.1) ... Step #1: Selecting previously unselected package xserver-xorg-video-radeon. Step #1: Preparing to unpack .../704-xserver-xorg-video-radeon_1%3a19.1.0-1_amd64.deb ... Step #1: Unpacking xserver-xorg-video-radeon (1:19.1.0-1) ... Step #1: Selecting previously unselected package xserver-xorg-video-ati. Step #1: Preparing to unpack .../705-xserver-xorg-video-ati_1%3a19.1.0-1_amd64.deb ... Step #1: Unpacking xserver-xorg-video-ati (1:19.1.0-1) ... Step #1: Selecting previously unselected package xserver-xorg-video-fbdev. Step #1: Preparing to unpack .../706-xserver-xorg-video-fbdev_1%3a0.5.0-1ubuntu1_amd64.deb ... Step #1: Unpacking xserver-xorg-video-fbdev (1:0.5.0-1ubuntu1) ... Step #1: Selecting previously unselected package xserver-xorg-video-nouveau. Step #1: Preparing to unpack .../707-xserver-xorg-video-nouveau_1%3a1.0.16-1_amd64.deb ... Step #1: Unpacking xserver-xorg-video-nouveau (1:1.0.16-1) ... Step #1: Selecting previously unselected package xserver-xorg-video-vesa. Step #1: Preparing to unpack .../708-xserver-xorg-video-vesa_1%3a2.4.0-2_amd64.deb ... Step #1: Unpacking xserver-xorg-video-vesa (1:2.4.0-2) ... Step #1: Selecting previously unselected package xserver-xorg-video-vmware. Step #1: Preparing to unpack .../709-xserver-xorg-video-vmware_1%3a13.3.0-3_amd64.deb ... Step #1: Unpacking xserver-xorg-video-vmware (1:13.3.0-3) ... Step #1: Selecting previously unselected package xserver-xorg-video-all. Step #1: Preparing to unpack .../710-xserver-xorg-video-all_1%3a7.7+19ubuntu14_amd64.deb ... Step #1: Unpacking xserver-xorg-video-all (1:7.7+19ubuntu14) ... Step #1: Selecting previously unselected package xserver-xorg-video-intel. Step #1: Preparing to unpack .../711-xserver-xorg-video-intel_2%3a2.99.917+git20200226-1_amd64.deb ... Step #1: Unpacking xserver-xorg-video-intel (2:2.99.917+git20200226-1) ... Step #1: Selecting previously unselected package xserver-xorg-video-qxl. Step #1: Preparing to unpack .../712-xserver-xorg-video-qxl_0.1.5+git20200331-1_amd64.deb ... Step #1: Unpacking xserver-xorg-video-qxl (0.1.5+git20200331-1) ... Step #1: Selecting previously unselected package cups-pk-helper. Step #1: Preparing to unpack .../713-cups-pk-helper_0.2.6-1ubuntu3_amd64.deb ... Step #1: Unpacking cups-pk-helper (0.2.6-1ubuntu3) ... Step #1: Selecting previously unselected package fprintd. Step #1: Preparing to unpack .../714-fprintd_1.90.9-1~ubuntu20.04.1_amd64.deb ... Step #1: Unpacking fprintd (1.90.9-1~ubuntu20.04.1) ... Step #1: Selecting previously unselected package ippusbxd. Step #1: Preparing to unpack .../715-ippusbxd_1.34-2ubuntu1_amd64.deb ... Step #1: Unpacking ippusbxd (1.34-2ubuntu1) ... Step #1: Selecting previously unselected package libcanberra-gtk3-module:amd64. Step #1: Preparing to unpack .../716-libcanberra-gtk3-module_0.30-7ubuntu1_amd64.deb ... Step #1: Unpacking libcanberra-gtk3-module:amd64 (0.30-7ubuntu1) ... Step #1: Selecting previously unselected package libpam-fprintd:amd64. Step #1: Preparing to unpack .../717-libpam-fprintd_1.90.9-1~ubuntu20.04.1_amd64.deb ... Step #1: Unpacking libpam-fprintd:amd64 (1.90.9-1~ubuntu20.04.1) ... Step #1: Selecting previously unselected package librygel-core-2.6-2:amd64. Step #1: Preparing to unpack .../718-librygel-core-2.6-2_0.38.3-1ubuntu1_amd64.deb ... Step #1: Unpacking librygel-core-2.6-2:amd64 (0.38.3-1ubuntu1) ... Step #1: Selecting previously unselected package librygel-db-2.6-2:amd64. Step #1: Preparing to unpack .../719-librygel-db-2.6-2_0.38.3-1ubuntu1_amd64.deb ... Step #1: Unpacking librygel-db-2.6-2:amd64 (0.38.3-1ubuntu1) ... Step #1: Selecting previously unselected package librygel-renderer-2.6-2:amd64. Step #1: Preparing to unpack .../720-librygel-renderer-2.6-2_0.38.3-1ubuntu1_amd64.deb ... Step #1: Unpacking librygel-renderer-2.6-2:amd64 (0.38.3-1ubuntu1) ... Step #1: Selecting previously unselected package librygel-server-2.6-2:amd64. Step #1: Preparing to unpack .../721-librygel-server-2.6-2_0.38.3-1ubuntu1_amd64.deb ... Step #1: Unpacking librygel-server-2.6-2:amd64 (0.38.3-1ubuntu1) ... Step #1: Selecting previously unselected package libsbc1:amd64. Step #1: Preparing to unpack .../722-libsbc1_1.4-1_amd64.deb ... Step #1: Unpacking libsbc1:amd64 (1.4-1) ... Step #1: Selecting previously unselected package mobile-broadband-provider-info. Step #1: Preparing to unpack .../723-mobile-broadband-provider-info_20190618-3_all.deb ... Step #1: Unpacking mobile-broadband-provider-info (20190618-3) ... Step #1: Selecting previously unselected package pulseaudio-module-bluetooth. Step #1: Preparing to unpack .../724-pulseaudio-module-bluetooth_1%3a13.99.1-1ubuntu3.13_amd64.deb ... Step #1: Unpacking pulseaudio-module-bluetooth (1:13.99.1-1ubuntu3.13) ... Step #1: Selecting previously unselected package rygel. Step #1: Preparing to unpack .../725-rygel_0.38.3-1ubuntu1_amd64.deb ... Step #1: Unpacking rygel (0.38.3-1ubuntu1) ... Step #1: Selecting previously unselected package usb-modeswitch-data. Step #1: Preparing to unpack .../726-usb-modeswitch-data_20191128-3_all.deb ... Step #1: Unpacking usb-modeswitch-data (20191128-3) ... Step #1: Selecting previously unselected package usb-modeswitch. Step #1: Preparing to unpack .../727-usb-modeswitch_2.5.2+repack0-2ubuntu3_amd64.deb ... Step #1: Unpacking usb-modeswitch (2.5.2+repack0-2ubuntu3) ... Step #1: Selecting previously unselected package xserver-xorg-legacy. Step #1: Preparing to unpack .../728-xserver-xorg-legacy_2%3a1.20.13-1ubuntu1~20.04.9_amd64.deb ... Step #1: Unpacking xserver-xorg-legacy (2:1.20.13-1ubuntu1~20.04.9) ... Step #1: Setting up python3-pkg-resources (45.2.0-1ubuntu0.1) ... Step #1: Setting up python3-entrypoints (0.3-2ubuntu1) ... Step #1: Setting up libpwquality-common (1.4.2-1build1) ... Step #1: Setting up bubblewrap (0.4.0-1ubuntu4) ... Step #1: Setting up libpipeline1:amd64 (1.5.2-2build1) ... Step #1: Setting up liblmdb0:amd64 (0.9.24-1) ... Step #1: Setting up libtext-iconv-perl (1.7-7) ... Step #1: Setting up libgraphite2-3:amd64 (1.3.13-11build1) ... Step #1: Setting up libxcb-dri3-0:amd64 (1.14-2) ... Step #1: Setting up liblcms2-2:amd64 (2.9-4) ... Step #1: Setting up libpixman-1-0:amd64 (0.38.4-0ubuntu2.1) ... Step #1: Setting up libcurand-11-0 (10.2.1.245-1) ... Step #1: Setting up libcdparanoia0:amd64 (3.10.2+debian-13) ... Step #1: Setting up libwayland-server0:amd64 (1.18.0-1ubuntu0.1) ... Step #1: Setting up libx11-xcb1:amd64 (2:1.6.9-2ubuntu1.6) ... Step #1: Setting up libpciaccess0:amd64 (0.16-0ubuntu1) ... Step #1: Setting up libxcb-res0:amd64 (1.14-2) ... Step #1: Setting up mysql-common (5.8+1.0.5ubuntu2) ... Step #1: update-alternatives: using /etc/mysql/my.cnf.fallback to provide /etc/mysql/my.cnf (my.cnf) in auto mode Step #1: Setting up libcublas-11-0 (11.2.0.252-1) ... Step #1: Setting up systemd-sysv (245.4-4ubuntu3.22) ... Step #1: Setting up libmysqlclient21:amd64 (8.0.35-0ubuntu0.20.04.1) ... Step #1: Setting up libraw1394-11:amd64 (2.1.2-1) ... Step #1: Setting up libsbc1:amd64 (1.4-1) ... Step #1: Setting up libproxy1v5:amd64 (0.4.15-10ubuntu1.2) ... Step #1: Setting up pci.ids (0.0~2020.03.20-1) ... Step #1: Setting up cuda-nvtx-11-0 (11.0.167-1) ... Step #1: Setting up libsodium23:amd64 (1.0.18-1) ... Step #1: Setting up libgpm2:amd64 (1.20.7-5) ... Step #1: Setting up libxdamage1:amd64 (1:1.1.5-2) ... Step #1: Setting up libmpg123-0:amd64 (1.25.13-1) ... Step #1: Setting up libxcb-xfixes0:amd64 (1.14-2) ... Step #1: Setting up libogg0:amd64 (1.3.4-0ubuntu1) ... Step #1: Setting up libspeex1:amd64 (1.2~rc1.2-1.1ubuntu1.20.04.1) ... Step #1: Setting up libxpm4:amd64 (1:3.5.12-1ubuntu0.20.04.2) ... Step #1: Setting up python3-distro (1.4.0-1) ... Step #1: Setting up libplist3:amd64 (2.1.0-4build2) ... Step #1: Setting up hicolor-icon-theme (0.17-2) ... Step #1: Setting up libxi6:amd64 (2:1.7.10-0ubuntu1) ... Step #1: Setting up libtwolame0:amd64 (0.4.0-2) ... Step #1: Setting up java-common (0.72) ... Step #1: Setting up libcusolver-11-0 (10.6.0.245-1) ... Step #1: Setting up libwoff1:amd64 (1.0.2-1build2) ... Step #1: Setting up libxrender1:amd64 (1:0.9.10-1) ... Step #1: Setting up libvte-2.91-common (0.60.3-0ubuntu1~20.04) ... Step #1: Setting up libhyphen0:amd64 (2.8.8-7) ... Step #1: Setting up libdatrie1:amd64 (0.2.12-3) ... Step #1: Setting up xdg-user-dirs (0.17-2ubuntu1) ... Step #1: Setting up mobile-broadband-provider-info (20190618-3) ... Step #1: Setting up cuda-driver-dev-11-0 (11.0.221-1) ... Step #1: Setting up python3-jwt (1.7.1-2ubuntu2.1) ... Step #1: Setting up alsa-ucm-conf (1.2.2-1ubuntu0.13) ... Step #1: Setting up ubuntu-wallpapers-focal (20.04.2-0ubuntu1) ... Step #1: Setting up yaru-theme-gnome-shell (20.04.11.1) ... Step #1: update-alternatives: using /usr/share/gnome-shell/theme/Yaru/gnome-shell-theme.gresource to provide /usr/share/gnome-shell/gdm3-theme.gresource (gdm3-theme.gresource) in auto mode Step #1: Setting up libnvidia-common-450 (450.51.06-0ubuntu1) ... Step #1: Setting up libvisual-0.4-0:amd64 (0.4.0-17) ... Step #1: Setting up gnome-menus (3.36.0-1ubuntu1) ... Step #1: Setting up libxcb-render0:amd64 (1.14-2) ... Step #1: Setting up libsoxr0:amd64 (0.1.3-2build1) ... Step #1: Setting up libyaml-0-2:amd64 (0.2.2-1) ... Step #1: Setting up python3-problem-report (2.20.11-0ubuntu27.27) ... Step #1: Setting up libip6tc2:amd64 (1.8.4-3ubuntu2.1) ... Step #1: Setting up libglib2.0-0:amd64 (2.64.6-1~ubuntu20.04.6) ... Step #1: Setting up libaspell15:amd64 (0.60.8-1ubuntu0.1) ... Step #1: Setting up nvidia-prime (0.8.16~0.20.04.2) ... Step #1: Setting up libglvnd0:amd64 (1.3.2-1~ubuntu0.20.04.2) ... Step #1: Setting up libicu66:amd64 (66.1-2ubuntu2.1) ... Step #1: Setting up libsnmp-base (5.8+dfsg-2ubuntu2.9) ... Step #1: Setting up libtdb1:amd64 (1.4.5-0ubuntu0.20.04.1) ... Step #1: Setting up libmaxminddb0:amd64 (1.4.2-0ubuntu1.20.04.1) ... Step #1: Setting up linux-headers-5.4.0-167 (5.4.0-167.184) ... Step #1: Setting up cuda-memcheck-11-0 (11.0.221-1) ... Step #1: Setting up libxcb-glx0:amd64 (1.14-2) ... Step #1: Setting up libdbusmenu-glib4:amd64 (16.04.1+18.10.20180917-0ubuntu6) ... Step #1: Setting up wireless-regdb (2022.06.06-0ubuntu1~20.04.1) ... Step #1: Setting up libgdk-pixbuf2.0-common (2.40.0+dfsg-3ubuntu0.4) ... Step #1: Setting up libibus-1.0-5:amd64 (1.5.22-2ubuntu2.1) ... Step #1: Setting up libgdata-common (0.17.12-1) ... Step #1: Setting up libxcb-keysyms1:amd64 (0.4.0-1build1) ... Step #1: Setting up libxcb-shape0:amd64 (1.14-2) ... Step #1: Setting up x11-common (1:7.7+19ubuntu14) ... Step #1: update-rc.d: warning: start and stop actions are no longer supported; falling back to defaults Step #1: invoke-rc.d: could not determine current runlevel Step #1: invoke-rc.d: policy-rc.d denied execution of start. Step #1: Setting up libsensors-config (1:3.6.0-2ubuntu1.1) ... Step #1: Setting up libjavascriptcoregtk-4.0-18:amd64 (2.38.6-0ubuntu0.20.04.1) ... Step #1: Setting up libxxf86dga1:amd64 (2:1.1.5-0ubuntu1) ... Step #1: Setting up libwebrtc-audio-processing1:amd64 (0.3.1-0ubuntu3) ... Step #1: Setting up update-inetd (4.50) ... Step #1: Setting up gettext-base (0.19.8.1-10build1) ... Step #1: Setting up libpackagekit-glib2-18:amd64 (1.1.13-2ubuntu1.1) ... Step #1: Setting up libnss-systemd:amd64 (245.4-4ubuntu3.22) ... Step #1: First installation detected... Step #1: Checking NSS setup... Step #1: Setting up libxcb-render-util0:amd64 (0.3.9-1build1) ... Step #1: Setting up xkb-data (2.29-2) ... Step #1: Setting up apg (2.2.3.dfsg.1-5) ... Step #1: Setting up python3-lazr.uri (1.0.3-4build1) ... Step #1: Setting up libxcb-shm0:amd64 (1.14-2) ... Step #1: Setting up libxcb-icccm4:amd64 (0.4.1-1.1) ... Step #1: Setting up libwhoopsie0:amd64 (0.2.69ubuntu0.3) ... Step #1: Setting up kmod (27-1ubuntu2.1) ... Step #1: Setting up gir1.2-gdesktopenums-3.0:amd64 (3.36.0-1ubuntu1) ... Step #1: Setting up libxvmc1:amd64 (2:1.0.12-2) ... Step #1: Setting up libunwind8:amd64 (1.2.1-9ubuntu0.1) ... Step #1: Setting up libgphoto2-l10n (2.5.25-0ubuntu0.1) ... Step #1: Setting up libpthread-stubs0-dev:amd64 (0.4-1) ... Step #1: Setting up apport-symptoms (0.23) ... Step #1: Setting up libjbig0:amd64 (2.1-3.1ubuntu0.20.04.1) ... Step #1: Setting up cuda-nvprune-11-0 (11.0.221-1) ... Step #1: Setting up libcolord2:amd64 (1.4.4-2) ... Step #1: Setting up libopengl0:amd64 (1.3.2-1~ubuntu0.20.04.2) ... Step #1: Setting up libnvjpeg-11-0 (11.1.1.245-1) ... Step #1: Setting up python3-tz (2019.3-1ubuntu0.20.04.0) ... Step #1: Setting up colord-data (1.4.4-2) ... Step #1: Setting up libxcb-util1:amd64 (0.4.0-0ubuntu3) ... Step #1: Setting up libjansson4:amd64 (2.12-1build1) ... Step #1: Setting up libxxf86vm1:amd64 (1:1.1.4-1build1) ... Step #1: Setting up libflac8:amd64 (1.3.3-1ubuntu0.2) ... Step #1: Setting up acl (2.2.53-6) ... Step #1: Setting up cuda-cudart-11-0 (11.0.221-1) ... Step #1: Setting up libxcb-xkb1:amd64 (1.14-2) ... Step #1: Setting up nvidia-modprobe (450.51.06-0ubuntu1) ... Step #1: Setting up libxcb-image0:amd64 (0.4.0-1build1) ... Step #1: Setting up dns-root-data (2019052802) ... Step #1: Setting up libxnvctrl0:amd64 (450.51.06-0ubuntu1) ... Step #1: Setting up libcap2-bin (1:2.32-1ubuntu0.1) ... Step #1: Setting up libxcb-present0:amd64 (1.14-2) ... Step #1: Setting up libtalloc2:amd64 (2.3.3-0ubuntu0.20.04.1) ... Step #1: Setting up libdconf1:amd64 (0.36.0-1) ... Step #1: Setting up gnome-desktop3-data (3.36.8-0ubuntu1) ... Step #1: Setting up python3-six (1.14.0-2) ... Step #1: Setting up python3-simplejson (3.16.0-2ubuntu2) ... Step #1: Setting up libasound2-data (1.2.2-2.1ubuntu2.5) ... Step #1: Setting up libgtop2-common (2.40.0-2) ... Step #1: Setting up p11-kit-modules:amd64 (0.23.20-1ubuntu0.1) ... Step #1: Setting up xtrans-dev (1.4.0-1) ... Step #1: Setting up cuda-nvprof-11-0 (11.0.221-1) ... Step #1: Setting up libfontenc1:amd64 (1:1.1.4-0ubuntu1) ... Step #1: Setting up libclutter-1.0-common (1.26.4+dfsg-1) ... Step #1: Setting up libglib2.0-data (2.64.6-1~ubuntu20.04.6) ... Step #1: Setting up libnvidia-compute-450:amd64 (450.51.06-0ubuntu1) ... Step #1: Setting up libuv1:amd64 (1.34.2-1ubuntu1.3) ... Step #1: Setting up python3-chardet (3.0.4-4build1) ... Step #1: Setting up libgles2:amd64 (1.3.2-1~ubuntu0.20.04.2) ... Step #1: Setting up emacsen-common (3.0.4) ... Step #1: Setting up libslang2:amd64 (2.3.2-4) ... Step #1: Setting up libtevent0:amd64 (0.11.0-0ubuntu0.20.04.1) ... Step #1: Setting up libpcap0.8:amd64 (1.9.1-3) ... Step #1: Setting up libwrap0:amd64 (7.6.q-30) ... Step #1: Setting up python3-certifi (2019.11.28-1) ... Step #1: Setting up libepoxy0:amd64 (1.5.4-1) ... Step #1: Setting up libnspr4:amd64 (2:4.25-1) ... Step #1: Setting up libxfixes3:amd64 (1:5.0.3-2) ... Step #1: Setting up libxcb-sync1:amd64 (1.14-2) ... Step #1: Setting up libidn11:amd64 (1.33-2.2ubuntu2) ... Step #1: Setting up cuda-nvml-dev-11-0 (11.0.167-1) ... Step #1: Setting up nvidia-utils-450 (450.51.06-0ubuntu1) ... Step #1: Setting up libpython3.8:amd64 (3.8.10-0ubuntu1~20.04.9) ... Step #1: Setting up libavahi-common-data:amd64 (0.7-4ubuntu7.3) ... Step #1: Setting up libllvm12:amd64 (1:12.0.0-3ubuntu1~20.04.5) ... Step #1: Setting up python3-wadllib (1.3.3-3build1) ... Step #1: Setting up libgles1:amd64 (1.3.2-1~ubuntu0.20.04.2) ... Step #1: Setting up wamerican (2018.04.16-1) ... Step #1: Setting up libdbus-1-3:amd64 (1.12.16-2ubuntu2.3) ... Step #1: Setting up libcusparse-11-0 (11.1.1.245-1) ... Step #1: Setting up dbus (1.12.16-2ubuntu2.3) ... Step #1: Setting up xfonts-encodings (1:1.0.5-0ubuntu1) ... Step #1: Setting up zenity-common (3.32.0-5) ... Step #1: Setting up libfribidi0:amd64 (1.0.8-2ubuntu0.1) ... Step #1: Setting up libopus0:amd64 (1.3.1-0ubuntu1) ... Step #1: Setting up libxinerama1:amd64 (2:1.1.4-2) ... Step #1: Setting up libexif12:amd64 (0.6.21-6ubuntu0.4) ... Step #1: Setting up bsdmainutils (11.1.2ubuntu3) ... Step #1: update-alternatives: using /usr/bin/bsd-write to provide /usr/bin/write (write) in auto mode Step #1: update-alternatives: warning: skip creation of /usr/share/man/man1/write.1.gz because associated file /usr/share/man/man1/bsd-write.1.gz (of link group write) doesn't exist Step #1: update-alternatives: using /usr/bin/bsd-from to provide /usr/bin/from (from) in auto mode Step #1: update-alternatives: warning: skip creation of /usr/share/man/man1/from.1.gz because associated file /usr/share/man/man1/bsd-from.1.gz (of link group from) doesn't exist Step #1: Setting up libcogl-common (1.22.6-1) ... Step #1: Setting up libxv1:amd64 (2:1.0.11-1) ... Step #1: Setting up libpng16-16:amd64 (1.6.37-2) ... Step #1: Setting up usb-modeswitch-data (20191128-3) ... Step #1: Setting up nvidia-kernel-source-450 (450.51.06-0ubuntu1) ... Step #1: Setting up libmnl0:amd64 (1.0.4-2) ... Step #1: Setting up libgee-0.8-2:amd64 (0.20.3-1) ... Step #1: Setting up libvorbis0a:amd64 (1.3.6-2ubuntu1) ... Step #1: Setting up udev (245.4-4ubuntu3.22) ... Step #1: invoke-rc.d: could not determine current runlevel Step #1: invoke-rc.d: policy-rc.d denied execution of start. Step #1: Setting up python3-idna (2.8-1) ... Step #1: Setting up libxrandr2:amd64 (2:1.5.2-0ubuntu1) ... Step #1: Setting up liborc-0.4-0:amd64 (1:0.4.31-1) ... Step #1: Setting up usb.ids (2020.03.19-1) ... Step #1: Setting up libwebp6:amd64 (0.6.1-2ubuntu0.20.04.3) ... Step #1: Setting up sudo (1.8.31-1ubuntu1.5) ... Step #1: Setting up pkg-config (0.29.1-0ubuntu4) ... Step #1: Setting up fonts-dejavu-core (2.37-1) ... Step #1: Setting up libpcsclite1:amd64 (1.8.26-3) ... Step #1: Setting up ucf (3.0038+nmu1) ... Step #1: Setting up libsensors5:amd64 (1:3.6.0-2ubuntu1.1) ... Step #1: Setting up nvidia-compute-utils-450 (450.51.06-0ubuntu1) ... Step #1: Warning: The home dir /nonexistent you specified can't be accessed: No such file or directory Step #1: Adding system user `nvidia-persistenced' (UID 105) ... Step #1: Adding new group `nvidia-persistenced' (GID 110) ... Step #1: Adding new user `nvidia-persistenced' (UID 105) with group `nvidia-persistenced' ... Step #1: Not creating home directory `/nonexistent'. Step #1: Created symlink /etc/systemd/system/multi-user.target.wants/nvidia-persistenced.service → /lib/systemd/system/nvidia-persistenced.service. Step #1: Setting up libjpeg-turbo8:amd64 (2.0.3-0ubuntu1.20.04.3) ... Step #1: Setting up libxtables12:amd64 (1.8.4-3ubuntu2.1) ... Step #1: Setting up cuda-cuobjdump-11-0 (11.0.221-1) ... Step #1: Setting up libglapi-mesa:amd64 (21.2.6-0ubuntu0.1~20.04.2) ... Step #1: Setting up libnm0:amd64 (1.22.10-1ubuntu2.3) ... Step #1: Setting up libmtdev1:amd64 (1.1.5-1.1) ... Step #1: Setting up libvulkan1:amd64 (1.2.131.2-1) ... Step #1: Setting up libcufft-11-0 (10.2.1.245-1) ... Step #1: Setting up libcrack2:amd64 (2.9.6-3.2) ... Step #1: Setting up nsight-compute-2020.1.2 (2020.1.2.4-1) ... Step #1: Setting up python3-urllib3 (1.25.8-2ubuntu0.3) ... Step #1: Setting up cuda-cudart-dev-11-0 (11.0.221-1) ... Step #1: Setting up im-config (0.44-1ubuntu1.3) ... Step #1: Setting up ppp (2.4.7-2+4.1ubuntu5.1) ... Step #1: Created symlink /etc/systemd/system/multi-user.target.wants/pppd-dns.service → /lib/systemd/system/pppd-dns.service. Step #1: Setting up libnvidia-cfg1-450:amd64 (450.51.06-0ubuntu1) ... Step #1: Setting up cuda-nvrtc-11-0 (11.0.221-1) ... Step #1: Setting up libxcb-dri2-0:amd64 (1.14-2) ... Step #1: Setting up cuda-sanitizer-11-0 (11.0.221-1) ... Step #1: Setting up libgif7:amd64 (5.1.9-1) ... Step #1: Setting up libatk1.0-data (2.35.1-1ubuntu2) ... Step #1: Setting up libpci3:amd64 (1:3.6.4-1ubuntu0.20.04.1) ... Step #1: Setting up libnvidia-extra-450:amd64 (450.51.06-0ubuntu1) ... Step #1: Setting up xdg-dbus-proxy (0.1.2-1) ... Step #1: Setting up fonts-dejavu-extra (2.37-1) ... Step #1: Setting up libcufft-dev-11-0 (10.2.1.245-1) ... Step #1: Setting up alsa-topology-conf (1.2.2-1) ... Step #1: Setting up python-apt-common (2.0.1ubuntu0.20.04.1) ... Step #1: Setting up gnome-keyring-pkcs11:amd64 (3.36.0-1ubuntu1) ... Step #1: Setting up libnpp-11-0 (11.1.0.245-1) ... Step #1: Setting up libcusolver-dev-11-0 (10.6.0.245-1) ... Step #1: Setting up dmsetup (2:1.02.167-1ubuntu1) ... Step #1: Setting up sound-theme-freedesktop (0.8-2ubuntu1) ... Step #1: Setting up libdv4:amd64 (1.0.0-12) ... Step #1: Setting up gnome-control-center-faces (1:3.36.5-0ubuntu4) ... Step #1: Setting up libasyncns0:amd64 (0.8-6) ... Step #1: Setting up libxshmfence1:amd64 (1.3-1) ... Step #1: Setting up libmm-glib0:amd64 (1.18.6-1~ubuntu20.04.1) ... Step #1: Setting up libvpx6:amd64 (1.8.2-1ubuntu0.2) ... Step #1: Setting up libusbmuxd6:amd64 (2.0.1-2) ... Step #1: Setting up libvdpau1:amd64 (1.3-1ubuntu2) ... Step #1: Setting up dbus-x11 (1.12.16-2ubuntu2.3) ... Step #1: Setting up libbluetooth3:amd64 (5.53-0ubuntu3.6) ... Step #1: Setting up libwavpack1:amd64 (5.2.0-1ubuntu0.1) ... Step #1: Setting up libnfnetlink0:amd64 (1.0.1-3build1) ... Step #1: Setting up libxcb-randr0:amd64 (1.14-2) ... Step #1: Setting up python3-defer (1.0.6-2.1) ... Step #1: Setting up libxcb-xv0:amd64 (1.14-2) ... Step #1: Setting up libuchardet0:amd64 (0.0.6-3build1) ... Step #1: Setting up libspeexdsp1:amd64 (1.2~rc1.2-1.1ubuntu1.20.04.1) ... Step #1: Setting up libasound2:amd64 (1.2.2-2.1ubuntu2.5) ... Step #1: Setting up libnl-3-200:amd64 (3.4.0-1ubuntu0.1) ... Step #1: Setting up libboost-thread1.71.0:amd64 (1.71.0-6ubuntu6) ... Step #1: Setting up gnome-session-common (3.36.0-2ubuntu1) ... Step #1: Setting up python3-httplib2 (0.14.0-1ubuntu1) ... Step #1: Setting up libpam-systemd:amd64 (245.4-4ubuntu3.22) ... Step #1: Setting up libgtop-2.0-11:amd64 (2.40.0-2) ... Step #1: Setting up libupower-glib3:amd64 (0.99.11-1build2) ... Step #1: Setting up ubuntu-wallpapers (20.04.2-0ubuntu1) ... Step #1: Setting up libical3:amd64 (3.0.8-1) ... Step #1: Setting up libopenjp2-7:amd64 (2.3.1-1ubuntu4.20.04.1) ... Step #1: Setting up libthai-data (0.1.28-3) ... Step #1: Setting up libgirepository-1.0-1:amd64 (1.64.1-1~ubuntu20.04.1) ... Step #1: Setting up xorg-sgml-doctools (1:1.11-1) ... Step #1: Setting up libjson-glib-1.0-common (1.4.4-2ubuntu2) ... Step #1: Setting up sgml-base (1.29.1) ... Step #1: Setting up libgtk2.0-common (2.24.32-4ubuntu4) ... Step #1: Setting up libatk1.0-0:amd64 (2.35.1-1ubuntu2) ... Step #1: Setting up libprotobuf17:amd64 (3.6.1.3-2ubuntu5.2) ... Step #1: Setting up libnvidia-decode-450:amd64 (450.51.06-0ubuntu1) ... Step #1: Setting up libwayland-egl1:amd64 (1.18.0-1ubuntu0.1) ... Step #1: Setting up libxss1:amd64 (1:1.2.3-1) ... Step #1: Setting up libusb-1.0-0:amd64 (2:1.0.23-2build1) ... Step #1: Setting up libstemmer0d:amd64 (0+svn585-2) ... Step #1: Setting up aptdaemon-data (1.1.1+bzr982-0ubuntu32.3) ... Step #1: Setting up libxkbfile1:amd64 (1:1.1.0-1) ... Step #1: Setting up libgphoto2-port12:amd64 (2.5.25-0ubuntu0.1) ... Step #1: Setting up cuda-nvdisasm-11-0 (11.0.221-1) ... Step #1: Setting up libndp0:amd64 (1.7-0ubuntu1) ... Step #1: Setting up keyboard-configuration (1.194ubuntu3) ... Step #1: Your console font configuration will be updated the next time your system Step #1: boots. If you want to update it now, run 'setupcon' from a virtual console. Step #1: Setting up libopengl-dev:amd64 (1.3.2-1~ubuntu0.20.04.2) ... Step #1: Setting up libhunspell-1.7-0:amd64 (1.7.0-2build2) ... Step #1: Setting up libaccountsservice0:amd64 (0.6.55-0ubuntu12~20.04.6) ... Step #1: Setting up p11-kit (0.23.20-1ubuntu0.1) ... Step #1: Setting up glib-networking-common (2.64.2-1ubuntu0.1) ... Step #1: Setting up libsane-common (1.0.29-0ubuntu5.2) ... Step #1: Setting up libgck-1-0:amd64 (3.36.0-2build1) ... Step #1: Setting up python3-protobuf (3.6.1.3-2ubuntu5.2) ... Step #1: Setting up libieee1284-3:amd64 (0.2.11-13build1) ... Step #1: Setting up python3-rfc3339 (1.1-2) ... Step #1: Setting up python3-xkit (0.5.0ubuntu4) ... Step #1: Setting up libdaemon0:amd64 (0.14-7) ... Step #1: Setting up libsamplerate0:amd64 (0.1.9-2) ... Step #1: Setting up libimobiledevice6:amd64 (1.2.1~git20191129.9f79242-1build1) ... Step #1: Setting up libldb2:amd64 (2:2.4.4-0ubuntu0.20.04.2) ... Step #1: Setting up libdrm-common (2.4.107-8ubuntu1~20.04.2) ... Step #1: Setting up libelf1:amd64 (0.176-1.1ubuntu0.1) ... Step #1: Setting up libxcomposite1:amd64 (1:0.4.5-1) ... Step #1: Setting up libpam-cap:amd64 (1:2.32-1ubuntu0.1) ... Step #1: Setting up libgcr-base-3-1:amd64 (3.36.0-2build1) ... Step #1: Setting up libevdev2:amd64 (1.9.0+dfsg-1ubuntu0.2) ... Step #1: Setting up libxml2:amd64 (2.9.10+dfsg-5ubuntu0.20.04.6) ... Step #1: Setting up libpam-gnome-keyring:amd64 (3.36.0-1ubuntu1) ... Step #1: Setting up libcublas-dev-11-0 (11.2.0.252-1) ... Step #1: Setting up iso-codes (4.4-1) ... Step #1: Setting up libgudev-1.0-0:amd64 (1:233-1) ... Step #1: Setting up libpolkit-gobject-1-0:amd64 (0.105-26ubuntu1.3) ... Step #1: Setting up libsecret-common (0.20.4-0ubuntu1) ... Step #1: Setting up libmbim-glib4:amd64 (1.26.2-1~ubuntu20.04.1) ... Step #1: Setting up libgstreamer1.0-0:amd64 (1.16.3-0ubuntu1.1) ... Step #1: Setcap worked! gst-ptp-helper is not suid! Step #1: Setting up yelp-xsl (3.36.0-1) ... Step #1: Setting up libmp3lame0:amd64 (3.100-3) ... Step #1: Setting up libgraphene-1.0-0:amd64 (1.10.0-1build2) ... Step #1: Setting up dctrl-tools (2.24-3) ... Step #1: Setting up libudisks2-0:amd64 (2.8.4-1ubuntu2) ... Step #1: Setting up python3-systemd (234-3build2) ... Step #1: Setting up python3-cffi-backend (1.14.0-1build1) ... Step #1: Setting up libvorbisenc2:amd64 (1.3.6-2ubuntu1) ... Step #1: Setting up libcusparse-dev-11-0 (11.1.1.245-1) ... Step #1: Setting up bolt (0.9.1-2~ubuntu20.04.2) ... Step #1: Setting up libaa1:amd64 (1.4p5-46) ... Step #1: Setting up pptp-linux (1.10.0-1build1) ... Step #1: Setting up libiec61883-0:amd64 (1.2.0-3) ... Step #1: Setting up libwacom-common (1.3-2ubuntu3) ... Step #1: Setting up nvidia-kernel-common-450 (450.51.06-0ubuntu1) ... Step #1: Setting up libstartup-notification0:amd64 (0.12-6) ... Step #1: Setting up python3-blinker (1.4+dfsg1-0.3ubuntu1) ... Step #1: Setting up libxkbcommon0:amd64 (0.10.0-1) ... Step #1: Setting up libwayland-client0:amd64 (1.18.0-1ubuntu0.1) ... Step #1: Setting up libjpeg8:amd64 (8c-2ubuntu8) ... Step #1: Setting up libcurand-dev-11-0 (10.2.1.245-1) ... Step #1: Setting up x11proto-dev (2019.2-1ubuntu1) ... Step #1: Setting up libavc1394-0:amd64 (0.5.4-5) ... Step #1: Setting up glib-networking-services (2.64.2-1ubuntu0.1) ... Step #1: Setting up libwhoopsie-preferences0 (22) ... Step #1: Setting up libice6:amd64 (2:1.0.10-0ubuntu1) ... Step #1: Setting up session-migration (0.3.5) ... Step #1: Setting up iio-sensor-proxy (2.8-1ubuntu2) ... Step #1: Setting up python3-dbus (1.2.16-1build1) ... Step #1: Setting up libnpp-dev-11-0 (11.1.0.245-1) ... Step #1: Setting up cuda-libraries-11-0 (11.0.3-1) ... Step #1: Setting up libtag1v5-vanilla:amd64 (1.11.1+dfsg.1-0.3ubuntu2) ... Step #1: Setting up libnewt0.52:amd64 (0.52.21-4ubuntu2) ... Step #1: update-alternatives: using /etc/newt/palette.ubuntu to provide /etc/newt/palette (newt-palette) in auto mode Step #1: Setting up desktop-file-utils (0.24-1ubuntu3) ... Step #1: Setting up nsight-systems-2020.3.2 (2020.3.2.6-87e152c) ... Step #1: update-alternatives: using /opt/nvidia/nsight-systems/2020.3.2/target-linux-x64/nsys to provide /usr/local/bin/nsys (nsys) in auto mode Step #1: update-alternatives: using /opt/nvidia/nsight-systems/2020.3.2/host-linux-x64/nsight-sys to provide /usr/local/bin/nsight-sys (nsight-sys) in auto mode Step #1: update-alternatives: using /opt/nvidia/nsight-systems/2020.3.2/host-linux-x64/nsys-ui to provide /usr/local/bin/nsys-ui (nsys-ui) in auto mode Step #1: Setting up cuda-gdb-11-0 (11.0.221-1) ... Step #1: Setting up libxau-dev:amd64 (1:1.0.9-0ubuntu1) ... Step #1: Setting up dconf-cli (0.36.0-1) ... Step #1: Setting up libsnmp35:amd64 (5.8+dfsg-2ubuntu2.9) ... Step #1: Setting up libcaca0:amd64 (0.99.beta19-2.1ubuntu1.20.04.2) ... Step #1: Setting up cuda-nvrtc-dev-11-0 (11.0.221-1) ... Step #1: Setting up libice-dev:amd64 (2:1.0.10-0ubuntu1) ... Step #1: Setting up bind9-libs:amd64 (1:9.16.1-0ubuntu2.16) ... Step #1: Setting up dictionaries-common (1.28.1) ... Step #1: Setting up libmozjs-68-0:amd64 (68.6.0-1ubuntu1) ... Step #1: Setting up libarchive13:amd64 (3.4.0-2ubuntu1.2) ... Step #1: Setting up python3-talloc:amd64 (2.3.3-0ubuntu0.20.04.1) ... Step #1: Setting up python3-apt (2.0.1ubuntu0.20.04.1) ... Step #1: Setting up fontconfig-config (2.13.1-2ubuntu3) ... Step #1: Setting up cuda-nsight-compute-11-0 (11.0.3-1) ... Step #1: Setting up libxtst6:amd64 (2:1.2.3-1) ... Step #1: Setting up libgusb2:amd64 (0.3.4-0.1) ... Step #1: Setting up libwebpdemux2:amd64 (0.6.1-2ubuntu0.20.04.3) ... Step #1: Setting up libxcursor1:amd64 (1:1.2.0-2) ... Step #1: Setting up libgnome-autoar-0-0:amd64 (0.2.3-2ubuntu0.4) ... Step #1: Setting up libavahi-common3:amd64 (0.7-4ubuntu7.3) ... Step #1: Setting up upower (0.99.11-1build2) ... Step #1: Setting up libphonenumber7:amd64 (7.1.0-5ubuntu11) ... Step #1: Setting up libglib2.0-bin (2.64.6-1~ubuntu20.04.6) ... Step #1: Setting up libcolorhug2:amd64 (1.4.4-2) ... Step #1: Setting up libgstreamer-plugins-base1.0-0:amd64 (1.16.3-0ubuntu1.2) ... Step #1: Setting up libnftnl11:amd64 (1.1.5-1) ... Step #1: Setting up dconf-service (0.36.0-1) ... Step #1: Setting up libnss3:amd64 (2:3.49.1-1ubuntu1.9) ... Step #1: Setting up whoopsie-preferences (22) ... Step #1: Setting up libmbim-proxy (1.26.2-1~ubuntu20.04.1) ... Step #1: Setting up libatspi2.0-0:amd64 (2.36.0-2) ... Step #1: Setting up libnvjpeg-dev-11-0 (11.1.1.245-1) ... Step #1: Setting up libnvidia-encode-450:amd64 (450.51.06-0ubuntu1) ... Step #1: Setting up linux-headers-5.4.0-167-generic (5.4.0-167.184) ... Step #1: Setting up libwbclient0:amd64 (2:4.15.13+dfsg-0ubuntu0.20.04.7) ... Step #1: Setting up cuda-nvcc-11-0 (11.0.221-1) ... Step #1: Setting up libjson-glib-1.0-0:amd64 (1.4.4-2ubuntu2) ... Step #1: Setting up dkms (2.8.1-5ubuntu2) ... Step #1: Setting up libnl-route-3-200:amd64 (3.4.0-1ubuntu0.1) ... Step #1: Setting up libatk-bridge2.0-0:amd64 (2.34.2-0ubuntu2~20.04.1) ... Step #1: Setting up libthai0:amd64 (0.1.28-3) ... Step #1: Setting up libvorbisfile3:amd64 (1.3.6-2ubuntu1) ... Step #1: Setting up cracklib-runtime (2.9.6-3.2) ... Step #1: Setting up dbus-user-session (1.12.16-2ubuntu2.3) ... Step #1: Setting up libxdmcp-dev:amd64 (1:1.1.3-0ubuntu1) ... Step #1: Setting up bluez (5.53-0ubuntu3.6) ... Step #1: invoke-rc.d: could not determine current runlevel Step #1: invoke-rc.d: policy-rc.d denied execution of force-reload. Step #1: Created symlink /etc/systemd/system/dbus-org.bluez.service → /lib/systemd/system/bluetooth.service. Step #1: Created symlink /etc/systemd/system/bluetooth.target.wants/bluetooth.service → /lib/systemd/system/bluetooth.service. Step #1: invoke-rc.d: could not determine current runlevel Step #1: invoke-rc.d: policy-rc.d denied execution of start. Step #1: Setting up libsecret-1-0:amd64 (0.20.4-0ubuntu1) ... Step #1: Setting up libgstreamer-plugins-good1.0-0:amd64 (1.16.3-0ubuntu1.2) ... Step #1: Setting up libpwquality1:amd64 (1.4.2-1build1) ... Step #1: Setting up libfreetype6:amd64 (2.10.1-2ubuntu0.3) ... Step #1: Setting up x11proto-core-dev (2019.2-1ubuntu1) ... Step #1: Setting up libteamdctl0:amd64 (1.30-1) ... Step #1: Setting up python3-cryptography (2.8-3ubuntu0.1) ... Step #1: Setting up shared-mime-info (1.15-1) ... Step #1: Setting up python3-requests (2.22.0-2ubuntu1.1) ... Step #1: Setting up libxkbcommon-x11-0:amd64 (0.10.0-1) ... Step #1: Setting up python3-ldb (2:2.4.4-0ubuntu0.20.04.2) ... Step #1: Setting up x11proto-input-dev (2019.2-1ubuntu1) ... Step #1: Setting up gir1.2-glib-2.0:amd64 (1.64.1-1~ubuntu20.04.1) ... Step #1: Setting up aspell (0.60.8-1ubuntu0.1) ... Step #1: Setting up usbmuxd (1.1.1~git20191130.9af2b12-1) ... Step #1: Warning: The home dir /var/lib/usbmux you specified can't be accessed: No such file or directory Step #1: Adding system user `usbmux' (UID 106) ... Step #1: Adding new user `usbmux' (UID 106) with group `plugdev' ... Step #1: Not creating home directory `/var/lib/usbmux'. Step #1: Setting up libjack-jackd2-0:amd64 (1.9.12~dfsg-2ubuntu2) ... Step #1: Setting up cuda-libraries-dev-11-0 (11.0.3-1) ... Step #1: Setting up x11proto-xext-dev (2019.2-1ubuntu1) ... Step #1: Setting up libdrm2:amd64 (2.4.107-8ubuntu1~20.04.2) ... Step #1: Setting up libtag1v5:amd64 (1.11.1+dfsg.1-0.3ubuntu2) ... Step #1: Setting up at-spi2-core (2.36.0-2) ... Step #1: Setting up libnetfilter-conntrack3:amd64 (1.0.7-2) ... Step #1: Setting up groff-base (1.22.4-4build1) ... Step #1: Setting up libwayland-cursor0:amd64 (1.18.0-1ubuntu0.1) ... Step #1: Setting up xml-core (0.18+nmu1) ... Step #1: Setting up libnl-genl-3-200:amd64 (3.4.0-1ubuntu0.1) ... Step #1: Setting up libv4lconvert0:amd64 (1.18.0-2build1) ... Step #1: Setting up cuda-cupti-11-0 (11.0.221-1) ... Step #1: Setting up libxslt1.1:amd64 (1.1.34-4ubuntu0.20.04.1) ... Step #1: Setting up switcheroo-control (2.1-1) ... Step #1: Created symlink /etc/systemd/system/graphical.target.wants/switcheroo-control.service → /lib/systemd/system/switcheroo-control.service. Step #1: Setting up gir1.2-upowerglib-1.0:amd64 (0.99.11-1build2) ... Step #1: Setting up hunspell-en-us (1:2018.04.16-1) ... Step #1: Setting up libpolkit-agent-1-0:amd64 (0.105-26ubuntu1.3) ... Step #1: Setting up libharfbuzz0b:amd64 (2.6.4-1ubuntu4.2) ... Step #1: Setting up gir1.2-json-1.0:amd64 (1.4.4-2ubuntu2) ... Step #1: Setting up libavahi-glib1:amd64 (0.7-4ubuntu7.3) ... Step #1: Setting up libtiff5:amd64 (4.1.0+git191117-2ubuntu0.20.04.11) ... Step #1: Setting up usb-modeswitch (2.5.2+repack0-2ubuntu3) ... Step #1: Setting up libfontconfig1:amd64 (2.13.1-2ubuntu3) ... Step #1: Setting up libsndfile1:amd64 (1.0.28-7ubuntu0.2) ... Step #1: Setting up gir1.2-nm-1.0:amd64 (1.22.10-1ubuntu2.3) ... Step #1: Setting up iw (5.4-1) ... Step #1: Setting up libavahi-core7:amd64 (0.7-4ubuntu7.3) ... Step #1: Setting up bind9-host (1:9.16.1-0ubuntu2.16) ... Step #1: Setting up libwacom2:amd64 (1.3-2ubuntu3) ... Step #1: Setting up gir1.2-ibus-1.0:amd64 (1.5.22-2ubuntu2.1) ... Step #1: Setting up libsm6:amd64 (2:1.2.3-1) ... Step #1: Setting up libxfont2:amd64 (1:2.0.3-1) ... Step #1: Setting up crda (3.18-1build1) ... Step #1: Setting up libgupnp-av-1.0-2 (0.12.11-2) ... Step #1: Setting up policykit-1 (0.105-26ubuntu1.3) ... Step #1: Setting up libavahi-client3:amd64 (0.7-4ubuntu7.3) ... Step #1: Setting up accountsservice (0.6.55-0ubuntu12~20.04.6) ... Step #1: Created symlink /etc/systemd/system/graphical.target.wants/accounts-daemon.service → /lib/systemd/system/accounts-daemon.service. Step #1: Setting up libcamel-1.2-62:amd64 (3.36.5-0ubuntu1) ... Step #1: Setting up python3-nacl (1.3.0-5) ... Step #1: Setting up libgupnp-dlna-2.0-3 (0.10.5-4) ... Step #1: Setting up libdrm-amdgpu1:amd64 (2.4.107-8ubuntu1~20.04.2) ... Step #1: Setting up libfprint-2-2:amd64 (1:1.90.2+tod1-0ubuntu1~20.04.10) ... Step #1: Setting up cuda-nsight-systems-11-0 (11.0.3-1) ... Step #1: Setting up gir1.2-graphene-1.0:amd64 (1.10.0-1build2) ... Step #1: Setting up nvidia-dkms-450 (450.51.06-0ubuntu1) ... Step #1: Step #1: A modprobe blacklist file has been created at /etc/modprobe.d to prevent Nouveau Step #1: from loading. This can be reverted by deleting the following file: Step #1: /etc/modprobe.d/nvidia-graphics-drivers.conf Step #1: Step #1: A new initrd image has also been created. To revert, please regenerate your Step #1: initrd by running the following command after deleting the modprobe.d file: Step #1: `/usr/sbin/initramfs -u` Step #1: Step #1: ***************************************************************************** Step #1: *** Reboot your computer and verify that the NVIDIA graphics driver can *** Step #1: *** be loaded. *** Step #1: ***************************************************************************** Step #1: Step #1: Loading new nvidia-450.51.06 DKMS files... Step #1: It is likely that 5.10.0-26-cloud-amd64 belongs to a chroot's host Step #1: Building for 5.4.0-167-generic Step #1: Building for architecture x86_64 Step #1: Building initial module for 5.4.0-167-generic Step #1: Done. Step #1: Step #1: nvidia.ko: Step #1: Running module version sanity check. Step #1: - Original module Step #1: - No original module exists within this kernel Step #1: - Installation Step #1: - Installing to /lib/modules/5.4.0-167-generic/updates/dkms/ Step #1: Step #1: nvidia-modeset.ko: Step #1: Running module version sanity check. Step #1: - Original module Step #1: - No original module exists within this kernel Step #1: - Installation Step #1: - Installing to /lib/modules/5.4.0-167-generic/updates/dkms/ Step #1: Step #1: nvidia-drm.ko: Step #1: Running module version sanity check. Step #1: - Original module Step #1: - No original module exists within this kernel Step #1: - Installation Step #1: - Installing to /lib/modules/5.4.0-167-generic/updates/dkms/ Step #1: Step #1: nvidia-uvm.ko: Step #1: Running module version sanity check. Step #1: - Original module Step #1: - No original module exists within this kernel Step #1: - Installation Step #1: - Installing to /lib/modules/5.4.0-167-generic/updates/dkms/ Step #1: Step #1: depmod... Step #1: Step #1: DKMS: install completed. Step #1: Setting up mesa-vulkan-drivers:amd64 (21.2.6-0ubuntu0.1~20.04.2) ... Step #1: Setting up libcanberra0:amd64 (0.30-7ubuntu1) ... Step #1: Setting up fontconfig (2.13.1-2ubuntu3) ... Step #1: Regenerating fonts cache... done. Step #1: Setting up rtkit (0.12-4) ... Step #1: invoke-rc.d: could not determine current runlevel Step #1: invoke-rc.d: policy-rc.d denied execution of force-reload. Step #1: Setting up libxft2:amd64 (2.3.3-0ubuntu1) ... Step #1: Setting up libdrm-nouveau2:amd64 (2.4.107-8ubuntu1~20.04.2) ... Step #1: Setting up gir1.2-freedesktop:amd64 (1.64.1-1~ubuntu20.04.1) ... Step #1: Setting up libharfbuzz-icu0:amd64 (2.6.4-1ubuntu4.2) ... Step #1: Setting up libxcb1-dev:amd64 (1.14-2) ... Step #1: Setting up python3-pymacaroons (0.13.0-3) ... Step #1: Setting up dconf-gsettings-backend:amd64 (0.36.0-1) ... Step #1: Setting up libgdm1 (3.36.3-0ubuntu0.20.04.4) ... Step #1: Setting up libgbm1:amd64 (21.2.6-0ubuntu0.1~20.04.2) ... Step #1: Setting up libpulse0:amd64 (1:13.99.1-1ubuntu3.13) ... Step #1: Setting up libenchant-2-2:amd64 (2.2.8-1ubuntu0.20.04.1) ... Step #1: Setting up gir1.2-atk-1.0:amd64 (2.35.1-1ubuntu2) ... Step #1: Setting up libsm-dev:amd64 (2:1.2.3-1) ... Step #1: Setting up iptables (1.8.4-3ubuntu2.1) ... Step #1: update-alternatives: using /usr/sbin/iptables-legacy to provide /usr/sbin/iptables (iptables) in auto mode Step #1: update-alternatives: using /usr/sbin/ip6tables-legacy to provide /usr/sbin/ip6tables (ip6tables) in auto mode Step #1: update-alternatives: using /usr/sbin/arptables-nft to provide /usr/sbin/arptables (arptables) in auto mode Step #1: update-alternatives: using /usr/sbin/ebtables-nft to provide /usr/sbin/ebtables (ebtables) in auto mode Step #1: Setting up libdrm-radeon1:amd64 (2.4.107-8ubuntu1~20.04.2) ... Step #1: Setting up cuda-compiler-11-0 (11.0.3-1) ... Step #1: Setting up libpango-1.0-0:amd64 (1.44.7-2ubuntu4) ... Step #1: Setting up libdrm-intel1:amd64 (2.4.107-8ubuntu1~20.04.2) ... Step #1: Setting up libgl1-mesa-dri:amd64 (21.2.6-0ubuntu0.1~20.04.2) ... Step #1: Setting up aspell-en (2018.04.16-0-1) ... Step #1: Setting up libx11-dev:amd64 (2:1.6.9-2ubuntu1.6) ... Step #1: Setting up enchant-2 (2.2.8-1ubuntu0.20.04.1) ... Step #1: Setting up gnome-shell-common (3.36.9-0ubuntu0.20.04.2) ... Step #1: Setting up libpulsedsp:amd64 (1:13.99.1-1ubuntu3.13) ... Step #1: Setting up libqmi-glib5:amd64 (1.30.4-1~ubuntu20.04.1) ... Step #1: Setting up linux-headers-generic (5.4.0.167.164) ... Step #1: Setting up gir1.2-atspi-2.0:amd64 (2.36.0-2) ... Step #1: Setting up dnsmasq-base (2.80-1.1ubuntu1.7) ... Step #1: Setting up xfonts-utils (1:7.7+6) ... Step #1: Setting up gir1.2-accountsservice-1.0 (0.6.55-0ubuntu12~20.04.6) ... Step #1: Setting up man-db (2.9.1-1) ... Step #1: Building database of manual pages ... Step #1: Created symlink /etc/systemd/system/timers.target.wants/man-db.timer → /lib/systemd/system/man-db.timer. Step #1: Setting up libcairo2:amd64 (1.16.0-4ubuntu1) ... Step #1: Setting up libxatracker2:amd64 (21.2.6-0ubuntu0.1~20.04.2) ... Step #1: Setting up libinput-bin (1.15.5-1ubuntu0.3) ... Step #1: Setting up libxfixes-dev:amd64 (1:5.0.3-2) ... Step #1: Setting up python3-requests-unixsocket (0.2.0-2) ... Step #1: Setting up libv4l-0:amd64 (1.18.0-2build1) ... Step #1: Setting up wpasupplicant (2:2.9-1ubuntu4.3) ... Step #1: Created symlink /etc/systemd/system/dbus-fi.w1.wpa_supplicant1.service → /lib/systemd/system/wpa_supplicant.service. Step #1: Created symlink /etc/systemd/system/multi-user.target.wants/wpa_supplicant.service → /lib/systemd/system/wpa_supplicant.service. Step #1: Setting up gir1.2-packagekitglib-1.0 (1.1.13-2ubuntu1.1) ... Step #1: Setting up mutter-common (3.36.9-0ubuntu0.20.04.2) ... Step #1: Setting up xfonts-base (1:1.0.5) ... Step #1: Setting up libegl-mesa0:amd64 (21.2.6-0ubuntu0.1~20.04.2) ... Step #1: Setting up python3-oauthlib (3.1.0-1ubuntu2) ... Step #1: Setting up libgnomekbd-common (3.26.1-1) ... Step #1: Setting up gir1.2-gck-1:amd64 (3.36.0-2build1) ... Step #1: Setting up gir1.2-secret-1:amd64 (0.20.4-0ubuntu1) ... Step #1: Setting up python3-secretstorage (2.3.1-2ubuntu1) ... Step #1: Setting up gnome-control-center-data (1:3.36.5-0ubuntu4) ... Step #1: Setting up libgsound0:amd64 (1.0.2-4) ... Step #1: Setting up libgdk-pixbuf2.0-0:amd64 (2.40.0+dfsg-3ubuntu0.4) ... Step #1: Setting up libpulse-mainloop-glib0:amd64 (1:13.99.1-1ubuntu3.13) ... Step #1: Setting up pulseaudio-utils (1:13.99.1-1ubuntu3.13) ... Step #1: Setting up python3-gi (3.36.0-1) ... Step #1: Setting up libgd3:amd64 (2.2.5-5.2ubuntu2.1) ... Step #1: Setting up fprintd (1.90.9-1~ubuntu20.04.1) ... Step #1: invoke-rc.d: could not determine current runlevel Step #1: invoke-rc.d: policy-rc.d denied execution of force-reload. Step #1: Setting up cuda-cupti-dev-11-0 (11.0.221-1) ... Step #1: Setting up libxt6:amd64 (1:1.1.5-1) ... Step #1: Setting up libxext-dev:amd64 (2:1.3.4-0ubuntu1) ... Step #1: Setting up libwacom-bin (1.3-2ubuntu3) ... Step #1: Setting up libcups2:amd64 (2.3.1-9ubuntu1.6) ... Step #1: Setting up avahi-daemon (0.7-4ubuntu7.3) ... Step #1: invoke-rc.d: could not determine current runlevel Step #1: invoke-rc.d: policy-rc.d denied execution of force-reload. Step #1: Created symlink /etc/systemd/system/dbus-org.freedesktop.Avahi.service → /lib/systemd/system/avahi-daemon.service. Step #1: Created symlink /etc/systemd/system/multi-user.target.wants/avahi-daemon.service → /lib/systemd/system/avahi-daemon.service. Step #1: Created symlink /etc/systemd/system/sockets.target.wants/avahi-daemon.socket → /lib/systemd/system/avahi-daemon.socket. Step #1: invoke-rc.d: could not determine current runlevel Step #1: invoke-rc.d: policy-rc.d denied execution of start. Step #1: Setting up libgdk-pixbuf2.0-bin (2.40.0+dfsg-3ubuntu0.4) ... Step #1: Setting up gir1.2-polkit-1.0 (0.105-26ubuntu1.3) ... Step #1: Setting up libtheora0:amd64 (1.1.1+dfsg.1-15ubuntu2) ... Step #1: Setting up cups-pk-helper (0.2.6-1ubuntu3) ... Step #1: Setting up libegl1:amd64 (1.3.2-1~ubuntu0.20.04.2) ... Step #1: Setting up python3-keyring (18.0.1-2ubuntu1) ... Step #1: Setting up language-selector-common (0.204.2) ... Step #1: Setting up cheese-common (3.34.0-1ubuntu1) ... Step #1: Setting up libcairo-gobject2:amd64 (1.16.0-4ubuntu1) ... Step #1: Setting up gir1.2-gdm-1.0:amd64 (3.36.3-0ubuntu0.20.04.4) ... Step #1: Setting up gstreamer1.0-pulseaudio:amd64 (1.16.3-0ubuntu1.2) ... Step #1: Setting up libpangoft2-1.0-0:amd64 (1.44.7-2ubuntu4) ... Step #1: Setting up libxi-dev:amd64 (2:1.7.10-0ubuntu1) ... Step #1: Setting up python3-macaroonbakery (1.3.1-1) ... Step #1: Setting up python3-ibus-1.0 (1.5.22-2ubuntu2.1) ... Step #1: Setting up python3-lazr.restfulclient (0.14.2-2build1) ... Step #1: Setting up libnss-mdns:amd64 (0.14.1-1ubuntu1) ... Step #1: First installation detected... Step #1: Checking NSS setup... Step #1: Setting up evolution-data-server-common (3.36.5-0ubuntu1) ... Step #1: Setting up libgtk-3-common (3.24.20-0ubuntu1.1) ... Step #1: Setting up libpangocairo-1.0-0:amd64 (1.44.7-2ubuntu4) ... Step #1: Setting up libpam-fprintd:amd64 (1.90.9-1~ubuntu20.04.1) ... Step #1: Setting up cuda-command-line-tools-11-0 (11.0.3-1) ... Step #1: Setting up libgoa-1.0-common (3.36.1-0ubuntu1) ... Step #1: Setting up networkd-dispatcher (2.1-2~ubuntu20.04.3) ... Step #1: Created symlink /etc/systemd/system/multi-user.target.wants/networkd-dispatcher.service → /lib/systemd/system/networkd-dispatcher.service. Step #1: Setting up gsettings-desktop-schemas (3.36.0-1ubuntu1) ... Step #1: Setting up libinput10:amd64 (1.15.5-1ubuntu0.3) ... Step #1: Setting up libgweather-common (3.36.1-1~ubuntu20.04.1) ... Step #1: Setting up mesa-vdpau-drivers:amd64 (21.2.6-0ubuntu0.1~20.04.2) ... Step #1: Setting up gtk-update-icon-cache (3.24.20-0ubuntu1.1) ... Step #1: Setting up libasound2-plugins:amd64 (1.2.2-1ubuntu1) ... Step #1: Setting up libxmu-headers (2:1.1.3-0ubuntu1) ... Step #1: Setting up libdbusmenu-gtk3-4:amd64 (16.04.1+18.10.20180917-0ubuntu6) ... Step #1: Setting up libxmu6:amd64 (2:1.1.3-0ubuntu1) ... Step #1: Setting up libglx-mesa0:amd64 (21.2.6-0ubuntu0.1~20.04.2) ... Step #1: Setting up gstreamer1.0-x:amd64 (1.16.3-0ubuntu1.2) ... Step #1: Setting up python3-cairo:amd64 (1.16.2-2ubuntu2) ... Step #1: Setting up libgjs0g:amd64 (1.64.5-0ubuntu0.20.04.01) ... Step #1: Setting up libpangoxft-1.0-0:amd64 (1.44.7-2ubuntu4) ... Step #1: Setting up gnome-settings-daemon-common (3.36.1-0ubuntu1.1) ... Step #1: Setting up libglx0:amd64 (1.3.2-1~ubuntu0.20.04.2) ... Step #1: Setting up gir1.2-gdkpixbuf-2.0:amd64 (2.40.0+dfsg-3ubuntu0.4) ... Step #1: Setting up python3-launchpadlib (1.10.13-1) ... Step #1: Setting up avahi-utils (0.7-4ubuntu7.3) ... Step #1: Setting up samba-libs:amd64 (2:4.15.13+dfsg-0ubuntu0.20.04.7) ... Step #1: Setting up libqmi-proxy (1.30.4-1~ubuntu20.04.1) ... Step #1: Setting up network-manager (1.22.10-1ubuntu2.3) ... Step #1: invoke-rc.d: could not determine current runlevel Step #1: invoke-rc.d: policy-rc.d denied execution of force-reload. Step #1: Created symlink /etc/systemd/system/dbus-org.freedesktop.nm-dispatcher.service → /lib/systemd/system/NetworkManager-dispatcher.service. Step #1: Created symlink /etc/systemd/system/network-online.target.wants/NetworkManager-wait-online.service → /lib/systemd/system/NetworkManager-wait-online.service. Step #1: Created symlink /etc/systemd/system/multi-user.target.wants/NetworkManager.service → /lib/systemd/system/NetworkManager.service. Step #1: Setting up libxaw7:amd64 (2:1.0.13-1) ... Step #1: Setting up x11-xserver-utils (7.7+8) ... Step #1: Setting up python3-apport (2.20.11-0ubuntu27.27) ... Step #1: Setting up librsvg2-2:amd64 (2.48.9-1ubuntu0.20.04.4) ... Step #1: Setting up ippusbxd (1.34-2ubuntu1) ... Step #1: Setting up python3-cups (1.9.73-3build1) ... Step #1: Setting up gir1.2-pango-1.0:amd64 (1.44.7-2ubuntu4) ... Step #1: Setting up libgphoto2-6:amd64 (2.5.25-0ubuntu0.1) ... Step #1: Setting up network-manager-pptp (1.2.8-2) ... Step #1: Setting up libmediaart-2.0-0:amd64 (1.9.4-2) ... Step #1: Setting up gstreamer1.0-plugins-base:amd64 (1.16.3-0ubuntu1.2) ... Step #1: Setting up libgl1:amd64 (1.3.2-1~ubuntu0.20.04.2) ... Step #1: Setting up libxt-dev:amd64 (1:1.1.5-1) ... Step #1: Setting up libnotify4:amd64 (0.7.9-1ubuntu3.20.04.2) ... Step #1: Setting up libshout3:amd64 (2.4.3-1) ... Step #1: Setting up libgoa-1.0-0b:amd64 (3.36.1-0ubuntu1) ... Step #1: Setting up librsvg2-common:amd64 (2.48.9-1ubuntu0.20.04.4) ... Step #1: Setting up libsmbclient:amd64 (2:4.15.13+dfsg-0ubuntu0.20.04.7) ... Step #1: Setting up vdpau-driver-all:amd64 (1.3-1ubuntu2) ... Step #1: Setting up gir1.2-notify-0.7:amd64 (0.7.9-1ubuntu3.20.04.2) ... Step #1: Setting up x11-utils (7.7+5) ... Step #1: Setting up libglx-dev:amd64 (1.3.2-1~ubuntu0.20.04.2) ... Step #1: Setting up libglu1-mesa:amd64 (9.0.1-1build1) ... Step #1: Setting up modemmanager (1.18.6-1~ubuntu20.04.1) ... Step #1: Created symlink /etc/systemd/system/dbus-org.freedesktop.ModemManager1.service → /lib/systemd/system/ModemManager.service. Step #1: Created symlink /etc/systemd/system/multi-user.target.wants/ModemManager.service → /lib/systemd/system/ModemManager.service. Step #1: Setting up libatk-wrapper-java (0.37.1-1) ... Step #1: Setting up glib-networking:amd64 (2.64.2-1ubuntu0.1) ... Step #1: Setting up gir1.2-rsvg-2.0:amd64 (2.48.9-1ubuntu0.20.04.4) ... Step #1: Setting up libnvidia-fbc1-450:amd64 (450.51.06-0ubuntu1) ... Step #1: Setting up libgl-dev:amd64 (1.3.2-1~ubuntu0.20.04.2) ... Step #1: Setting up freeglut3:amd64 (2.8.1-3) ... Step #1: Setting up libsoup2.4-1:amd64 (2.70.0-1) ... Step #1: Setting up libegl-dev:amd64 (1.3.2-1~ubuntu0.20.04.2) ... Step #1: Setting up libnvidia-gl-450:amd64 (450.51.06-0ubuntu1) ... Step #1: Setting up x11-xkb-utils (7.7+5) ... Step #1: Setting up gstreamer1.0-plugins-good:amd64 (1.16.3-0ubuntu1.2) ... Step #1: Setting up geoclue-2.0 (2.5.6-0ubuntu1) ... Step #1: Setting up libsane:amd64 (1.0.29-0ubuntu5.2) ... Step #1: Adding scanner group... Step #1: Setting up libxmu-dev:amd64 (2:1.1.3-0ubuntu1) ... Step #1: Setting up ibus-data (1.5.22-2ubuntu2.1) ... Step #1: Setting up libappstream4:amd64 (0.12.10-2) ... Step #1: Setting up libcogl20:amd64 (1.22.6-1) ... Step #1: Setting up libcogl-pango20:amd64 (1.22.6-1) ... Step #1: Setting up apport (2.20.11-0ubuntu27.27) ... Step #1: Created symlink /etc/systemd/system/paths.target.wants/apport-autoreport.path → /lib/systemd/system/apport-autoreport.path. Step #1: Created symlink /etc/systemd/system/sockets.target.wants/apport-forward.socket → /lib/systemd/system/apport-forward.socket. Step #1: invoke-rc.d: could not determine current runlevel Step #1: invoke-rc.d: policy-rc.d denied execution of start. Step #1: Setting up libatk-wrapper-java-jni:amd64 (0.37.1-1) ... Step #1: Setting up python3-cupshelpers (1.5.12-0ubuntu1.1) ... Step #1: Setting up libgstreamer-gl1.0-0:amd64 (1.16.3-0ubuntu1.2) ... Step #1: Setting up libglu1-mesa-dev:amd64 (9.0.1-1build1) ... Step #1: Setting up libnvidia-ifr1-450:amd64 (450.51.06-0ubuntu1) ... Step #1: Setting up packagekit (1.1.13-2ubuntu1.1) ... Step #1: invoke-rc.d: could not determine current runlevel Step #1: invoke-rc.d: policy-rc.d denied execution of force-reload. Step #1: Failed to open connection to "system" message bus: Failed to connect to socket /var/run/dbus/system_bus_socket: No such file or directory Step #1: Created symlink /etc/systemd/user/sockets.target.wants/pk-debconf-helper.socket → /usr/lib/systemd/user/pk-debconf-helper.socket. Step #1: Setting up xserver-common (2:1.20.13-1ubuntu1~20.04.9) ... Step #1: Setting up libgles-dev:amd64 (1.3.2-1~ubuntu0.20.04.2) ... Step #1: Setting up sane-utils (1.0.29-0ubuntu5.2) ... Step #1: update-inetd: warning: cannot add service, /etc/inetd.conf does not exist Step #1: Adding saned group and user... Step #1: Adding user saned to group scanner Step #1: invoke-rc.d: could not determine current runlevel Step #1: invoke-rc.d: policy-rc.d denied execution of start. Step #1: Setting up xwayland (2:1.20.13-1ubuntu1~20.04.9) ... Step #1: Setting up libsoup-gnome2.4-1:amd64 (2.70.0-1) ... Step #1: Setting up xserver-xorg-legacy (2:1.20.13-1ubuntu1~20.04.9) ... Step #1: Setting up libgssdp-1.2-0:amd64 (1.2.3-0ubuntu0.20.04.1) ... Step #1: Setting up libsnapd-glib1:amd64 (1.58-0ubuntu0.20.04.0) ... Step #1: Setting up libgdata22:amd64 (0.17.12-1) ... Step #1: Setting up libgeocode-glib0:amd64 (3.26.2-2) ... Step #1: Setting up libxklavier16:amd64 (5.4-4) ... Step #1: Setting up gstreamer1.0-gl:amd64 (1.16.3-0ubuntu1.2) ... Step #1: Setting up packagekit-tools (1.1.13-2ubuntu1.1) ... Step #1: Setting up librest-0.7-0:amd64 (0.8.1-1) ... Step #1: Setting up libgupnp-1.2-0:amd64 (1.2.4-0ubuntu1) ... Step #1: Setting up libgeoclue-2-0:amd64 (2.5.6-0ubuntu1) ... Step #1: Setting up libcogl-path20:amd64 (1.22.6-1) ... Step #1: Setting up colord (1.4.4-2) ... Step #1: Setting up system-config-printer-udev (1.5.12-0ubuntu1.1) ... Step #1: Setting up xserver-xorg-core (2:1.20.13-1ubuntu1~20.04.9) ... Step #1: Setting up libglvnd-dev:amd64 (1.3.2-1~ubuntu0.20.04.2) ... Step #1: Setting up xserver-xorg-video-radeon (1:19.1.0-1) ... Step #1: Setting up pulseaudio (1:13.99.1-1ubuntu3.13) ... Step #1: Adding user pulse to group audio Step #1: Failed to send reload request: No such file or directory Step #1: Created symlink /etc/systemd/user/default.target.wants/pulseaudio.service → /usr/lib/systemd/user/pulseaudio.service. Step #1: Created symlink /etc/systemd/user/sockets.target.wants/pulseaudio.socket → /usr/lib/systemd/user/pulseaudio.socket. Step #1: invoke-rc.d: could not determine current runlevel Step #1: invoke-rc.d: policy-rc.d denied execution of start. Step #1: Setting up gir1.2-soup-2.4:amd64 (2.70.0-1) ... Step #1: Setting up xserver-xorg-input-wacom (1:0.39.0-0ubuntu1) ... Step #1: Setting up freeglut3-dev:amd64 (2.8.1-3) ... Step #1: Setting up xserver-xorg-video-fbdev (1:0.5.0-1ubuntu1) ... Step #1: Setting up xserver-xephyr (2:1.20.13-1ubuntu1~20.04.9) ... Step #1: Setting up xserver-xorg-video-vmware (1:13.3.0-3) ... Step #1: Setting up xserver-xorg-video-intel (2:2.99.917+git20200226-1) ... Step #1: Setting up gir1.2-geoclue-2.0:amd64 (2.5.6-0ubuntu1) ... Step #1: Setting up pulseaudio-module-bluetooth (1:13.99.1-1ubuntu3.13) ... Step #1: Setting up librygel-core-2.6-2:amd64 (0.38.3-1ubuntu1) ... Step #1: Setting up xserver-xorg-video-vesa (1:2.4.0-2) ... Step #1: Setting up libgl1-mesa-dev:amd64 (21.2.6-0ubuntu0.1~20.04.2) ... Step #1: Setting up libedataserver-1.2-24:amd64 (3.36.5-0ubuntu1) ... Step #1: Setting up cuda-samples-11-0 (11.0.221-1) ... Step #1: Setting up xserver-xorg-video-nvidia-450 (450.51.06-0ubuntu1) ... Step #1: Setting up librygel-server-2.6-2:amd64 (0.38.3-1ubuntu1) ... Step #1: Setting up nvidia-driver-450 (450.51.06-0ubuntu1) ... Step #1: Setting up libcanberra-pulse:amd64 (0.30-7ubuntu1) ... Step #1: Setting up libecal-2.0-1:amd64 (3.36.5-0ubuntu1) ... Step #1: Setting up libebook-contacts-1.2-3:amd64 (3.36.5-0ubuntu1) ... Step #1: Setting up xserver-xorg-video-qxl (0.1.5+git20200331-1) ... Step #1: Setting up xserver-xorg-video-amdgpu (19.1.0-1ubuntu0.1) ... Step #1: Setting up xserver-xorg (1:7.7+19ubuntu14) ... Step #1: Setting up xserver-xorg-video-nouveau (1:1.0.16-1) ... Step #1: Setting up xserver-xorg-input-libinput (0.29.0-1) ... Step #1: Setting up xserver-xorg-video-ati (1:19.1.0-1) ... Step #1: Setting up cuda-documentation-11-0 (11.0.228-1) ... Step #1: Setting up xserver-xorg-video-all (1:7.7+19ubuntu14) ... Step #1: Setting up librygel-renderer-2.6-2:amd64 (0.38.3-1ubuntu1) ... Step #1: Setting up librygel-db-2.6-2:amd64 (0.38.3-1ubuntu1) ... Step #1: Setting up libebackend-1.2-10:amd64 (3.36.5-0ubuntu1) ... Step #1: Setting up libedata-cal-2.0-1:amd64 (3.36.5-0ubuntu1) ... Step #1: Setting up xserver-xorg-input-all (1:7.7+19ubuntu14) ... Step #1: Setting up rygel (0.38.3-1ubuntu1) ... Step #1: Setting up libedata-book-1.2-26:amd64 (3.36.5-0ubuntu1) ... Step #1: Setting up libebook-1.2-20:amd64 (3.36.5-0ubuntu1) ... Step #1: Setting up default-jre-headless (2:1.11-72) ... Step #1: Setting up aptdaemon (1.1.1+bzr982-0ubuntu32.3) ... Step #1: Setting up python3-aptdaemon (1.1.1+bzr982-0ubuntu32.3) ... Step #1: Setting up openjdk-11-jre-headless:amd64 (11.0.21+9-0ubuntu1~20.04) ... Step #1: update-alternatives: using /usr/lib/jvm/java-11-openjdk-amd64/bin/java to provide /usr/bin/java (java) in auto mode Step #1: update-alternatives: using /usr/lib/jvm/java-11-openjdk-amd64/bin/jjs to provide /usr/bin/jjs (jjs) in auto mode Step #1: update-alternatives: using /usr/lib/jvm/java-11-openjdk-amd64/bin/keytool to provide /usr/bin/keytool (keytool) in auto mode Step #1: update-alternatives: using /usr/lib/jvm/java-11-openjdk-amd64/bin/rmid to provide /usr/bin/rmid (rmid) in auto mode Step #1: update-alternatives: using /usr/lib/jvm/java-11-openjdk-amd64/bin/rmiregistry to provide /usr/bin/rmiregistry (rmiregistry) in auto mode Step #1: update-alternatives: using /usr/lib/jvm/java-11-openjdk-amd64/bin/pack200 to provide /usr/bin/pack200 (pack200) in auto mode Step #1: update-alternatives: using /usr/lib/jvm/java-11-openjdk-amd64/bin/unpack200 to provide /usr/bin/unpack200 (unpack200) in auto mode Step #1: update-alternatives: using /usr/lib/jvm/java-11-openjdk-amd64/lib/jexec to provide /usr/bin/jexec (jexec) in auto mode Step #1: Setting up openjdk-11-jre:amd64 (11.0.21+9-0ubuntu1~20.04) ... Step #1: Setting up default-jre (2:1.11-72) ... Step #1: Setting up adwaita-icon-theme (3.36.1-2ubuntu0.20.04.2) ... Step #1: update-alternatives: using /usr/share/icons/Adwaita/cursor.theme to provide /usr/share/icons/default/index.theme (x-cursor-theme) in auto mode Step #1: Setting up ca-certificates-java (20190405ubuntu1.1) ... Step #1: head: cannot open '/etc/ssl/certs/java/cacerts' for reading: No such file or directory Step #1: Adding debian:Certainly_Root_R1.pem Step #1: Adding debian:COMODO_RSA_Certification_Authority.pem Step #1: Adding debian:Amazon_Root_CA_2.pem Step #1: Adding debian:NetLock_Arany_=Class_Gold=_Főtanúsítvány.pem Step #1: Adding debian:SwissSign_Silver_CA_-_G2.pem Step #1: Adding debian:USERTrust_RSA_Certification_Authority.pem Step #1: Adding debian:TunTrust_Root_CA.pem Step #1: Adding debian:E-Tugra_Global_Root_CA_ECC_v3.pem Step #1: Adding debian:certSIGN_Root_CA_G2.pem Step #1: Adding debian:Certum_Trusted_Network_CA.pem Step #1: Adding debian:SecureTrust_CA.pem Step #1: Adding debian:T-TeleSec_GlobalRoot_Class_3.pem Step #1: Adding debian:Actalis_Authentication_Root_CA.pem Step #1: Adding debian:SecureSign_RootCA11.pem Step #1: Adding debian:OISTE_WISeKey_Global_Root_GC_CA.pem Step #1: Adding debian:HiPKI_Root_CA_-_G1.pem Step #1: Adding debian:TUBITAK_Kamu_SM_SSL_Kok_Sertifikasi_-_Surum_1.pem Step #1: Adding debian:AC_RAIZ_FNMT-RCM.pem Step #1: Adding debian:Izenpe.com.pem Step #1: Adding debian:Hellenic_Academic_and_Research_Institutions_ECC_RootCA_2015.pem Step #1: Adding debian:Baltimore_CyberTrust_Root.pem Step #1: Adding debian:AC_RAIZ_FNMT-RCM_SERVIDORES_SEGUROS.pem Step #1: Adding debian:QuoVadis_Root_CA_3.pem Step #1: Adding debian:TWCA_Global_Root_CA.pem Step #1: Adding debian:Hongkong_Post_Root_CA_3.pem Step #1: Adding debian:Certigna.pem Step #1: Adding debian:Secure_Global_CA.pem Step #1: Adding debian:Autoridad_de_Certificacion_Firmaprofesional_CIF_A62634068.pem Step #1: Adding debian:Certum_EC-384_CA.pem Step #1: Adding debian:TWCA_Root_Certification_Authority.pem Step #1: Adding debian:GlobalSign_ECC_Root_CA_-_R5.pem Step #1: Adding debian:Certigna_Root_CA.pem Step #1: Adding debian:Amazon_Root_CA_3.pem Step #1: Adding debian:GlobalSign_Root_R46.pem Step #1: Adding debian:GTS_Root_R4.pem Step #1: Adding debian:E-Tugra_Global_Root_CA_RSA_v3.pem Step #1: Adding debian:Certum_Trusted_Root_CA.pem Step #1: Adding debian:AffirmTrust_Networking.pem Step #1: Adding debian:Microsoft_RSA_Root_Certificate_Authority_2017.pem Step #1: Adding debian:OISTE_WISeKey_Global_Root_GB_CA.pem Step #1: Adding debian:AffirmTrust_Premium_ECC.pem Step #1: Adding debian:Trustwave_Global_ECC_P384_Certification_Authority.pem Step #1: Adding debian:Entrust_Root_Certification_Authority_-_G2.pem Step #1: Adding debian:Starfield_Class_2_CA.pem Step #1: Adding debian:Security_Communication_RootCA3.pem Step #1: Adding debian:GLOBALTRUST_2020.pem Step #1: Adding debian:Starfield_Root_Certificate_Authority_-_G2.pem Step #1: Adding debian:e-Szigno_Root_CA_2017.pem Step #1: Adding debian:vTrus_Root_CA.pem Step #1: Adding debian:CA_Disig_Root_R2.pem Step #1: Adding debian:emSign_ECC_Root_CA_-_G3.pem Step #1: Adding debian:QuoVadis_Root_CA_2.pem Step #1: Adding debian:Certainly_Root_E1.pem Step #1: Adding debian:emSign_Root_CA_-_G1.pem Step #1: Adding debian:DigiCert_TLS_ECC_P384_Root_G5.pem Step #1: Adding debian:Entrust.net_Premium_2048_Secure_Server_CA.pem Step #1: Adding debian:Security_Communication_Root_CA.pem Step #1: Adding debian:Comodo_AAA_Services_root.pem Step #1: Adding debian:Buypass_Class_3_Root_CA.pem Step #1: Adding debian:AffirmTrust_Premium.pem Step #1: Adding debian:DigiCert_TLS_RSA4096_Root_G5.pem Step #1: Adding debian:GlobalSign_Root_CA.pem Step #1: Adding debian:D-TRUST_Root_Class_3_CA_2_EV_2009.pem Step #1: Adding debian:DigiCert_Assured_ID_Root_G2.pem Step #1: Adding debian:IdenTrust_Public_Sector_Root_CA_1.pem Step #1: Adding debian:ANF_Secure_Server_Root_CA.pem Step #1: Adding debian:ISRG_Root_X1.pem Step #1: Adding debian:certSIGN_ROOT_CA.pem Step #1: Adding debian:TeliaSonera_Root_CA_v1.pem Step #1: Adding debian:GTS_Root_R2.pem Step #1: Adding debian:Entrust_Root_Certification_Authority.pem Step #1: Adding debian:Entrust_Root_Certification_Authority_-_EC1.pem Step #1: Adding debian:Go_Daddy_Class_2_CA.pem Step #1: Adding debian:Buypass_Class_2_Root_CA.pem Step #1: Adding debian:GlobalSign_ECC_Root_CA_-_R4.pem Step #1: Adding debian:Entrust_Root_Certification_Authority_-_G4.pem Step #1: Adding debian:Hellenic_Academic_and_Research_Institutions_RootCA_2015.pem Step #1: Adding debian:USERTrust_ECC_Certification_Authority.pem Step #1: Adding debian:COMODO_Certification_Authority.pem Step #1: Adding debian:Autoridad_de_Certificacion_Firmaprofesional_CIF_A62634068_2.pem Step #1: Adding debian:QuoVadis_Root_CA_2_G3.pem Step #1: Adding debian:ISRG_Root_X2.pem Step #1: Adding debian:HARICA_TLS_ECC_Root_CA_2021.pem Step #1: Adding debian:AffirmTrust_Commercial.pem Step #1: Adding debian:Microsoft_ECC_Root_Certificate_Authority_2017.pem Step #1: Adding debian:Trustwave_Global_Certification_Authority.pem Step #1: Adding debian:Trustwave_Global_ECC_P256_Certification_Authority.pem Step #1: Adding debian:XRamp_Global_CA_Root.pem Step #1: Adding debian:DigiCert_High_Assurance_EV_Root_CA.pem Step #1: Adding debian:Hongkong_Post_Root_CA_1.pem Step #1: Adding debian:GlobalSign_Root_CA_-_R3.pem Step #1: Adding debian:UCA_Global_G2_Root.pem Step #1: Adding debian:ACCVRAIZ1.pem Step #1: Adding debian:D-TRUST_EV_Root_CA_1_2020.pem Step #1: Adding debian:Atos_TrustedRoot_2011.pem Step #1: Adding debian:SZAFIR_ROOT_CA2.pem Step #1: Adding debian:SSL.com_EV_Root_Certification_Authority_ECC.pem Step #1: Adding debian:D-TRUST_Root_Class_3_CA_2_2009.pem Step #1: Adding debian:DigiCert_Global_Root_CA.pem Step #1: Adding debian:GTS_Root_R1.pem Step #1: Adding debian:GlobalSign_Root_E46.pem Step #1: Adding debian:QuoVadis_Root_CA_1_G3.pem Step #1: Adding debian:Amazon_Root_CA_4.pem Step #1: Adding debian:Microsec_e-Szigno_Root_CA_2009.pem Step #1: Adding debian:SSL.com_Root_Certification_Authority_RSA.pem Step #1: Adding debian:COMODO_ECC_Certification_Authority.pem Step #1: Adding debian:Telia_Root_CA_v2.pem Step #1: Adding debian:IdenTrust_Commercial_Root_CA_1.pem Step #1: Adding debian:E-Tugra_Certification_Authority.pem Step #1: Adding debian:ePKI_Root_Certification_Authority.pem Step #1: Adding debian:DigiCert_Assured_ID_Root_CA.pem Step #1: Adding debian:CFCA_EV_ROOT.pem Step #1: Adding debian:Security_Communication_ECC_RootCA1.pem Step #1: Adding debian:NAVER_Global_Root_Certification_Authority.pem Step #1: Adding debian:Amazon_Root_CA_1.pem Step #1: Adding debian:DigiCert_Trusted_Root_G4.pem Step #1: Adding debian:GDCA_TrustAUTH_R5_ROOT.pem Step #1: Adding debian:SwissSign_Gold_CA_-_G2.pem Step #1: Adding debian:Certum_Trusted_Network_CA_2.pem Step #1: Adding debian:DigiCert_Assured_ID_Root_G3.pem Step #1: Adding debian:UCA_Extended_Validation_Root.pem Step #1: Adding debian:vTrus_ECC_Root_CA.pem Step #1: Adding debian:emSign_Root_CA_-_C1.pem Step #1: Adding debian:QuoVadis_Root_CA_3_G3.pem Step #1: Adding debian:GlobalSign_Root_CA_-_R6.pem Step #1: Adding debian:Security_Communication_RootCA2.pem Step #1: Adding debian:GTS_Root_R3.pem Step #1: Adding debian:D-TRUST_BR_Root_CA_1_2020.pem Step #1: Adding debian:emSign_ECC_Root_CA_-_C3.pem Step #1: Adding debian:Starfield_Services_Root_Certificate_Authority_-_G2.pem Step #1: Adding debian:DigiCert_Global_Root_G3.pem Step #1: Adding debian:HARICA_TLS_RSA_Root_CA_2021.pem Step #1: Adding debian:T-TeleSec_GlobalRoot_Class_2.pem Step #1: Adding debian:SSL.com_Root_Certification_Authority_ECC.pem Step #1: Adding debian:Go_Daddy_Root_Certificate_Authority_-_G2.pem Step #1: Adding debian:DigiCert_Global_Root_G2.pem Step #1: Adding debian:SSL.com_EV_Root_Certification_Authority_RSA_R2.pem Step #1: done. Step #1: Setting up cuda-nvvp-11-0 (11.0.221-1) ... Step #1: Setting up libgtk-3-0:amd64 (3.24.20-0ubuntu1.1) ... Step #1: Setting up libgtk2.0-0:amd64 (2.24.32-4ubuntu4) ... Step #1: Setting up libnma0:amd64 (1.8.24-1ubuntu3) ... Step #1: Setting up gir1.2-gtk-3.0:amd64 (3.24.20-0ubuntu1.1) ... Step #1: Setting up cuda-nsight-11-0 (11.0.221-1) ... Step #1: Setting up libcolord-gtk1:amd64 (0.2.0-0ubuntu1) ... Step #1: Setting up libgtk-3-bin (3.24.20-0ubuntu1.1) ... Step #1: Setting up libcanberra-gtk3-0:amd64 (0.30-7ubuntu1) ... Step #1: Setting up libgweather-3-16:amd64 (3.36.1-1~ubuntu20.04.1) ... Step #1: Setting up libvte-2.91-0:amd64 (0.60.3-0ubuntu1~20.04) ... Step #1: Setting up libcanberra-gtk3-module:amd64 (0.30-7ubuntu1) ... Step #1: Setting up libappindicator3-1 (12.10.1+20.04.20200408.1-0ubuntu1) ... Step #1: Setting up libgnomekbd8:amd64 (3.26.1-1) ... Step #1: Setting up humanity-icon-theme (0.6.15) ... Step #1: Setting up libgail18:amd64 (2.24.32-4ubuntu4) ... Step #1: Setting up libwebkit2gtk-4.0-37:amd64 (2.38.6-0ubuntu0.20.04.1) ... Step #1: Setting up ibus-gtk:amd64 (1.5.22-2ubuntu2.1) ... Step #1: Setting up libgtk2.0-bin (2.24.32-4ubuntu4) ... Step #1: Setting up ibus (1.5.22-2ubuntu2.1) ... Step #1: Setting up gir1.2-vte-2.91:amd64 (0.60.3-0ubuntu1~20.04) ... Step #1: Setting up libgnome-desktop-3-19:amd64 (3.36.8-0ubuntu1) ... Step #1: Setting up python3-aptdaemon.gtk3widgets (1.1.1+bzr982-0ubuntu32.3) ... Step #1: Setting up ibus-gtk3:amd64 (1.5.22-2ubuntu2.1) ... Step #1: Setting up libclutter-1.0-0:amd64 (1.26.4+dfsg-1) ... Step #1: Setting up libgoa-backend-1.0-1:amd64 (3.36.1-0ubuntu1) ... Step #1: Setting up libmutter-6-0:amd64 (3.36.9-0ubuntu0.20.04.2) ... Step #1: Setting up mousetweaks (3.32.0-2) ... Step #1: Setting up language-selector-gnome (0.204.2) ... Step #1: Setting up cuda-visual-tools-11-0 (11.0.3-1) ... Step #1: Setting up libgcr-ui-3-1:amd64 (3.36.0-2build1) ... Step #1: Setting up system-config-printer-common (1.5.12-0ubuntu1.1) ... Step #1: Setting up libgnome-bluetooth13:amd64 (3.34.3-0ubuntu1) ... Step #1: Setting up libclutter-gtk-1.0-0:amd64 (1.8.4-4) ... Step #1: Setting up gir1.2-nma-1.0:amd64 (1.8.24-1ubuntu3) ... Step #1: Setting up gir1.2-mutter-6:amd64 (3.36.9-0ubuntu0.20.04.2) ... Step #1: Setting up libgail-common:amd64 (2.24.32-4ubuntu4) ... Step #1: Setting up gnome-online-accounts (3.36.1-0ubuntu1) ... Step #1: Setting up gnome-settings-daemon (3.36.1-0ubuntu1.1) ... Step #1: Setting up gjs (1.64.5-0ubuntu0.20.04.01) ... Step #1: Setting up libedataserverui-1.2-2:amd64 (3.36.5-0ubuntu1) ... Step #1: Setting up ubuntu-mono (19.04-0ubuntu3) ... Step #1: Setting up gnome-session-bin (3.36.0-2ubuntu1) ... Step #1: update-alternatives: using /usr/bin/gnome-session to provide /usr/bin/x-session-manager (x-session-manager) in auto mode Step #1: update-alternatives: warning: skip creation of /usr/share/man/man1/x-session-manager.1.gz because associated file /usr/share/man/man1/gnome-session.1.gz (of link group x-session-manager) doesn't exist Step #1: Setting up gir1.2-gweather-3.0:amd64 (3.36.1-1~ubuntu20.04.1) ... Step #1: Setting up libyelp0:amd64 (3.36.2-0ubuntu1) ... Step #1: Setting up zenity (3.32.0-5) ... Step #1: Setting up gcr (3.36.0-2build1) ... Step #1: Setting up gkbd-capplet (3.26.1-1) ... Step #1: Setting up mutter (3.36.9-0ubuntu0.20.04.2) ... Step #1: update-alternatives: using /usr/bin/mutter to provide /usr/bin/x-window-manager (x-window-manager) in auto mode Step #1: update-alternatives: warning: skip creation of /usr/share/man/man1/x-window-manager.1.gz because associated file /usr/share/man/man1/mutter.1.gz (of link group x-window-manager) doesn't exist Step #1: Setting up gir1.2-gcr-3:amd64 (3.36.0-2build1) ... Step #1: Setting up pinentry-gnome3 (1.1.0-3build1) ... Step #1: Setting up system-config-printer (1.5.12-0ubuntu1.1) ... Step #1: Setting up gir1.2-gnomedesktop-3.0:amd64 (3.36.8-0ubuntu1) ... Step #1: Setting up cuda-tools-11-0 (11.0.3-1) ... Step #1: Setting up gnome-startup-applications (3.36.0-2ubuntu1) ... Step #1: Setting up gir1.2-gnomebluetooth-1.0:amd64 (3.34.3-0ubuntu1) ... Step #1: Setting up libclutter-gst-3.0-0:amd64 (3.0.27-1) ... Step #1: Setting up gnome-keyring (3.36.0-1ubuntu1) ... Step #1: Setting up yelp (3.36.2-0ubuntu1) ... Step #1: Setting up cuda-toolkit-11-0 (11.0.3-1) ... Step #1: Setting up gstreamer1.0-clutter-3.0:amd64 (3.0.27-1) ... Step #1: Setting up libcheese8:amd64 (3.34.0-1ubuntu1) ... Step #1: Setting up ubuntu-docs (20.04.3) ... Step #1: Setting up evolution-data-server (3.36.5-0ubuntu1) ... Step #1: Setting up gnome-user-docs (3.36.2+git20200704-0ubuntu0.1) ... Step #1: Setting up libcheese-gtk25:amd64 (3.34.0-1ubuntu1) ... Step #1: Setting up gnome-shell (3.36.9-0ubuntu0.20.04.2) ... Step #1: Setting up screen-resolution-extra (0.18build1) ... Step #1: Setting up ubuntu-session (3.36.0-2ubuntu1) ... Step #1: Setting up gdm3 (3.36.3-0ubuntu0.20.04.4) ... Step #1: Step #1: Creating config file /etc/gdm3/greeter.dconf-defaults with new version Step #1: invoke-rc.d: could not determine current runlevel Step #1: invoke-rc.d: policy-rc.d denied execution of reload. Step #1: Setting up nvidia-settings (450.51.06-0ubuntu1) ... Step #1: Setting up gnome-control-center (1:3.36.5-0ubuntu4) ... Step #1: Setting up network-manager-gnome (1.8.24-1ubuntu3) ... Step #1: Setting up cuda-drivers-450 (450.51.06-1) ... Step #1: Setting up cuda-drivers (450.51.06-1) ... Step #1: Setting up cuda-runtime-11-0 (11.0.3-1) ... Step #1: Setting up cuda-demo-suite-11-0 (11.0.167-1) ... Step #1: Setting up cuda-11-0 (11.0.3-1) ... Step #1: Setting up cuda (11.0.3-1) ... Step #1: Processing triggers for libc-bin (2.31-0ubuntu9.12) ... Step #1: Processing triggers for systemd (245.4-4ubuntu3.22) ... Step #1: Processing triggers for ca-certificates (20230311ubuntu0.20.04.1) ... Step #1: Updating certificates in /etc/ssl/certs... Step #1: 0 added, 0 removed; done. Step #1: Running hooks in /etc/ca-certificates/update.d... Step #1: Step #1: done. Step #1: done. Step #1: Processing triggers for mime-support (3.64ubuntu1) ... Step #1: Processing triggers for sgml-base (1.29.1) ... Step #1: Setting up sgml-data (2.0.11) ... Step #1: Processing triggers for sgml-base (1.29.1) ... Step #1: Setting up docbook-xml (4.5-9) ... Step #1: Processing triggers for dbus (1.12.16-2ubuntu2.3) ... Step #1: Processing triggers for dictionaries-common (1.28.1) ... Step #1: aspell-autobuildhash: processing: en [en-common]. Step #1: aspell-autobuildhash: processing: en [en-variant_0]. Step #1: aspell-autobuildhash: processing: en [en-variant_1]. Step #1: aspell-autobuildhash: processing: en [en-variant_2]. Step #1: aspell-autobuildhash: processing: en [en-w_accents-only]. Step #1: aspell-autobuildhash: processing: en [en-wo_accents-only]. Step #1: aspell-autobuildhash: processing: en [en_AU-variant_0]. Step #1: aspell-autobuildhash: processing: en [en_AU-variant_1]. Step #1: aspell-autobuildhash: processing: en [en_AU-w_accents-only]. Step #1: aspell-autobuildhash: processing: en [en_AU-wo_accents-only]. Step #1: aspell-autobuildhash: processing: en [en_CA-variant_0]. Step #1: aspell-autobuildhash: processing: en [en_CA-variant_1]. Step #1: aspell-autobuildhash: processing: en [en_CA-w_accents-only]. Step #1: aspell-autobuildhash: processing: en [en_CA-wo_accents-only]. Step #1: aspell-autobuildhash: processing: en [en_GB-ise-w_accents-only]. Step #1: aspell-autobuildhash: processing: en [en_GB-ise-wo_accents-only]. Step #1: aspell-autobuildhash: processing: en [en_GB-ize-w_accents-only]. Step #1: aspell-autobuildhash: processing: en [en_GB-ize-wo_accents-only]. Step #1: aspell-autobuildhash: processing: en [en_GB-variant_0]. Step #1: aspell-autobuildhash: processing: en [en_GB-variant_1]. Step #1: aspell-autobuildhash: processing: en [en_US-w_accents-only]. Step #1: aspell-autobuildhash: processing: en [en_US-wo_accents-only]. Step #1: Processing triggers for libgdk-pixbuf2.0-0:amd64 (2.40.0+dfsg-3ubuntu0.4) ... Step #1: Processing triggers for rygel (0.38.3-1ubuntu1) ... Step #1: Processing triggers for sgml-base (1.29.1) ... Step #1: Removing intermediate container c2e3bcdc3d41 Step #1: ---> 9683b78c1b61 Step #1: Step 4/6 : RUN git clone --depth 1 https://github.com/NVIDIA/nccl nccl Step #1: ---> Running in 9736b855b672 Step #1: Cloning into 'nccl'... Step #1: Removing intermediate container 9736b855b672 Step #1: ---> a0d3f9761a0e Step #1: Step 5/6 : WORKDIR nccl Step #1: ---> Running in 7440f328ac97 Step #1: Removing intermediate container 7440f328ac97 Step #1: ---> 44f6f50e438e Step #1: Step 6/6 : COPY build.sh *.cpp $SRC/ Step #1: ---> 4613bf45f395 Step #1: Successfully built 4613bf45f395 Step #1: Successfully tagged gcr.io/oss-fuzz/nccl:latest Finished Step #1 Starting Step #2 - "srcmap" Step #2 - "srcmap": Already have image: gcr.io/oss-fuzz/nccl Step #2 - "srcmap": ++ tempfile Step #2 - "srcmap": + SRCMAP=/tmp/fileWFArHL Step #2 - "srcmap": + echo '{}' Step #2 - "srcmap": + PATHS_TO_SCAN=/src Step #2 - "srcmap": + [[ c++ == \g\o ]] Step #2 - "srcmap": ++ find /src -name .git -type d Step #2 - "srcmap": + for DOT_GIT_DIR in $(find $PATHS_TO_SCAN -name ".git" -type d) Step #2 - "srcmap": ++ dirname /src/nccl/.git Step #2 - "srcmap": + GIT_DIR=/src/nccl Step #2 - "srcmap": + cd /src/nccl Step #2 - "srcmap": ++ git config --get remote.origin.url Step #2 - "srcmap": + GIT_URL=https://github.com/NVIDIA/nccl Step #2 - "srcmap": ++ git rev-parse HEAD Step #2 - "srcmap": + GIT_REV=b6d7438d3145a619f924dbbca6c96db21fab716e Step #2 - "srcmap": + jq_inplace /tmp/fileWFArHL '."/src/nccl" = { type: "git", url: "https://github.com/NVIDIA/nccl", rev: "b6d7438d3145a619f924dbbca6c96db21fab716e" }' Step #2 - "srcmap": ++ tempfile Step #2 - "srcmap": + F=/tmp/fileTSnMyb Step #2 - "srcmap": + cat /tmp/fileWFArHL Step #2 - "srcmap": + jq '."/src/nccl" = { type: "git", url: "https://github.com/NVIDIA/nccl", rev: "b6d7438d3145a619f924dbbca6c96db21fab716e" }' Step #2 - "srcmap": + mv /tmp/fileTSnMyb /tmp/fileWFArHL Step #2 - "srcmap": ++ find /src -name .svn -type d Step #2 - "srcmap": ++ find /src -name .hg -type d Step #2 - "srcmap": + '[' '' '!=' '' ']' Step #2 - "srcmap": + cat /tmp/fileWFArHL Step #2 - "srcmap": + rm /tmp/fileWFArHL Step #2 - "srcmap": { Step #2 - "srcmap": "/src/nccl": { Step #2 - "srcmap": "type": "git", Step #2 - "srcmap": "url": "https://github.com/NVIDIA/nccl", Step #2 - "srcmap": "rev": "b6d7438d3145a619f924dbbca6c96db21fab716e" Step #2 - "srcmap": } Step #2 - "srcmap": } Finished Step #2 - "srcmap" Starting Step #3 - "compile-libfuzzer-coverage-x86_64" Step #3 - "compile-libfuzzer-coverage-x86_64": Already have image (with digest): gcr.io/cloud-builders/docker Step #3 - "compile-libfuzzer-coverage-x86_64": --------------------------------------------------------------- Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling libFuzzer to /usr/lib/libFuzzingEngine.a... done. Step #3 - "compile-libfuzzer-coverage-x86_64": --------------------------------------------------------------- Step #3 - "compile-libfuzzer-coverage-x86_64": CC=clang Step #3 - "compile-libfuzzer-coverage-x86_64": CXX=clang++ Step #3 - "compile-libfuzzer-coverage-x86_64": CFLAGS=-O1 -fno-omit-frame-pointer -gline-tables-only -DFUZZING_BUILD_MODE_UNSAFE_FOR_PRODUCTION -fprofile-instr-generate -fcoverage-mapping -pthread -Wl,--no-as-needed -Wl,-ldl -Wl,-lm -Wno-unused-command-line-argument Step #3 - "compile-libfuzzer-coverage-x86_64": CXXFLAGS=-O1 -fno-omit-frame-pointer -gline-tables-only -DFUZZING_BUILD_MODE_UNSAFE_FOR_PRODUCTION -fprofile-instr-generate -fcoverage-mapping -pthread -Wl,--no-as-needed -Wl,-ldl -Wl,-lm -Wno-unused-command-line-argument -stdlib=libc++ Step #3 - "compile-libfuzzer-coverage-x86_64": RUSTFLAGS=--cfg fuzzing -Cdebuginfo=1 -Cforce-frame-pointers -Cinstrument-coverage -C link-arg=-lc++ Step #3 - "compile-libfuzzer-coverage-x86_64": --------------------------------------------------------------- Step #3 - "compile-libfuzzer-coverage-x86_64": + sed -i 's/-std=c++11 --expt-extended-lambda/-allow-unsupported-compiler -std=c++11 --expt-extended-lambda/g' ./makefiles/common.mk Step #3 - "compile-libfuzzer-coverage-x86_64": + make clean Step #3 - "compile-libfuzzer-coverage-x86_64": make -C src clean BUILDDIR=/src/nccl/build Step #3 - "compile-libfuzzer-coverage-x86_64": make[1]: Entering directory '/src/nccl/src' Step #3 - "compile-libfuzzer-coverage-x86_64": NVCC_GENCODE is -gencode=arch=compute_50,code=sm_50 -gencode=arch=compute_60,code=sm_60 -gencode=arch=compute_61,code=sm_61 -gencode=arch=compute_35,code=sm_35 -gencode=arch=compute_70,code=sm_70 -gencode=arch=compute_80,code=sm_80 -gencode=arch=compute_80,code=compute_80 Step #3 - "compile-libfuzzer-coverage-x86_64": make[2]: Entering directory '/src/nccl/src/device' Step #3 - "compile-libfuzzer-coverage-x86_64": NVCC_GENCODE is -gencode=arch=compute_50,code=sm_50 -gencode=arch=compute_60,code=sm_60 -gencode=arch=compute_61,code=sm_61 -gencode=arch=compute_35,code=sm_35 -gencode=arch=compute_70,code=sm_70 -gencode=arch=compute_80,code=sm_80 -gencode=arch=compute_80,code=compute_80 Step #3 - "compile-libfuzzer-coverage-x86_64": NVCC_GENCODE is -gencode=arch=compute_50,code=sm_50 -gencode=arch=compute_60,code=sm_60 -gencode=arch=compute_61,code=sm_61 -gencode=arch=compute_35,code=sm_35 -gencode=arch=compute_70,code=sm_70 -gencode=arch=compute_80,code=sm_80 -gencode=arch=compute_80,code=compute_80 Step #3 - "compile-libfuzzer-coverage-x86_64": make[2]: Leaving directory '/src/nccl/src/device' Step #3 - "compile-libfuzzer-coverage-x86_64": make[1]: Leaving directory '/src/nccl/src' Step #3 - "compile-libfuzzer-coverage-x86_64": make -C pkg clean BUILDDIR=/src/nccl/build Step #3 - "compile-libfuzzer-coverage-x86_64": make[1]: Entering directory '/src/nccl/pkg' Step #3 - "compile-libfuzzer-coverage-x86_64": make -C debian clean Step #3 - "compile-libfuzzer-coverage-x86_64": make[2]: Entering directory '/src/nccl/pkg/debian' Step #3 - "compile-libfuzzer-coverage-x86_64": NVCC_GENCODE is -gencode=arch=compute_50,code=sm_50 -gencode=arch=compute_60,code=sm_60 -gencode=arch=compute_61,code=sm_61 -gencode=arch=compute_35,code=sm_35 -gencode=arch=compute_70,code=sm_70 -gencode=arch=compute_80,code=sm_80 -gencode=arch=compute_80,code=compute_80 Step #3 - "compile-libfuzzer-coverage-x86_64": make[2]: Leaving directory '/src/nccl/pkg/debian' Step #3 - "compile-libfuzzer-coverage-x86_64": make -C txz clean Step #3 - "compile-libfuzzer-coverage-x86_64": make[2]: Entering directory '/src/nccl/pkg/txz' Step #3 - "compile-libfuzzer-coverage-x86_64": NVCC_GENCODE is -gencode=arch=compute_50,code=sm_50 -gencode=arch=compute_60,code=sm_60 -gencode=arch=compute_61,code=sm_61 -gencode=arch=compute_35,code=sm_35 -gencode=arch=compute_70,code=sm_70 -gencode=arch=compute_80,code=sm_80 -gencode=arch=compute_80,code=compute_80 Step #3 - "compile-libfuzzer-coverage-x86_64": make[2]: Leaving directory '/src/nccl/pkg/txz' Step #3 - "compile-libfuzzer-coverage-x86_64": make[1]: Leaving directory '/src/nccl/pkg' Step #3 - "compile-libfuzzer-coverage-x86_64": + make -j3 src.build Step #3 - "compile-libfuzzer-coverage-x86_64": make -C src build BUILDDIR=/src/nccl/build Step #3 - "compile-libfuzzer-coverage-x86_64": make[1]: Entering directory '/src/nccl/src' Step #3 - "compile-libfuzzer-coverage-x86_64": NVCC_GENCODE is -gencode=arch=compute_50,code=sm_50 -gencode=arch=compute_60,code=sm_60 -gencode=arch=compute_61,code=sm_61 -gencode=arch=compute_35,code=sm_35 -gencode=arch=compute_70,code=sm_70 -gencode=arch=compute_80,code=sm_80 -gencode=arch=compute_80,code=compute_80 Step #3 - "compile-libfuzzer-coverage-x86_64": Grabbing include/nccl_net.h > /src/nccl/build/include/nccl_net.h Step #3 - "compile-libfuzzer-coverage-x86_64": Generating nccl.h.in > /src/nccl/build/include/nccl.h Step #3 - "compile-libfuzzer-coverage-x86_64": Generating nccl.pc.in > /src/nccl/build/lib/pkgconfig/nccl.pc Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling bootstrap.cc > /src/nccl/build/obj/bootstrap.o Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling channel.cc > /src/nccl/build/obj/channel.o Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling collectives.cc > /src/nccl/build/obj/collectives.o Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from channel.cc:7: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/channel.h:9: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/comm.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/transport.h:11: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/graph.h:113: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/info.h:13: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from collectives.cc:7: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/argcheck.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from bootstrap.cc:8: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling debug.cc > /src/nccl/build/obj/debug.o Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling enqueue.cc > /src/nccl/build/obj/enqueue.o Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling group.cc > /src/nccl/build/obj/group.o Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from debug.cc:7: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from enqueue.cc:7: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/enqueue.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/comm.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/transport.h:11: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/graph.h:113: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/info.h:13: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from group.cc:7: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/group.h:11: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/comm.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/transport.h:11: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/graph.h:113: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/info.h:13: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling init.cc > /src/nccl/build/obj/init.o Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from init.cc:8: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/channel.h:9: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/comm.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/transport.h:11: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/graph.h:113: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/info.h:13: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling init_nvtx.cc > /src/nccl/build/obj/init_nvtx.o Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from init_nvtx.cc:2: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling net.cc > /src/nccl/build/obj/net.o Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from net.cc:7: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/net.h:12: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/comm.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/transport.h:11: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/graph.h:113: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/info.h:13: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling proxy.cc > /src/nccl/build/obj/proxy.o Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling transport.cc > /src/nccl/build/obj/transport.o Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from proxy.cc:7: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/comm.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/transport.h:11: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/graph.h:113: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/info.h:13: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from transport.cc:7: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/comm.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/transport.h:11: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/graph.h:113: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/info.h:13: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling graph/tuning.cc > /src/nccl/build/obj/graph/tuning.o Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from graph/tuning.cc:7: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling graph/xml.cc > /src/nccl/build/obj/graph/xml.o Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling graph/topo.cc > /src/nccl/build/obj/graph/topo.o Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling graph/trees.cc > /src/nccl/build/obj/graph/trees.o Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from graph/xml.cc:13: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from graph/topo.cc:7: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling graph/search.cc > /src/nccl/build/obj/graph/search.o Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from graph/search.cc:7: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling graph/rings.cc > /src/nccl/build/obj/graph/rings.o Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling graph/paths.cc > /src/nccl/build/obj/graph/paths.o Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from graph/rings.cc:7: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from graph/paths.cc:7: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling graph/connect.cc > /src/nccl/build/obj/graph/connect.o Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling misc/profiler.cc > /src/nccl/build/obj/misc/profiler.o Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from graph/connect.cc:7: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/comm.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/transport.h:11: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/graph.h:113: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/info.h:13: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from misc/profiler.cc:7: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/profiler.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/proxy.h:11: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/info.h:13: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling misc/ibvsymbols.cc > /src/nccl/build/obj/misc/ibvsymbols.o Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling misc/argcheck.cc > /src/nccl/build/obj/misc/argcheck.o Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling misc/tuner.cc > /src/nccl/build/obj/misc/tuner.o Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from misc/ibvsymbols.cc:67: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling misc/shmutils.cc > /src/nccl/build/obj/misc/shmutils.o Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from misc/argcheck.cc:7: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/argcheck.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from misc/shmutils.cc:8: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/comm.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/transport.h:11: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/graph.h:113: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/info.h:13: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling misc/param.cc > /src/nccl/build/obj/misc/param.o Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling misc/ibvwrap.cc > /src/nccl/build/obj/misc/ibvwrap.o Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling misc/strongstream.cc > /src/nccl/build/obj/misc/strongstream.o Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling misc/nvmlwrap.cc > /src/nccl/build/obj/misc/nvmlwrap.o Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from misc/ibvwrap.cc:7: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/ibvwrap.h:21: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling misc/utils.cc > /src/nccl/build/obj/misc/utils.o Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from misc/utils.cc:8: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling misc/ipcsocket.cc > /src/nccl/build/obj/misc/ipcsocket.o Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling misc/socket.cc > /src/nccl/build/obj/misc/socket.o Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling misc/gdrwrap.cc > /src/nccl/build/obj/misc/gdrwrap.o Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling misc/cudawrap.cc > /src/nccl/build/obj/misc/cudawrap.o Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling transport/coll_net.cc > /src/nccl/build/obj/transport/coll_net.o Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling transport/net.cc > /src/nccl/build/obj/transport/net.o Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from misc/gdrwrap.cc:10: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from transport/coll_net.cc:7: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/comm.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/transport.h:11: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/graph.h:113: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/info.h:13: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from transport/net.cc:7: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/comm.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/transport.h:11: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/graph.h:113: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/info.h:13: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling transport/shm.cc > /src/nccl/build/obj/transport/shm.o Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from transport/shm.cc:7: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/comm.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/transport.h:11: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/graph.h:113: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/info.h:13: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling transport/nvls.cc > /src/nccl/build/obj/transport/nvls.o Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling transport/p2p.cc > /src/nccl/build/obj/transport/p2p.o Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling transport/net_ib.cc > /src/nccl/build/obj/transport/net_ib.o Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from transport/nvls.cc:9: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/comm.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/transport.h:11: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/graph.h:113: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/info.h:13: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from transport/p2p.cc:7: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/comm.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/transport.h:11: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/graph.h:113: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/info.h:13: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from transport/net_ib.cc:8: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling transport/net_socket.cc > /src/nccl/build/obj/transport/net_socket.o Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from transport/net_socket.cc:7: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/comm.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/transport.h:11: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/graph.h:113: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/info.h:13: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/core.h:39: Step #3 - "compile-libfuzzer-coverage-x86_64": In file included from include/nvtx.h:10: Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1940:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0, // payload value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": include/nvtx3/nvtx3.hpp:1942:9: warning: suggest braces around initialization of subobject [-Wmissing-braces] Step #3 - "compile-libfuzzer-coverage-x86_64": 0 // message value (union) Step #3 - "compile-libfuzzer-coverage-x86_64":  ^ Step #3 - "compile-libfuzzer-coverage-x86_64":  {} Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling enhcompat.cc > /src/nccl/build/obj/enhcompat.o Step #3 - "compile-libfuzzer-coverage-x86_64": make[2]: Entering directory '/src/nccl/src/device' Step #3 - "compile-libfuzzer-coverage-x86_64": NVCC_GENCODE is -gencode=arch=compute_50,code=sm_50 -gencode=arch=compute_60,code=sm_60 -gencode=arch=compute_61,code=sm_61 -gencode=arch=compute_35,code=sm_35 -gencode=arch=compute_70,code=sm_70 -gencode=arch=compute_80,code=sm_80 -gencode=arch=compute_80,code=compute_80 Step #3 - "compile-libfuzzer-coverage-x86_64": NVCC_GENCODE is -gencode=arch=compute_50,code=sm_50 -gencode=arch=compute_60,code=sm_60 -gencode=arch=compute_61,code=sm_61 -gencode=arch=compute_35,code=sm_35 -gencode=arch=compute_70,code=sm_70 -gencode=arch=compute_80,code=sm_80 -gencode=arch=compute_80,code=compute_80 Step #3 - "compile-libfuzzer-coverage-x86_64": Dependencies src/device/common.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": Dependencies src/device/onerank.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": 2 warnings generated. Step #3 - "compile-libfuzzer-coverage-x86_64": Dependencies build/obj/device/gensrc/all_gather.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": Dependencies build/obj/device/gensrc/all_reduce.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": Dependencies build/obj/device/gensrc/broadcast.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": Dependencies build/obj/device/gensrc/reduce.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": Dependencies build/obj/device/gensrc/reduce_scatter.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": Dependencies build/obj/device/gensrc/sendrecv.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": Dependencies build/obj/device/gensrc/host_table.cc Step #3 - "compile-libfuzzer-coverage-x86_64": Dependencies build/obj/device/gensrc/device_table.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling src/device/common.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling src/device/onerank.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_gather.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_minmax_bf16.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000018f9_00000000-11_all_gather.compute_50.ptx, line 8012; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000018f9_00000000-11_all_gather.compute_50.ptx, line 10015; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000018f9_00000000-11_all_gather.compute_50.ptx, line 12172; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000018f9_00000000-11_all_gather.compute_50.ptx, line 13402; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000018f9_00000000-10_all_gather.compute_60.ptx, line 8012; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000018f9_00000000-10_all_gather.compute_60.ptx, line 10015; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000018f9_00000000-10_all_gather.compute_60.ptx, line 12172; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000018f9_00000000-10_all_gather.compute_60.ptx, line 13402; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_minmax_f16.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000018f9_00000000-9_all_gather.compute_61.ptx, line 8012; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000018f9_00000000-9_all_gather.compute_61.ptx, line 10015; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000018f9_00000000-9_all_gather.compute_61.ptx, line 12172; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000018f9_00000000-9_all_gather.compute_61.ptx, line 13402; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000018f9_00000000-8_all_gather.compute_35.ptx, line 8015; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000018f9_00000000-8_all_gather.compute_35.ptx, line 10018; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000018f9_00000000-8_all_gather.compute_35.ptx, line 12175; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000018f9_00000000-8_all_gather.compute_35.ptx, line 13405; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000018f9_00000000-7_all_gather.compute_70.ptx, line 6436; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000018f9_00000000-7_all_gather.compute_70.ptx, line 8612; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000018f9_00000000-6_all_gather.compute_80.ptx, line 7220; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000018f9_00000000-6_all_gather.compute_80.ptx, line 10180; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_minmax_f32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-11_all_reduce_minmax_bf16.compute_50.ptx, line 1689; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-11_all_reduce_minmax_bf16.compute_50.ptx, line 2995; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-11_all_reduce_minmax_bf16.compute_50.ptx, line 6964; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-11_all_reduce_minmax_bf16.compute_50.ptx, line 8351; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-11_all_reduce_minmax_bf16.compute_50.ptx, line 10304; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-11_all_reduce_minmax_bf16.compute_50.ptx, line 16242; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-11_all_reduce_minmax_bf16.compute_50.ptx, line 18227; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-11_all_reduce_minmax_bf16.compute_50.ptx, line 24095; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-11_all_reduce_minmax_bf16.compute_50.ptx, line 32734; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-11_all_reduce_minmax_bf16.compute_50.ptx, line 44280; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-11_all_reduce_minmax_bf16.compute_50.ptx, line 47691; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-11_all_reduce_minmax_bf16.compute_50.ptx, line 51329; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-11_all_reduce_minmax_bf16.compute_50.ptx, line 54896; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-11_all_reduce_minmax_bf16.compute_50.ptx, line 58691; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-11_all_reduce_minmax_bf16.compute_50.ptx, line 60334; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-11_all_reduce_minmax_bf16.compute_50.ptx, line 62137; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-11_all_reduce_minmax_bf16.compute_50.ptx, line 63217; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-11_all_reduce_minmax_bf16.compute_50.ptx, line 77380; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-11_all_reduce_minmax_bf16.compute_50.ptx, line 84855; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-11_all_reduce_minmax_bf16.compute_50.ptx, line 91408; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-11_all_reduce_minmax_bf16.compute_50.ptx, line 92786; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-11_all_reduce_minmax_f16.compute_50.ptx, line 1689; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-11_all_reduce_minmax_f16.compute_50.ptx, line 2995; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-11_all_reduce_minmax_f16.compute_50.ptx, line 5928; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-11_all_reduce_minmax_f16.compute_50.ptx, line 7315; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-11_all_reduce_minmax_f16.compute_50.ptx, line 9268; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-11_all_reduce_minmax_f16.compute_50.ptx, line 15206; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-11_all_reduce_minmax_f16.compute_50.ptx, line 17191; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-11_all_reduce_minmax_f16.compute_50.ptx, line 21463; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-11_all_reduce_minmax_f16.compute_50.ptx, line 28044; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-11_all_reduce_minmax_f16.compute_50.ptx, line 38590; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-11_all_reduce_minmax_f16.compute_50.ptx, line 41203; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-11_all_reduce_minmax_f16.compute_50.ptx, line 44043; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-11_all_reduce_minmax_f16.compute_50.ptx, line 46812; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-11_all_reduce_minmax_f16.compute_50.ptx, line 49809; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-11_all_reduce_minmax_f16.compute_50.ptx, line 51452; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-11_all_reduce_minmax_f16.compute_50.ptx, line 53255; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-11_all_reduce_minmax_f16.compute_50.ptx, line 54335; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-11_all_reduce_minmax_f16.compute_50.ptx, line 66432; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-11_all_reduce_minmax_f16.compute_50.ptx, line 72311; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-11_all_reduce_minmax_f16.compute_50.ptx, line 77268; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-11_all_reduce_minmax_f16.compute_50.ptx, line 78646; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-11_all_reduce_minmax_f32.compute_50.ptx, line 1619; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-11_all_reduce_minmax_f32.compute_50.ptx, line 2881; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-11_all_reduce_minmax_f32.compute_50.ptx, line 4558; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-11_all_reduce_minmax_f32.compute_50.ptx, line 5896; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-11_all_reduce_minmax_f32.compute_50.ptx, line 7697; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-11_all_reduce_minmax_f32.compute_50.ptx, line 13301; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-11_all_reduce_minmax_f32.compute_50.ptx, line 15222; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-11_all_reduce_minmax_f32.compute_50.ptx, line 17436; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-11_all_reduce_minmax_f32.compute_50.ptx, line 21728; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-11_all_reduce_minmax_f32.compute_50.ptx, line 30188; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-11_all_reduce_minmax_f32.compute_50.ptx, line 31739; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-11_all_reduce_minmax_f32.compute_50.ptx, line 33517; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-11_all_reduce_minmax_f32.compute_50.ptx, line 35193; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-11_all_reduce_minmax_f32.compute_50.ptx, line 37096; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-11_all_reduce_minmax_f32.compute_50.ptx, line 38579; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-11_all_reduce_minmax_f32.compute_50.ptx, line 40222; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-11_all_reduce_minmax_f32.compute_50.ptx, line 41238; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-11_all_reduce_minmax_f32.compute_50.ptx, line 50439; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-11_all_reduce_minmax_f32.compute_50.ptx, line 54113; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-11_all_reduce_minmax_f32.compute_50.ptx, line 57009; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-11_all_reduce_minmax_f32.compute_50.ptx, line 58320; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-10_all_reduce_minmax_bf16.compute_60.ptx, line 1689; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-10_all_reduce_minmax_bf16.compute_60.ptx, line 2995; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-10_all_reduce_minmax_bf16.compute_60.ptx, line 6964; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-10_all_reduce_minmax_bf16.compute_60.ptx, line 8351; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-10_all_reduce_minmax_bf16.compute_60.ptx, line 10304; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-10_all_reduce_minmax_bf16.compute_60.ptx, line 16242; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-10_all_reduce_minmax_bf16.compute_60.ptx, line 18227; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-10_all_reduce_minmax_bf16.compute_60.ptx, line 24095; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-10_all_reduce_minmax_bf16.compute_60.ptx, line 32734; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-10_all_reduce_minmax_bf16.compute_60.ptx, line 44280; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-10_all_reduce_minmax_bf16.compute_60.ptx, line 47691; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-10_all_reduce_minmax_bf16.compute_60.ptx, line 51329; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-10_all_reduce_minmax_bf16.compute_60.ptx, line 54896; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-10_all_reduce_minmax_bf16.compute_60.ptx, line 58691; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-10_all_reduce_minmax_bf16.compute_60.ptx, line 60334; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-10_all_reduce_minmax_bf16.compute_60.ptx, line 62137; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-10_all_reduce_minmax_bf16.compute_60.ptx, line 63217; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-10_all_reduce_minmax_bf16.compute_60.ptx, line 77380; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-10_all_reduce_minmax_bf16.compute_60.ptx, line 84855; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-10_all_reduce_minmax_bf16.compute_60.ptx, line 91408; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-10_all_reduce_minmax_bf16.compute_60.ptx, line 92786; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-10_all_reduce_minmax_f32.compute_60.ptx, line 1619; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-10_all_reduce_minmax_f32.compute_60.ptx, line 2881; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-10_all_reduce_minmax_f32.compute_60.ptx, line 4558; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-10_all_reduce_minmax_f32.compute_60.ptx, line 5896; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-10_all_reduce_minmax_f32.compute_60.ptx, line 7697; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-10_all_reduce_minmax_f32.compute_60.ptx, line 13301; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-10_all_reduce_minmax_f32.compute_60.ptx, line 15222; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-10_all_reduce_minmax_f32.compute_60.ptx, line 17436; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-10_all_reduce_minmax_f32.compute_60.ptx, line 21728; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-10_all_reduce_minmax_f32.compute_60.ptx, line 30188; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-10_all_reduce_minmax_f32.compute_60.ptx, line 31739; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-10_all_reduce_minmax_f32.compute_60.ptx, line 33517; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-10_all_reduce_minmax_f32.compute_60.ptx, line 35193; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-10_all_reduce_minmax_f32.compute_60.ptx, line 37096; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-10_all_reduce_minmax_f32.compute_60.ptx, line 38579; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-10_all_reduce_minmax_f32.compute_60.ptx, line 40222; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-10_all_reduce_minmax_f32.compute_60.ptx, line 41238; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-10_all_reduce_minmax_f32.compute_60.ptx, line 50439; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-10_all_reduce_minmax_f32.compute_60.ptx, line 54113; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-10_all_reduce_minmax_f32.compute_60.ptx, line 57009; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-10_all_reduce_minmax_f32.compute_60.ptx, line 58320; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-10_all_reduce_minmax_f16.compute_60.ptx, line 1689; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-10_all_reduce_minmax_f16.compute_60.ptx, line 2995; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-10_all_reduce_minmax_f16.compute_60.ptx, line 5928; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-10_all_reduce_minmax_f16.compute_60.ptx, line 7315; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-10_all_reduce_minmax_f16.compute_60.ptx, line 9268; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-10_all_reduce_minmax_f16.compute_60.ptx, line 15206; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-10_all_reduce_minmax_f16.compute_60.ptx, line 17191; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-10_all_reduce_minmax_f16.compute_60.ptx, line 21463; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-10_all_reduce_minmax_f16.compute_60.ptx, line 28044; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-10_all_reduce_minmax_f16.compute_60.ptx, line 38590; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-10_all_reduce_minmax_f16.compute_60.ptx, line 41203; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-10_all_reduce_minmax_f16.compute_60.ptx, line 44043; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-10_all_reduce_minmax_f16.compute_60.ptx, line 46812; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-10_all_reduce_minmax_f16.compute_60.ptx, line 49809; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-10_all_reduce_minmax_f16.compute_60.ptx, line 51452; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-10_all_reduce_minmax_f16.compute_60.ptx, line 53255; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-10_all_reduce_minmax_f16.compute_60.ptx, line 54335; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-10_all_reduce_minmax_f16.compute_60.ptx, line 66432; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-10_all_reduce_minmax_f16.compute_60.ptx, line 72311; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-10_all_reduce_minmax_f16.compute_60.ptx, line 77268; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-10_all_reduce_minmax_f16.compute_60.ptx, line 78646; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-9_all_reduce_minmax_f32.compute_61.ptx, line 1619; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-9_all_reduce_minmax_f32.compute_61.ptx, line 2881; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-9_all_reduce_minmax_f32.compute_61.ptx, line 4558; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-9_all_reduce_minmax_f32.compute_61.ptx, line 5896; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-9_all_reduce_minmax_f32.compute_61.ptx, line 7697; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-9_all_reduce_minmax_f32.compute_61.ptx, line 13301; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-9_all_reduce_minmax_f32.compute_61.ptx, line 15222; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-9_all_reduce_minmax_f32.compute_61.ptx, line 17436; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-9_all_reduce_minmax_f32.compute_61.ptx, line 21728; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-9_all_reduce_minmax_f32.compute_61.ptx, line 30188; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-9_all_reduce_minmax_f32.compute_61.ptx, line 31739; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-9_all_reduce_minmax_f32.compute_61.ptx, line 33517; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-9_all_reduce_minmax_f32.compute_61.ptx, line 35193; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-9_all_reduce_minmax_f32.compute_61.ptx, line 37096; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-9_all_reduce_minmax_f32.compute_61.ptx, line 38579; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-9_all_reduce_minmax_f32.compute_61.ptx, line 40222; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-9_all_reduce_minmax_f32.compute_61.ptx, line 41238; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-9_all_reduce_minmax_f32.compute_61.ptx, line 50439; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-9_all_reduce_minmax_f32.compute_61.ptx, line 54113; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-9_all_reduce_minmax_f32.compute_61.ptx, line 57009; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-9_all_reduce_minmax_f32.compute_61.ptx, line 58320; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-9_all_reduce_minmax_f16.compute_61.ptx, line 1689; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-9_all_reduce_minmax_f16.compute_61.ptx, line 2995; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-9_all_reduce_minmax_f16.compute_61.ptx, line 5928; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-9_all_reduce_minmax_f16.compute_61.ptx, line 7315; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-9_all_reduce_minmax_f16.compute_61.ptx, line 9268; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-9_all_reduce_minmax_f16.compute_61.ptx, line 15206; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-9_all_reduce_minmax_f16.compute_61.ptx, line 17191; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-9_all_reduce_minmax_f16.compute_61.ptx, line 21463; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-9_all_reduce_minmax_f16.compute_61.ptx, line 28044; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-9_all_reduce_minmax_f16.compute_61.ptx, line 38590; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-9_all_reduce_minmax_f16.compute_61.ptx, line 41203; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-9_all_reduce_minmax_f16.compute_61.ptx, line 44043; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-9_all_reduce_minmax_f16.compute_61.ptx, line 46812; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-9_all_reduce_minmax_f16.compute_61.ptx, line 49809; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-9_all_reduce_minmax_f16.compute_61.ptx, line 51452; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-9_all_reduce_minmax_f16.compute_61.ptx, line 53255; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-9_all_reduce_minmax_f16.compute_61.ptx, line 54335; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-9_all_reduce_minmax_f16.compute_61.ptx, line 66432; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-9_all_reduce_minmax_f16.compute_61.ptx, line 72311; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-9_all_reduce_minmax_f16.compute_61.ptx, line 77268; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-9_all_reduce_minmax_f16.compute_61.ptx, line 78646; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-9_all_reduce_minmax_bf16.compute_61.ptx, line 1689; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-9_all_reduce_minmax_bf16.compute_61.ptx, line 2995; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-9_all_reduce_minmax_bf16.compute_61.ptx, line 6964; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-9_all_reduce_minmax_bf16.compute_61.ptx, line 8351; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-9_all_reduce_minmax_bf16.compute_61.ptx, line 10304; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-9_all_reduce_minmax_bf16.compute_61.ptx, line 16242; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-9_all_reduce_minmax_bf16.compute_61.ptx, line 18227; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-9_all_reduce_minmax_bf16.compute_61.ptx, line 24095; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-9_all_reduce_minmax_bf16.compute_61.ptx, line 32734; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-9_all_reduce_minmax_bf16.compute_61.ptx, line 44280; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-9_all_reduce_minmax_bf16.compute_61.ptx, line 47691; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-9_all_reduce_minmax_bf16.compute_61.ptx, line 51329; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-9_all_reduce_minmax_bf16.compute_61.ptx, line 54896; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-9_all_reduce_minmax_bf16.compute_61.ptx, line 58691; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-9_all_reduce_minmax_bf16.compute_61.ptx, line 60334; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-9_all_reduce_minmax_bf16.compute_61.ptx, line 62137; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-9_all_reduce_minmax_bf16.compute_61.ptx, line 63217; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-9_all_reduce_minmax_bf16.compute_61.ptx, line 77380; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-9_all_reduce_minmax_bf16.compute_61.ptx, line 84855; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-9_all_reduce_minmax_bf16.compute_61.ptx, line 91408; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-9_all_reduce_minmax_bf16.compute_61.ptx, line 92786; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-8_all_reduce_minmax_f32.compute_35.ptx, line 1620; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-8_all_reduce_minmax_f32.compute_35.ptx, line 2882; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-8_all_reduce_minmax_f32.compute_35.ptx, line 4559; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-8_all_reduce_minmax_f32.compute_35.ptx, line 5897; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-8_all_reduce_minmax_f32.compute_35.ptx, line 7698; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-8_all_reduce_minmax_f32.compute_35.ptx, line 13303; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-8_all_reduce_minmax_f32.compute_35.ptx, line 15225; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-8_all_reduce_minmax_f32.compute_35.ptx, line 17439; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-8_all_reduce_minmax_f32.compute_35.ptx, line 21732; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-8_all_reduce_minmax_f32.compute_35.ptx, line 30197; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-8_all_reduce_minmax_f32.compute_35.ptx, line 31748; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-8_all_reduce_minmax_f32.compute_35.ptx, line 33526; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-8_all_reduce_minmax_f32.compute_35.ptx, line 35202; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-8_all_reduce_minmax_f32.compute_35.ptx, line 37105; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-8_all_reduce_minmax_f32.compute_35.ptx, line 38588; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-8_all_reduce_minmax_f32.compute_35.ptx, line 40231; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-8_all_reduce_minmax_f32.compute_35.ptx, line 41247; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-8_all_reduce_minmax_f32.compute_35.ptx, line 50456; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-8_all_reduce_minmax_f32.compute_35.ptx, line 54131; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-8_all_reduce_minmax_f32.compute_35.ptx, line 57028; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-8_all_reduce_minmax_f32.compute_35.ptx, line 58339; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-8_all_reduce_minmax_f16.compute_35.ptx, line 1690; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-8_all_reduce_minmax_f16.compute_35.ptx, line 2996; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-8_all_reduce_minmax_f16.compute_35.ptx, line 5929; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-8_all_reduce_minmax_f16.compute_35.ptx, line 7316; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-8_all_reduce_minmax_f16.compute_35.ptx, line 9269; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-8_all_reduce_minmax_f16.compute_35.ptx, line 15208; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-8_all_reduce_minmax_f16.compute_35.ptx, line 17194; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-8_all_reduce_minmax_f16.compute_35.ptx, line 21466; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-8_all_reduce_minmax_f16.compute_35.ptx, line 28048; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-8_all_reduce_minmax_f16.compute_35.ptx, line 38599; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-8_all_reduce_minmax_f16.compute_35.ptx, line 41212; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-8_all_reduce_minmax_f16.compute_35.ptx, line 44052; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-8_all_reduce_minmax_f16.compute_35.ptx, line 46821; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-8_all_reduce_minmax_f16.compute_35.ptx, line 49818; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-8_all_reduce_minmax_f16.compute_35.ptx, line 51461; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-8_all_reduce_minmax_f16.compute_35.ptx, line 53264; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-8_all_reduce_minmax_f16.compute_35.ptx, line 54344; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-8_all_reduce_minmax_f16.compute_35.ptx, line 66449; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-8_all_reduce_minmax_f16.compute_35.ptx, line 72329; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-8_all_reduce_minmax_f16.compute_35.ptx, line 77287; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-8_all_reduce_minmax_f16.compute_35.ptx, line 78665; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-8_all_reduce_minmax_bf16.compute_35.ptx, line 1690; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-8_all_reduce_minmax_bf16.compute_35.ptx, line 2996; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-8_all_reduce_minmax_bf16.compute_35.ptx, line 6965; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-8_all_reduce_minmax_bf16.compute_35.ptx, line 8352; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-8_all_reduce_minmax_bf16.compute_35.ptx, line 10305; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-8_all_reduce_minmax_bf16.compute_35.ptx, line 16244; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-8_all_reduce_minmax_bf16.compute_35.ptx, line 18230; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-8_all_reduce_minmax_bf16.compute_35.ptx, line 24098; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-8_all_reduce_minmax_bf16.compute_35.ptx, line 32738; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-8_all_reduce_minmax_bf16.compute_35.ptx, line 44289; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-8_all_reduce_minmax_bf16.compute_35.ptx, line 47700; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-8_all_reduce_minmax_bf16.compute_35.ptx, line 51338; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-8_all_reduce_minmax_bf16.compute_35.ptx, line 54905; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-8_all_reduce_minmax_bf16.compute_35.ptx, line 58700; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-8_all_reduce_minmax_bf16.compute_35.ptx, line 60343; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-8_all_reduce_minmax_bf16.compute_35.ptx, line 62146; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-8_all_reduce_minmax_bf16.compute_35.ptx, line 63226; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-8_all_reduce_minmax_bf16.compute_35.ptx, line 77397; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-8_all_reduce_minmax_bf16.compute_35.ptx, line 84873; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-8_all_reduce_minmax_bf16.compute_35.ptx, line 91427; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-8_all_reduce_minmax_bf16.compute_35.ptx, line 92805; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-7_all_reduce_minmax_f32.compute_70.ptx, line 1619; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-7_all_reduce_minmax_f32.compute_70.ptx, line 2881; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-7_all_reduce_minmax_f32.compute_70.ptx, line 4558; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-7_all_reduce_minmax_f32.compute_70.ptx, line 5896; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-7_all_reduce_minmax_f32.compute_70.ptx, line 7697; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-7_all_reduce_minmax_f32.compute_70.ptx, line 13301; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-7_all_reduce_minmax_f32.compute_70.ptx, line 15222; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-7_all_reduce_minmax_f32.compute_70.ptx, line 17436; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-7_all_reduce_minmax_f32.compute_70.ptx, line 21728; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-7_all_reduce_minmax_f32.compute_70.ptx, line 29738; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-7_all_reduce_minmax_f32.compute_70.ptx, line 31522; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-7_all_reduce_minmax_f32.compute_70.ptx, line 33434; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-7_all_reduce_minmax_f32.compute_70.ptx, line 35106; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-7_all_reduce_minmax_f32.compute_70.ptx, line 44317; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-7_all_reduce_minmax_f32.compute_70.ptx, line 47991; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-7_all_reduce_minmax_f32.compute_70.ptx, line 50887; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-7_all_reduce_minmax_f32.compute_70.ptx, line 52198; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-6_all_reduce_minmax_f32.compute_80.ptx, line 1722; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-6_all_reduce_minmax_f32.compute_80.ptx, line 3061; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-6_all_reduce_minmax_f32.compute_80.ptx, line 5059; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-6_all_reduce_minmax_f32.compute_80.ptx, line 6478; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-6_all_reduce_minmax_f32.compute_80.ptx, line 8510; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-6_all_reduce_minmax_f32.compute_80.ptx, line 14624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-6_all_reduce_minmax_f32.compute_80.ptx, line 16607; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-6_all_reduce_minmax_f32.compute_80.ptx, line 19731; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-6_all_reduce_minmax_f32.compute_80.ptx, line 25114; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-6_all_reduce_minmax_f32.compute_80.ptx, line 33462; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-6_all_reduce_minmax_f32.compute_80.ptx, line 35748; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-6_all_reduce_minmax_f32.compute_80.ptx, line 38209; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-6_all_reduce_minmax_f32.compute_80.ptx, line 40118; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-6_all_reduce_minmax_f32.compute_80.ptx, line 49423; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-6_all_reduce_minmax_f32.compute_80.ptx, line 54149; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-6_all_reduce_minmax_f32.compute_80.ptx, line 57956; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001989_00000000-6_all_reduce_minmax_f32.compute_80.ptx, line 59366; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_minmax_f64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-7_all_reduce_minmax_f16.compute_70.ptx, line 1689; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-7_all_reduce_minmax_f16.compute_70.ptx, line 2995; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-7_all_reduce_minmax_f16.compute_70.ptx, line 5928; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-7_all_reduce_minmax_f16.compute_70.ptx, line 7315; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-7_all_reduce_minmax_f16.compute_70.ptx, line 9268; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-7_all_reduce_minmax_f16.compute_70.ptx, line 15206; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-7_all_reduce_minmax_f16.compute_70.ptx, line 17191; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-7_all_reduce_minmax_f16.compute_70.ptx, line 21463; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-7_all_reduce_minmax_f16.compute_70.ptx, line 28044; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-7_all_reduce_minmax_f16.compute_70.ptx, line 38076; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-7_all_reduce_minmax_f16.compute_70.ptx, line 40922; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-7_all_reduce_minmax_f16.compute_70.ptx, line 43927; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-7_all_reduce_minmax_f16.compute_70.ptx, line 45759; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-7_all_reduce_minmax_f16.compute_70.ptx, line 57866; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-7_all_reduce_minmax_f16.compute_70.ptx, line 63745; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-7_all_reduce_minmax_f16.compute_70.ptx, line 68702; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-7_all_reduce_minmax_f16.compute_70.ptx, line 70080; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-6_all_reduce_minmax_f16.compute_80.ptx, line 1849; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-6_all_reduce_minmax_f16.compute_80.ptx, line 3316; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-6_all_reduce_minmax_f16.compute_80.ptx, line 5701; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-6_all_reduce_minmax_f16.compute_80.ptx, line 7248; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-6_all_reduce_minmax_f16.compute_80.ptx, line 9600; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-6_all_reduce_minmax_f16.compute_80.ptx, line 16417; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-6_all_reduce_minmax_f16.compute_80.ptx, line 18528; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-6_all_reduce_minmax_f16.compute_80.ptx, line 22771; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-6_all_reduce_minmax_f16.compute_80.ptx, line 29529; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-6_all_reduce_minmax_f16.compute_80.ptx, line 39004; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-6_all_reduce_minmax_f16.compute_80.ptx, line 41914; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-6_all_reduce_minmax_f16.compute_80.ptx, line 45063; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-6_all_reduce_minmax_f16.compute_80.ptx, line 47292; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-6_all_reduce_minmax_f16.compute_80.ptx, line 57580; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-6_all_reduce_minmax_f16.compute_80.ptx, line 63746; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-6_all_reduce_minmax_f16.compute_80.ptx, line 68672; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001967_00000000-6_all_reduce_minmax_f16.compute_80.ptx, line 70210; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_minmax_i32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-7_all_reduce_minmax_bf16.compute_70.ptx, line 1689; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-7_all_reduce_minmax_bf16.compute_70.ptx, line 2995; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-7_all_reduce_minmax_bf16.compute_70.ptx, line 6964; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-7_all_reduce_minmax_bf16.compute_70.ptx, line 8351; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-7_all_reduce_minmax_bf16.compute_70.ptx, line 10304; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-7_all_reduce_minmax_bf16.compute_70.ptx, line 16242; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-7_all_reduce_minmax_bf16.compute_70.ptx, line 18227; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-7_all_reduce_minmax_bf16.compute_70.ptx, line 24095; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-7_all_reduce_minmax_bf16.compute_70.ptx, line 32734; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-7_all_reduce_minmax_bf16.compute_70.ptx, line 43766; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-7_all_reduce_minmax_bf16.compute_70.ptx, line 47410; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-7_all_reduce_minmax_bf16.compute_70.ptx, line 51213; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-7_all_reduce_minmax_bf16.compute_70.ptx, line 53045; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-7_all_reduce_minmax_bf16.compute_70.ptx, line 67219; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-7_all_reduce_minmax_bf16.compute_70.ptx, line 74694; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-7_all_reduce_minmax_bf16.compute_70.ptx, line 81247; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-7_all_reduce_minmax_bf16.compute_70.ptx, line 82625; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_minmax_i64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-6_all_reduce_minmax_bf16.compute_80.ptx, line 1849; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-6_all_reduce_minmax_bf16.compute_80.ptx, line 3316; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-6_all_reduce_minmax_bf16.compute_80.ptx, line 5701; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-6_all_reduce_minmax_bf16.compute_80.ptx, line 7248; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-6_all_reduce_minmax_bf16.compute_80.ptx, line 9600; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-6_all_reduce_minmax_bf16.compute_80.ptx, line 16417; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-6_all_reduce_minmax_bf16.compute_80.ptx, line 18528; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-6_all_reduce_minmax_bf16.compute_80.ptx, line 22771; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-6_all_reduce_minmax_bf16.compute_80.ptx, line 29529; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-6_all_reduce_minmax_bf16.compute_80.ptx, line 39004; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-6_all_reduce_minmax_bf16.compute_80.ptx, line 41914; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-6_all_reduce_minmax_bf16.compute_80.ptx, line 45063; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-6_all_reduce_minmax_bf16.compute_80.ptx, line 47292; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-6_all_reduce_minmax_bf16.compute_80.ptx, line 57580; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-6_all_reduce_minmax_bf16.compute_80.ptx, line 63746; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-6_all_reduce_minmax_bf16.compute_80.ptx, line 68672; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000192f_00000000-6_all_reduce_minmax_bf16.compute_80.ptx, line 70210; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_minmax_u32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_minmax_u64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-11_all_reduce_minmax_f64.compute_50.ptx, line 1587; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-11_all_reduce_minmax_f64.compute_50.ptx, line 2817; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-11_all_reduce_minmax_f64.compute_50.ptx, line 4298; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-11_all_reduce_minmax_f64.compute_50.ptx, line 5604; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-11_all_reduce_minmax_f64.compute_50.ptx, line 7325; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-11_all_reduce_minmax_f64.compute_50.ptx, line 12753; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-11_all_reduce_minmax_f64.compute_50.ptx, line 14642; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-11_all_reduce_minmax_f64.compute_50.ptx, line 16340; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-11_all_reduce_minmax_f64.compute_50.ptx, line 20052; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-11_all_reduce_minmax_f64.compute_50.ptx, line 27813; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-11_all_reduce_minmax_f64.compute_50.ptx, line 29090; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-11_all_reduce_minmax_f64.compute_50.ptx, line 30594; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-11_all_reduce_minmax_f64.compute_50.ptx, line 31980; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-11_all_reduce_minmax_f64.compute_50.ptx, line 33593; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-11_all_reduce_minmax_f64.compute_50.ptx, line 34996; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-11_all_reduce_minmax_f64.compute_50.ptx, line 36559; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-11_all_reduce_minmax_f64.compute_50.ptx, line 37543; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-11_all_reduce_minmax_f64.compute_50.ptx, line 45844; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-11_all_reduce_minmax_f64.compute_50.ptx, line 48958; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-11_all_reduce_minmax_f64.compute_50.ptx, line 51338; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-11_all_reduce_minmax_f64.compute_50.ptx, line 52617; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-10_all_reduce_minmax_f64.compute_60.ptx, line 1587; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-10_all_reduce_minmax_f64.compute_60.ptx, line 2817; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-10_all_reduce_minmax_f64.compute_60.ptx, line 4298; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-10_all_reduce_minmax_f64.compute_60.ptx, line 5604; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-10_all_reduce_minmax_f64.compute_60.ptx, line 7325; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-10_all_reduce_minmax_f64.compute_60.ptx, line 12753; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-10_all_reduce_minmax_f64.compute_60.ptx, line 14642; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-10_all_reduce_minmax_f64.compute_60.ptx, line 16340; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-10_all_reduce_minmax_f64.compute_60.ptx, line 20052; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-10_all_reduce_minmax_f64.compute_60.ptx, line 27813; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-10_all_reduce_minmax_f64.compute_60.ptx, line 29090; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-10_all_reduce_minmax_f64.compute_60.ptx, line 30594; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-10_all_reduce_minmax_f64.compute_60.ptx, line 31980; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-10_all_reduce_minmax_f64.compute_60.ptx, line 33593; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-10_all_reduce_minmax_f64.compute_60.ptx, line 34996; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-10_all_reduce_minmax_f64.compute_60.ptx, line 36559; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-10_all_reduce_minmax_f64.compute_60.ptx, line 37543; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-10_all_reduce_minmax_f64.compute_60.ptx, line 45844; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-10_all_reduce_minmax_f64.compute_60.ptx, line 48958; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-10_all_reduce_minmax_f64.compute_60.ptx, line 51338; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-10_all_reduce_minmax_f64.compute_60.ptx, line 52617; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-11_all_reduce_minmax_u32.compute_50.ptx, line 1624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-11_all_reduce_minmax_u32.compute_50.ptx, line 2874; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-11_all_reduce_minmax_u32.compute_50.ptx, line 4388; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-11_all_reduce_minmax_u32.compute_50.ptx, line 5711; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-11_all_reduce_minmax_u32.compute_50.ptx, line 7498; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-11_all_reduce_minmax_u32.compute_50.ptx, line 13108; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-11_all_reduce_minmax_u32.compute_50.ptx, line 15029; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-11_all_reduce_minmax_u32.compute_50.ptx, line 16655; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-11_all_reduce_minmax_u32.compute_50.ptx, line 20365; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-11_all_reduce_minmax_u32.compute_50.ptx, line 28431; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-11_all_reduce_minmax_u32.compute_50.ptx, line 29674; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-11_all_reduce_minmax_u32.compute_50.ptx, line 31152; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-11_all_reduce_minmax_u32.compute_50.ptx, line 32523; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-11_all_reduce_minmax_u32.compute_50.ptx, line 34122; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-11_all_reduce_minmax_u32.compute_50.ptx, line 35605; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-11_all_reduce_minmax_u32.compute_50.ptx, line 37248; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-11_all_reduce_minmax_u32.compute_50.ptx, line 38264; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-11_all_reduce_minmax_u32.compute_50.ptx, line 46639; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-11_all_reduce_minmax_u32.compute_50.ptx, line 49757; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-11_all_reduce_minmax_u32.compute_50.ptx, line 52059; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-11_all_reduce_minmax_u32.compute_50.ptx, line 53370; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-11_all_reduce_minmax_u64.compute_50.ptx, line 1592; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-11_all_reduce_minmax_u64.compute_50.ptx, line 2810; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-11_all_reduce_minmax_u64.compute_50.ptx, line 4190; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-11_all_reduce_minmax_u64.compute_50.ptx, line 5481; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-11_all_reduce_minmax_u64.compute_50.ptx, line 7188; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-11_all_reduce_minmax_u64.compute_50.ptx, line 12622; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-11_all_reduce_minmax_u64.compute_50.ptx, line 14511; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-11_all_reduce_minmax_u64.compute_50.ptx, line 15901; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-11_all_reduce_minmax_u64.compute_50.ptx, line 19311; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-11_all_reduce_minmax_u64.compute_50.ptx, line 26841; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-11_all_reduce_minmax_u64.compute_50.ptx, line 27950; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-11_all_reduce_minmax_u64.compute_50.ptx, line 29294; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-11_all_reduce_minmax_u64.compute_50.ptx, line 30515; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-11_all_reduce_minmax_u64.compute_50.ptx, line 31964; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-11_all_reduce_minmax_u64.compute_50.ptx, line 33367; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-11_all_reduce_minmax_u64.compute_50.ptx, line 34930; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-11_all_reduce_minmax_u64.compute_50.ptx, line 35914; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-11_all_reduce_minmax_u64.compute_50.ptx, line 43799; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-11_all_reduce_minmax_u64.compute_50.ptx, line 46644; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-11_all_reduce_minmax_u64.compute_50.ptx, line 48710; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-11_all_reduce_minmax_u64.compute_50.ptx, line 49989; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-9_all_reduce_minmax_f64.compute_61.ptx, line 1587; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-9_all_reduce_minmax_f64.compute_61.ptx, line 2817; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-9_all_reduce_minmax_f64.compute_61.ptx, line 4298; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-9_all_reduce_minmax_f64.compute_61.ptx, line 5604; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-9_all_reduce_minmax_f64.compute_61.ptx, line 7325; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-9_all_reduce_minmax_f64.compute_61.ptx, line 12753; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-9_all_reduce_minmax_f64.compute_61.ptx, line 14642; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-9_all_reduce_minmax_f64.compute_61.ptx, line 16340; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-9_all_reduce_minmax_f64.compute_61.ptx, line 20052; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-9_all_reduce_minmax_f64.compute_61.ptx, line 27813; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-9_all_reduce_minmax_f64.compute_61.ptx, line 29090; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-9_all_reduce_minmax_f64.compute_61.ptx, line 30594; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-9_all_reduce_minmax_f64.compute_61.ptx, line 31980; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-9_all_reduce_minmax_f64.compute_61.ptx, line 33593; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-9_all_reduce_minmax_f64.compute_61.ptx, line 34996; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-9_all_reduce_minmax_f64.compute_61.ptx, line 36559; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-9_all_reduce_minmax_f64.compute_61.ptx, line 37543; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-9_all_reduce_minmax_f64.compute_61.ptx, line 45844; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-9_all_reduce_minmax_f64.compute_61.ptx, line 48958; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-9_all_reduce_minmax_f64.compute_61.ptx, line 51338; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-9_all_reduce_minmax_f64.compute_61.ptx, line 52617; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-10_all_reduce_minmax_u32.compute_60.ptx, line 1624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-10_all_reduce_minmax_u32.compute_60.ptx, line 2874; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-10_all_reduce_minmax_u32.compute_60.ptx, line 4388; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-10_all_reduce_minmax_u32.compute_60.ptx, line 5711; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-10_all_reduce_minmax_u32.compute_60.ptx, line 7498; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-10_all_reduce_minmax_u32.compute_60.ptx, line 13108; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-10_all_reduce_minmax_u32.compute_60.ptx, line 15029; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-10_all_reduce_minmax_u32.compute_60.ptx, line 16655; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-10_all_reduce_minmax_u32.compute_60.ptx, line 20365; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-10_all_reduce_minmax_u32.compute_60.ptx, line 28431; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-10_all_reduce_minmax_u32.compute_60.ptx, line 29674; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-10_all_reduce_minmax_u32.compute_60.ptx, line 31152; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-10_all_reduce_minmax_u32.compute_60.ptx, line 32523; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-10_all_reduce_minmax_u32.compute_60.ptx, line 34122; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-10_all_reduce_minmax_u32.compute_60.ptx, line 35605; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-10_all_reduce_minmax_u32.compute_60.ptx, line 37248; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-10_all_reduce_minmax_u32.compute_60.ptx, line 38264; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-10_all_reduce_minmax_u32.compute_60.ptx, line 46639; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-10_all_reduce_minmax_u32.compute_60.ptx, line 49757; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-10_all_reduce_minmax_u32.compute_60.ptx, line 52059; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-10_all_reduce_minmax_u32.compute_60.ptx, line 53370; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-10_all_reduce_minmax_u64.compute_60.ptx, line 1592; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-10_all_reduce_minmax_u64.compute_60.ptx, line 2810; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-10_all_reduce_minmax_u64.compute_60.ptx, line 4190; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-10_all_reduce_minmax_u64.compute_60.ptx, line 5481; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-10_all_reduce_minmax_u64.compute_60.ptx, line 7188; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-10_all_reduce_minmax_u64.compute_60.ptx, line 12622; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-10_all_reduce_minmax_u64.compute_60.ptx, line 14511; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-10_all_reduce_minmax_u64.compute_60.ptx, line 15901; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-10_all_reduce_minmax_u64.compute_60.ptx, line 19311; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-10_all_reduce_minmax_u64.compute_60.ptx, line 26841; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-10_all_reduce_minmax_u64.compute_60.ptx, line 27950; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-10_all_reduce_minmax_u64.compute_60.ptx, line 29294; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-10_all_reduce_minmax_u64.compute_60.ptx, line 30515; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-10_all_reduce_minmax_u64.compute_60.ptx, line 31964; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-10_all_reduce_minmax_u64.compute_60.ptx, line 33367; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-10_all_reduce_minmax_u64.compute_60.ptx, line 34930; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-10_all_reduce_minmax_u64.compute_60.ptx, line 35914; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-10_all_reduce_minmax_u64.compute_60.ptx, line 43799; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-10_all_reduce_minmax_u64.compute_60.ptx, line 46644; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-10_all_reduce_minmax_u64.compute_60.ptx, line 48710; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-10_all_reduce_minmax_u64.compute_60.ptx, line 49989; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-8_all_reduce_minmax_f64.compute_35.ptx, line 1588; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-8_all_reduce_minmax_f64.compute_35.ptx, line 2818; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-8_all_reduce_minmax_f64.compute_35.ptx, line 4299; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-8_all_reduce_minmax_f64.compute_35.ptx, line 5605; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-8_all_reduce_minmax_f64.compute_35.ptx, line 7326; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-8_all_reduce_minmax_f64.compute_35.ptx, line 12755; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-8_all_reduce_minmax_f64.compute_35.ptx, line 14645; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-8_all_reduce_minmax_f64.compute_35.ptx, line 16343; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-8_all_reduce_minmax_f64.compute_35.ptx, line 20056; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-8_all_reduce_minmax_f64.compute_35.ptx, line 27818; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-8_all_reduce_minmax_f64.compute_35.ptx, line 29095; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-8_all_reduce_minmax_f64.compute_35.ptx, line 30599; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-8_all_reduce_minmax_f64.compute_35.ptx, line 31985; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-8_all_reduce_minmax_f64.compute_35.ptx, line 33598; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-8_all_reduce_minmax_f64.compute_35.ptx, line 35001; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-8_all_reduce_minmax_f64.compute_35.ptx, line 36564; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-8_all_reduce_minmax_f64.compute_35.ptx, line 37548; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-8_all_reduce_minmax_f64.compute_35.ptx, line 45857; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-8_all_reduce_minmax_f64.compute_35.ptx, line 48972; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-8_all_reduce_minmax_f64.compute_35.ptx, line 51353; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-8_all_reduce_minmax_f64.compute_35.ptx, line 52632; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-9_all_reduce_minmax_u32.compute_61.ptx, line 1624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-9_all_reduce_minmax_u32.compute_61.ptx, line 2874; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-9_all_reduce_minmax_u32.compute_61.ptx, line 4388; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-9_all_reduce_minmax_u32.compute_61.ptx, line 5711; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-9_all_reduce_minmax_u32.compute_61.ptx, line 7498; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-9_all_reduce_minmax_u32.compute_61.ptx, line 13108; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-9_all_reduce_minmax_u32.compute_61.ptx, line 15029; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-9_all_reduce_minmax_u32.compute_61.ptx, line 16655; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-9_all_reduce_minmax_u32.compute_61.ptx, line 20365; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-9_all_reduce_minmax_u32.compute_61.ptx, line 28431; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-9_all_reduce_minmax_u32.compute_61.ptx, line 29674; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-9_all_reduce_minmax_u32.compute_61.ptx, line 31152; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-9_all_reduce_minmax_u32.compute_61.ptx, line 32523; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-9_all_reduce_minmax_u32.compute_61.ptx, line 34122; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-9_all_reduce_minmax_u32.compute_61.ptx, line 35605; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-9_all_reduce_minmax_u32.compute_61.ptx, line 37248; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-9_all_reduce_minmax_u32.compute_61.ptx, line 38264; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-9_all_reduce_minmax_u32.compute_61.ptx, line 46639; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-9_all_reduce_minmax_u32.compute_61.ptx, line 49757; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-9_all_reduce_minmax_u32.compute_61.ptx, line 52059; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-9_all_reduce_minmax_u32.compute_61.ptx, line 53370; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-9_all_reduce_minmax_u64.compute_61.ptx, line 1592; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-9_all_reduce_minmax_u64.compute_61.ptx, line 2810; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-9_all_reduce_minmax_u64.compute_61.ptx, line 4190; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-9_all_reduce_minmax_u64.compute_61.ptx, line 5481; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-9_all_reduce_minmax_u64.compute_61.ptx, line 7188; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-9_all_reduce_minmax_u64.compute_61.ptx, line 12622; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-9_all_reduce_minmax_u64.compute_61.ptx, line 14511; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-9_all_reduce_minmax_u64.compute_61.ptx, line 15901; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-9_all_reduce_minmax_u64.compute_61.ptx, line 19311; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-9_all_reduce_minmax_u64.compute_61.ptx, line 26841; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-9_all_reduce_minmax_u64.compute_61.ptx, line 27950; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-9_all_reduce_minmax_u64.compute_61.ptx, line 29294; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-9_all_reduce_minmax_u64.compute_61.ptx, line 30515; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-9_all_reduce_minmax_u64.compute_61.ptx, line 31964; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-9_all_reduce_minmax_u64.compute_61.ptx, line 33367; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-9_all_reduce_minmax_u64.compute_61.ptx, line 34930; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-9_all_reduce_minmax_u64.compute_61.ptx, line 35914; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-9_all_reduce_minmax_u64.compute_61.ptx, line 43799; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-9_all_reduce_minmax_u64.compute_61.ptx, line 46644; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-9_all_reduce_minmax_u64.compute_61.ptx, line 48710; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-9_all_reduce_minmax_u64.compute_61.ptx, line 49989; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-7_all_reduce_minmax_f64.compute_70.ptx, line 1587; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-7_all_reduce_minmax_f64.compute_70.ptx, line 2817; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-7_all_reduce_minmax_f64.compute_70.ptx, line 4298; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-7_all_reduce_minmax_f64.compute_70.ptx, line 5604; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-7_all_reduce_minmax_f64.compute_70.ptx, line 7325; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-7_all_reduce_minmax_f64.compute_70.ptx, line 12753; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-7_all_reduce_minmax_f64.compute_70.ptx, line 14642; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-7_all_reduce_minmax_f64.compute_70.ptx, line 16340; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-7_all_reduce_minmax_f64.compute_70.ptx, line 20052; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-7_all_reduce_minmax_f64.compute_70.ptx, line 27395; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-7_all_reduce_minmax_f64.compute_70.ptx, line 28905; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-7_all_reduce_minmax_f64.compute_70.ptx, line 30527; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-7_all_reduce_minmax_f64.compute_70.ptx, line 32119; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-7_all_reduce_minmax_f64.compute_70.ptx, line 40430; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-7_all_reduce_minmax_f64.compute_70.ptx, line 43544; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-7_all_reduce_minmax_f64.compute_70.ptx, line 45924; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-7_all_reduce_minmax_f64.compute_70.ptx, line 47203; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-8_all_reduce_minmax_u64.compute_35.ptx, line 1593; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-8_all_reduce_minmax_u64.compute_35.ptx, line 2811; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-8_all_reduce_minmax_u64.compute_35.ptx, line 4191; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-8_all_reduce_minmax_u64.compute_35.ptx, line 5482; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-8_all_reduce_minmax_u64.compute_35.ptx, line 7189; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-8_all_reduce_minmax_u64.compute_35.ptx, line 12624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-8_all_reduce_minmax_u64.compute_35.ptx, line 14514; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-8_all_reduce_minmax_u64.compute_35.ptx, line 15904; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-8_all_reduce_minmax_u64.compute_35.ptx, line 19315; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-8_all_reduce_minmax_u32.compute_35.ptx, line 1625; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-8_all_reduce_minmax_u32.compute_35.ptx, line 2875; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-8_all_reduce_minmax_u32.compute_35.ptx, line 4389; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-8_all_reduce_minmax_u32.compute_35.ptx, line 5712; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-8_all_reduce_minmax_u32.compute_35.ptx, line 7499; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-8_all_reduce_minmax_u64.compute_35.ptx, line 26846; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-8_all_reduce_minmax_u64.compute_35.ptx, line 27955; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-8_all_reduce_minmax_u64.compute_35.ptx, line 29299; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-8_all_reduce_minmax_u64.compute_35.ptx, line 30520; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-8_all_reduce_minmax_u64.compute_35.ptx, line 31969; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-8_all_reduce_minmax_u64.compute_35.ptx, line 33372; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-8_all_reduce_minmax_u32.compute_35.ptx, line 13110; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-8_all_reduce_minmax_u64.compute_35.ptx, line 34935; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-8_all_reduce_minmax_u64.compute_35.ptx, line 35919; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-8_all_reduce_minmax_u32.compute_35.ptx, line 15032; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-8_all_reduce_minmax_u32.compute_35.ptx, line 16658; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-8_all_reduce_minmax_u32.compute_35.ptx, line 20369; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-8_all_reduce_minmax_u64.compute_35.ptx, line 43812; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-8_all_reduce_minmax_u64.compute_35.ptx, line 46658; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-8_all_reduce_minmax_u64.compute_35.ptx, line 48725; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-8_all_reduce_minmax_u64.compute_35.ptx, line 50004; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-8_all_reduce_minmax_u32.compute_35.ptx, line 28440; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-8_all_reduce_minmax_u32.compute_35.ptx, line 29683; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-8_all_reduce_minmax_u32.compute_35.ptx, line 31161; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-8_all_reduce_minmax_u32.compute_35.ptx, line 32532; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-8_all_reduce_minmax_u32.compute_35.ptx, line 34131; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-8_all_reduce_minmax_u32.compute_35.ptx, line 35614; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-8_all_reduce_minmax_u32.compute_35.ptx, line 37257; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-8_all_reduce_minmax_u32.compute_35.ptx, line 38273; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-8_all_reduce_minmax_u32.compute_35.ptx, line 46656; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-8_all_reduce_minmax_u32.compute_35.ptx, line 49775; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-8_all_reduce_minmax_u32.compute_35.ptx, line 52078; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-8_all_reduce_minmax_u32.compute_35.ptx, line 53389; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-6_all_reduce_minmax_f64.compute_80.ptx, line 1658; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-6_all_reduce_minmax_f64.compute_80.ptx, line 2933; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-6_all_reduce_minmax_f64.compute_80.ptx, line 4591; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-6_all_reduce_minmax_f64.compute_80.ptx, line 5946; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-6_all_reduce_minmax_f64.compute_80.ptx, line 7818; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-6_all_reduce_minmax_f64.compute_80.ptx, line 13580; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-6_all_reduce_minmax_f64.compute_80.ptx, line 15499; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-6_all_reduce_minmax_f64.compute_80.ptx, line 17659; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-6_all_reduce_minmax_f64.compute_80.ptx, line 21950; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-6_all_reduce_minmax_f64.compute_80.ptx, line 29503; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-6_all_reduce_minmax_f64.compute_80.ptx, line 31275; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-6_all_reduce_minmax_f64.compute_80.ptx, line 33190; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-6_all_reduce_minmax_f64.compute_80.ptx, line 34939; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-6_all_reduce_minmax_f64.compute_80.ptx, line 43312; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-6_all_reduce_minmax_f64.compute_80.ptx, line 46993; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-6_all_reduce_minmax_f64.compute_80.ptx, line 49836; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000019f3_00000000-6_all_reduce_minmax_f64.compute_80.ptx, line 51182; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_minmax_u8.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-7_all_reduce_minmax_u64.compute_70.ptx, line 1592; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-7_all_reduce_minmax_u64.compute_70.ptx, line 2810; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-7_all_reduce_minmax_u64.compute_70.ptx, line 4190; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-7_all_reduce_minmax_u64.compute_70.ptx, line 5481; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-7_all_reduce_minmax_u64.compute_70.ptx, line 7188; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-7_all_reduce_minmax_u64.compute_70.ptx, line 12622; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-7_all_reduce_minmax_u64.compute_70.ptx, line 14511; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-7_all_reduce_minmax_u64.compute_70.ptx, line 15901; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-7_all_reduce_minmax_u64.compute_70.ptx, line 19311; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-7_all_reduce_minmax_u64.compute_70.ptx, line 26423; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-7_all_reduce_minmax_u64.compute_70.ptx, line 27776; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-7_all_reduce_minmax_u64.compute_70.ptx, line 29240; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-7_all_reduce_minmax_u64.compute_70.ptx, line 30832; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-7_all_reduce_minmax_u64.compute_70.ptx, line 38727; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-7_all_reduce_minmax_u64.compute_70.ptx, line 41572; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-7_all_reduce_minmax_u64.compute_70.ptx, line 43638; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-7_all_reduce_minmax_u64.compute_70.ptx, line 44917; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-7_all_reduce_minmax_u32.compute_70.ptx, line 1624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-7_all_reduce_minmax_u32.compute_70.ptx, line 2874; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-7_all_reduce_minmax_u32.compute_70.ptx, line 4388; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-7_all_reduce_minmax_u32.compute_70.ptx, line 5711; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-7_all_reduce_minmax_u32.compute_70.ptx, line 7498; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-7_all_reduce_minmax_u32.compute_70.ptx, line 13108; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-7_all_reduce_minmax_u32.compute_70.ptx, line 15029; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-7_all_reduce_minmax_u32.compute_70.ptx, line 16655; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-7_all_reduce_minmax_u32.compute_70.ptx, line 20365; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-7_all_reduce_minmax_u32.compute_70.ptx, line 27981; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-7_all_reduce_minmax_u32.compute_70.ptx, line 29468; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-7_all_reduce_minmax_u32.compute_70.ptx, line 31082; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-7_all_reduce_minmax_u32.compute_70.ptx, line 32754; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-7_all_reduce_minmax_u32.compute_70.ptx, line 41139; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-7_all_reduce_minmax_u32.compute_70.ptx, line 44257; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-7_all_reduce_minmax_u32.compute_70.ptx, line 46559; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-7_all_reduce_minmax_u32.compute_70.ptx, line 47870; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-6_all_reduce_minmax_u64.compute_80.ptx, line 1656; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-6_all_reduce_minmax_u64.compute_80.ptx, line 2938; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-6_all_reduce_minmax_u64.compute_80.ptx, line 4462; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-6_all_reduce_minmax_u64.compute_80.ptx, line 5817; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-6_all_reduce_minmax_u64.compute_80.ptx, line 7684; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-6_all_reduce_minmax_u64.compute_80.ptx, line 13460; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-6_all_reduce_minmax_u64.compute_80.ptx, line 15415; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-6_all_reduce_minmax_u64.compute_80.ptx, line 17027; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-6_all_reduce_minmax_u64.compute_80.ptx, line 20775; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-6_all_reduce_minmax_u64.compute_80.ptx, line 28143; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-6_all_reduce_minmax_u64.compute_80.ptx, line 29640; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-6_all_reduce_minmax_u64.compute_80.ptx, line 31280; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-6_all_reduce_minmax_u64.compute_80.ptx, line 33032; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-6_all_reduce_minmax_u64.compute_80.ptx, line 40991; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-6_all_reduce_minmax_u64.compute_80.ptx, line 44187; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-6_all_reduce_minmax_u64.compute_80.ptx, line 46484; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a87_00000000-6_all_reduce_minmax_u64.compute_80.ptx, line 47827; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-6_all_reduce_minmax_u32.compute_80.ptx, line 1720; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-6_all_reduce_minmax_u32.compute_80.ptx, line 3066; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-6_all_reduce_minmax_u32.compute_80.ptx, line 4844; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-6_all_reduce_minmax_u32.compute_80.ptx, line 6263; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-6_all_reduce_minmax_u32.compute_80.ptx, line 8290; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-6_all_reduce_minmax_u32.compute_80.ptx, line 14418; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-6_all_reduce_minmax_u32.compute_80.ptx, line 16435; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-6_all_reduce_minmax_u32.compute_80.ptx, line 18493; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-6_all_reduce_minmax_u32.compute_80.ptx, line 22827; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-6_all_reduce_minmax_u32.compute_80.ptx, line 30827; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-6_all_reduce_minmax_u32.compute_80.ptx, line 32578; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-6_all_reduce_minmax_u32.compute_80.ptx, line 34504; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-6_all_reduce_minmax_u32.compute_80.ptx, line 36416; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-6_all_reduce_minmax_u32.compute_80.ptx, line 44897; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-6_all_reduce_minmax_u32.compute_80.ptx, line 48631; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-6_all_reduce_minmax_u32.compute_80.ptx, line 51372; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001a75_00000000-6_all_reduce_minmax_u32.compute_80.ptx, line 52779; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_premulsum_bf16.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_premulsum_f16.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-11_all_reduce_minmax_u8.compute_50.ptx, line 1821; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-11_all_reduce_minmax_u8.compute_50.ptx, line 3274; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-11_all_reduce_minmax_u8.compute_50.ptx, line 5674; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-11_all_reduce_minmax_u8.compute_50.ptx, line 7198; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-11_all_reduce_minmax_u8.compute_50.ptx, line 9494; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-11_all_reduce_minmax_u8.compute_50.ptx, line 16218; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-11_all_reduce_minmax_u8.compute_50.ptx, line 18342; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-11_all_reduce_minmax_u8.compute_50.ptx, line 21520; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-11_all_reduce_minmax_u8.compute_50.ptx, line 27181; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-11_all_reduce_minmax_u8.compute_50.ptx, line 37398; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-11_all_reduce_minmax_u8.compute_50.ptx, line 39526; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-11_all_reduce_minmax_u8.compute_50.ptx, line 41884; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-11_all_reduce_minmax_u8.compute_50.ptx, line 44243; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-11_all_reduce_minmax_u8.compute_50.ptx, line 46817; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-11_all_reduce_minmax_u8.compute_50.ptx, line 48818; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-11_all_reduce_minmax_u8.compute_50.ptx, line 50987; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-11_all_reduce_minmax_u8.compute_50.ptx, line 52212; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-11_all_reduce_minmax_u8.compute_50.ptx, line 62899; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-11_all_reduce_minmax_u8.compute_50.ptx, line 67958; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-11_all_reduce_minmax_u8.compute_50.ptx, line 71814; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-11_all_reduce_minmax_u8.compute_50.ptx, line 73323; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-11_all_reduce_premulsum_f16.compute_50.ptx, line 2282; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-11_all_reduce_premulsum_f16.compute_50.ptx, line 3596; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-11_all_reduce_premulsum_f16.compute_50.ptx, line 6423; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-11_all_reduce_premulsum_f16.compute_50.ptx, line 7810; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-11_all_reduce_premulsum_f16.compute_50.ptx, line 9757; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-11_all_reduce_premulsum_f16.compute_50.ptx, line 16899; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-11_all_reduce_premulsum_f16.compute_50.ptx, line 18850; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-11_all_reduce_premulsum_f16.compute_50.ptx, line 23871; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-11_all_reduce_premulsum_f16.compute_50.ptx, line 30780; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-11_all_reduce_premulsum_f16.compute_50.ptx, line 42878; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-11_all_reduce_premulsum_f16.compute_50.ptx, line 45434; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-11_all_reduce_premulsum_f16.compute_50.ptx, line 48225; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-11_all_reduce_premulsum_f16.compute_50.ptx, line 50941; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-11_all_reduce_premulsum_f16.compute_50.ptx, line 53885; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-11_all_reduce_premulsum_f16.compute_50.ptx, line 55528; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-11_all_reduce_premulsum_f16.compute_50.ptx, line 57331; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-11_all_reduce_premulsum_f16.compute_50.ptx, line 58411; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-11_all_reduce_premulsum_f16.compute_50.ptx, line 70709; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-11_all_reduce_premulsum_f16.compute_50.ptx, line 76565; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-11_all_reduce_premulsum_f16.compute_50.ptx, line 82097; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-11_all_reduce_premulsum_f16.compute_50.ptx, line 83475; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-10_all_reduce_minmax_u8.compute_60.ptx, line 1821; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-10_all_reduce_minmax_u8.compute_60.ptx, line 3274; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-10_all_reduce_minmax_u8.compute_60.ptx, line 5674; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-10_all_reduce_minmax_u8.compute_60.ptx, line 7198; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-10_all_reduce_minmax_u8.compute_60.ptx, line 9494; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-10_all_reduce_minmax_u8.compute_60.ptx, line 16218; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-10_all_reduce_minmax_u8.compute_60.ptx, line 18342; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-10_all_reduce_minmax_u8.compute_60.ptx, line 21520; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-10_all_reduce_minmax_u8.compute_60.ptx, line 27181; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-10_all_reduce_minmax_u8.compute_60.ptx, line 37398; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-10_all_reduce_minmax_u8.compute_60.ptx, line 39526; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-10_all_reduce_minmax_u8.compute_60.ptx, line 41884; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-10_all_reduce_minmax_u8.compute_60.ptx, line 44243; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-10_all_reduce_minmax_u8.compute_60.ptx, line 46817; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-10_all_reduce_minmax_u8.compute_60.ptx, line 48818; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-10_all_reduce_minmax_u8.compute_60.ptx, line 50987; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-10_all_reduce_minmax_u8.compute_60.ptx, line 52212; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-10_all_reduce_minmax_u8.compute_60.ptx, line 62899; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-10_all_reduce_minmax_u8.compute_60.ptx, line 67958; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-10_all_reduce_minmax_u8.compute_60.ptx, line 71814; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-10_all_reduce_minmax_u8.compute_60.ptx, line 73323; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-11_all_reduce_premulsum_bf16.compute_50.ptx, line 3080; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-11_all_reduce_premulsum_bf16.compute_50.ptx, line 4394; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-11_all_reduce_premulsum_bf16.compute_50.ptx, line 8817; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-11_all_reduce_premulsum_bf16.compute_50.ptx, line 10204; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-11_all_reduce_premulsum_bf16.compute_50.ptx, line 12151; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-11_all_reduce_premulsum_bf16.compute_50.ptx, line 20889; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-11_all_reduce_premulsum_bf16.compute_50.ptx, line 22840; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-11_all_reduce_premulsum_bf16.compute_50.ptx, line 31851; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-11_all_reduce_premulsum_bf16.compute_50.ptx, line 42750; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-11_all_reduce_premulsum_bf16.compute_50.ptx, line 58927; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-11_all_reduce_premulsum_bf16.compute_50.ptx, line 63079; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-11_all_reduce_premulsum_bf16.compute_50.ptx, line 67466; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-11_all_reduce_premulsum_bf16.compute_50.ptx, line 71785; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-11_all_reduce_premulsum_bf16.compute_50.ptx, line 76325; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-11_all_reduce_premulsum_bf16.compute_50.ptx, line 77968; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-11_all_reduce_premulsum_bf16.compute_50.ptx, line 79771; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-11_all_reduce_premulsum_bf16.compute_50.ptx, line 80851; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-11_all_reduce_premulsum_bf16.compute_50.ptx, line 96161; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-11_all_reduce_premulsum_bf16.compute_50.ptx, line 105201; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-11_all_reduce_premulsum_bf16.compute_50.ptx, line 114485; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-11_all_reduce_premulsum_bf16.compute_50.ptx, line 115863; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-10_all_reduce_premulsum_f16.compute_60.ptx, line 1862; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-10_all_reduce_premulsum_f16.compute_60.ptx, line 3176; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-10_all_reduce_premulsum_f16.compute_60.ptx, line 5111; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-10_all_reduce_premulsum_f16.compute_60.ptx, line 6498; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-10_all_reduce_premulsum_f16.compute_60.ptx, line 8445; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-10_all_reduce_premulsum_f16.compute_60.ptx, line 14748; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-10_all_reduce_premulsum_f16.compute_60.ptx, line 16733; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-10_all_reduce_premulsum_f16.compute_60.ptx, line 19477; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-10_all_reduce_premulsum_f16.compute_60.ptx, line 24225; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-10_all_reduce_premulsum_f16.compute_60.ptx, line 34037; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-10_all_reduce_premulsum_f16.compute_60.ptx, line 35701; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-10_all_reduce_premulsum_f16.compute_60.ptx, line 37600; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-10_all_reduce_premulsum_f16.compute_60.ptx, line 39424; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-10_all_reduce_premulsum_f16.compute_60.ptx, line 41476; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-10_all_reduce_premulsum_f16.compute_60.ptx, line 43119; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-10_all_reduce_premulsum_f16.compute_60.ptx, line 44922; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-10_all_reduce_premulsum_f16.compute_60.ptx, line 46002; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-10_all_reduce_premulsum_f16.compute_60.ptx, line 55817; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-10_all_reduce_premulsum_f16.compute_60.ptx, line 59849; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-10_all_reduce_premulsum_f16.compute_60.ptx, line 63257; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-10_all_reduce_premulsum_f16.compute_60.ptx, line 64635; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-9_all_reduce_minmax_u8.compute_61.ptx, line 1821; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-9_all_reduce_minmax_u8.compute_61.ptx, line 3274; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-9_all_reduce_minmax_u8.compute_61.ptx, line 5674; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-9_all_reduce_minmax_u8.compute_61.ptx, line 7198; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-9_all_reduce_minmax_u8.compute_61.ptx, line 9494; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-9_all_reduce_minmax_u8.compute_61.ptx, line 16218; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-9_all_reduce_minmax_u8.compute_61.ptx, line 18342; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-9_all_reduce_minmax_u8.compute_61.ptx, line 21520; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-9_all_reduce_minmax_u8.compute_61.ptx, line 27181; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-9_all_reduce_minmax_u8.compute_61.ptx, line 37398; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-9_all_reduce_minmax_u8.compute_61.ptx, line 39526; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-9_all_reduce_minmax_u8.compute_61.ptx, line 41884; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-9_all_reduce_minmax_u8.compute_61.ptx, line 44243; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-9_all_reduce_minmax_u8.compute_61.ptx, line 46817; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-9_all_reduce_minmax_u8.compute_61.ptx, line 48818; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-9_all_reduce_minmax_u8.compute_61.ptx, line 50987; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-9_all_reduce_minmax_u8.compute_61.ptx, line 52212; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-9_all_reduce_minmax_u8.compute_61.ptx, line 62899; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-9_all_reduce_minmax_u8.compute_61.ptx, line 67958; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-9_all_reduce_minmax_u8.compute_61.ptx, line 71814; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-9_all_reduce_minmax_u8.compute_61.ptx, line 73323; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-10_all_reduce_premulsum_bf16.compute_60.ptx, line 3080; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-10_all_reduce_premulsum_bf16.compute_60.ptx, line 4394; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-10_all_reduce_premulsum_bf16.compute_60.ptx, line 8817; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-10_all_reduce_premulsum_bf16.compute_60.ptx, line 10204; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-10_all_reduce_premulsum_bf16.compute_60.ptx, line 12151; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-10_all_reduce_premulsum_bf16.compute_60.ptx, line 20889; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-10_all_reduce_premulsum_bf16.compute_60.ptx, line 22840; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-10_all_reduce_premulsum_bf16.compute_60.ptx, line 31851; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-10_all_reduce_premulsum_bf16.compute_60.ptx, line 42750; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-10_all_reduce_premulsum_bf16.compute_60.ptx, line 58927; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-10_all_reduce_premulsum_bf16.compute_60.ptx, line 63079; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-10_all_reduce_premulsum_bf16.compute_60.ptx, line 67466; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-10_all_reduce_premulsum_bf16.compute_60.ptx, line 71785; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-10_all_reduce_premulsum_bf16.compute_60.ptx, line 76325; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-10_all_reduce_premulsum_bf16.compute_60.ptx, line 77968; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-10_all_reduce_premulsum_bf16.compute_60.ptx, line 79771; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-10_all_reduce_premulsum_bf16.compute_60.ptx, line 80851; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-10_all_reduce_premulsum_bf16.compute_60.ptx, line 96161; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-10_all_reduce_premulsum_bf16.compute_60.ptx, line 105201; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-10_all_reduce_premulsum_bf16.compute_60.ptx, line 114485; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-10_all_reduce_premulsum_bf16.compute_60.ptx, line 115863; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-9_all_reduce_premulsum_f16.compute_61.ptx, line 2282; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-9_all_reduce_premulsum_f16.compute_61.ptx, line 3596; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-9_all_reduce_premulsum_f16.compute_61.ptx, line 6423; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-9_all_reduce_premulsum_f16.compute_61.ptx, line 7810; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-9_all_reduce_premulsum_f16.compute_61.ptx, line 9757; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-9_all_reduce_premulsum_f16.compute_61.ptx, line 16899; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-9_all_reduce_premulsum_f16.compute_61.ptx, line 18850; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-9_all_reduce_premulsum_f16.compute_61.ptx, line 23871; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-9_all_reduce_premulsum_f16.compute_61.ptx, line 30780; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-9_all_reduce_premulsum_f16.compute_61.ptx, line 42878; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-9_all_reduce_premulsum_f16.compute_61.ptx, line 45434; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-9_all_reduce_premulsum_f16.compute_61.ptx, line 48225; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-9_all_reduce_premulsum_f16.compute_61.ptx, line 50941; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-9_all_reduce_premulsum_f16.compute_61.ptx, line 53885; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-9_all_reduce_premulsum_f16.compute_61.ptx, line 55528; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-9_all_reduce_premulsum_f16.compute_61.ptx, line 57331; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-9_all_reduce_premulsum_f16.compute_61.ptx, line 58411; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-9_all_reduce_premulsum_f16.compute_61.ptx, line 70709; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-9_all_reduce_premulsum_f16.compute_61.ptx, line 76565; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-9_all_reduce_premulsum_f16.compute_61.ptx, line 82097; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-9_all_reduce_premulsum_f16.compute_61.ptx, line 83475; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-8_all_reduce_minmax_u8.compute_35.ptx, line 1822; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-8_all_reduce_minmax_u8.compute_35.ptx, line 3275; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-8_all_reduce_minmax_u8.compute_35.ptx, line 5675; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-8_all_reduce_minmax_u8.compute_35.ptx, line 7199; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-8_all_reduce_minmax_u8.compute_35.ptx, line 9495; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-8_all_reduce_minmax_u8.compute_35.ptx, line 16220; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-8_all_reduce_minmax_u8.compute_35.ptx, line 18345; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-8_all_reduce_minmax_u8.compute_35.ptx, line 21523; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-8_all_reduce_minmax_u8.compute_35.ptx, line 27185; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-8_all_reduce_minmax_u8.compute_35.ptx, line 37407; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-8_all_reduce_minmax_u8.compute_35.ptx, line 39535; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-8_all_reduce_minmax_u8.compute_35.ptx, line 41893; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-8_all_reduce_minmax_u8.compute_35.ptx, line 44252; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-8_all_reduce_minmax_u8.compute_35.ptx, line 46826; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-8_all_reduce_minmax_u8.compute_35.ptx, line 48827; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-8_all_reduce_minmax_u8.compute_35.ptx, line 50996; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-8_all_reduce_minmax_u8.compute_35.ptx, line 52221; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-8_all_reduce_minmax_u8.compute_35.ptx, line 62916; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-8_all_reduce_minmax_u8.compute_35.ptx, line 67976; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-8_all_reduce_minmax_u8.compute_35.ptx, line 71833; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-8_all_reduce_minmax_u8.compute_35.ptx, line 73342; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-8_all_reduce_premulsum_f16.compute_35.ptx, line 2283; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-8_all_reduce_premulsum_f16.compute_35.ptx, line 3597; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-8_all_reduce_premulsum_f16.compute_35.ptx, line 6424; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-8_all_reduce_premulsum_f16.compute_35.ptx, line 7811; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-8_all_reduce_premulsum_f16.compute_35.ptx, line 9758; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-8_all_reduce_premulsum_f16.compute_35.ptx, line 16901; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-8_all_reduce_premulsum_f16.compute_35.ptx, line 18853; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-8_all_reduce_premulsum_f16.compute_35.ptx, line 23874; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-8_all_reduce_premulsum_f16.compute_35.ptx, line 30784; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-8_all_reduce_premulsum_f16.compute_35.ptx, line 42887; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-8_all_reduce_premulsum_f16.compute_35.ptx, line 45443; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-8_all_reduce_premulsum_f16.compute_35.ptx, line 48234; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-8_all_reduce_premulsum_f16.compute_35.ptx, line 50950; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-8_all_reduce_premulsum_f16.compute_35.ptx, line 53894; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-8_all_reduce_premulsum_f16.compute_35.ptx, line 55537; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-8_all_reduce_premulsum_f16.compute_35.ptx, line 57340; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-8_all_reduce_premulsum_f16.compute_35.ptx, line 58420; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-8_all_reduce_premulsum_f16.compute_35.ptx, line 70726; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-8_all_reduce_premulsum_f16.compute_35.ptx, line 76583; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-8_all_reduce_premulsum_f16.compute_35.ptx, line 82116; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-8_all_reduce_premulsum_f16.compute_35.ptx, line 83494; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-9_all_reduce_premulsum_bf16.compute_61.ptx, line 3080; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-9_all_reduce_premulsum_bf16.compute_61.ptx, line 4394; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-9_all_reduce_premulsum_bf16.compute_61.ptx, line 8817; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-9_all_reduce_premulsum_bf16.compute_61.ptx, line 10204; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-9_all_reduce_premulsum_bf16.compute_61.ptx, line 12151; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-9_all_reduce_premulsum_bf16.compute_61.ptx, line 20889; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-9_all_reduce_premulsum_bf16.compute_61.ptx, line 22840; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-9_all_reduce_premulsum_bf16.compute_61.ptx, line 31851; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-9_all_reduce_premulsum_bf16.compute_61.ptx, line 42750; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-9_all_reduce_premulsum_bf16.compute_61.ptx, line 58927; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-9_all_reduce_premulsum_bf16.compute_61.ptx, line 63079; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-9_all_reduce_premulsum_bf16.compute_61.ptx, line 67466; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-9_all_reduce_premulsum_bf16.compute_61.ptx, line 71785; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-9_all_reduce_premulsum_bf16.compute_61.ptx, line 76325; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-9_all_reduce_premulsum_bf16.compute_61.ptx, line 77968; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-9_all_reduce_premulsum_bf16.compute_61.ptx, line 79771; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-9_all_reduce_premulsum_bf16.compute_61.ptx, line 80851; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-9_all_reduce_premulsum_bf16.compute_61.ptx, line 96161; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-9_all_reduce_premulsum_bf16.compute_61.ptx, line 105201; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-9_all_reduce_premulsum_bf16.compute_61.ptx, line 114485; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-9_all_reduce_premulsum_bf16.compute_61.ptx, line 115863; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-7_all_reduce_minmax_u8.compute_70.ptx, line 1821; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-7_all_reduce_minmax_u8.compute_70.ptx, line 3274; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-7_all_reduce_minmax_u8.compute_70.ptx, line 5674; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-7_all_reduce_minmax_u8.compute_70.ptx, line 7198; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-7_all_reduce_minmax_u8.compute_70.ptx, line 9494; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-7_all_reduce_minmax_u8.compute_70.ptx, line 16218; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-7_all_reduce_minmax_u8.compute_70.ptx, line 18342; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-7_all_reduce_minmax_u8.compute_70.ptx, line 21520; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-7_all_reduce_minmax_u8.compute_70.ptx, line 27181; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-7_all_reduce_minmax_u8.compute_70.ptx, line 36737; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-7_all_reduce_minmax_u8.compute_70.ptx, line 39103; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-7_all_reduce_minmax_u8.compute_70.ptx, line 41691; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-7_all_reduce_minmax_u8.compute_70.ptx, line 43882; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-7_all_reduce_minmax_u8.compute_70.ptx, line 54578; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-7_all_reduce_minmax_u8.compute_70.ptx, line 59637; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-7_all_reduce_minmax_u8.compute_70.ptx, line 63493; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-7_all_reduce_minmax_u8.compute_70.ptx, line 65002; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-6_all_reduce_minmax_u8.compute_80.ptx, line 2141; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-6_all_reduce_minmax_u8.compute_80.ptx, line 3914; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-6_all_reduce_minmax_u8.compute_80.ptx, line 7394; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-6_all_reduce_minmax_u8.compute_80.ptx, line 9238; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-6_all_reduce_minmax_u8.compute_80.ptx, line 12318; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-6_all_reduce_minmax_u8.compute_80.ptx, line 20787; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-6_all_reduce_minmax_u8.compute_80.ptx, line 23200; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-6_all_reduce_minmax_u8.compute_80.ptx, line 28209; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-6_all_reduce_minmax_u8.compute_80.ptx, line 36334; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-6_all_reduce_minmax_u8.compute_80.ptx, line 47128; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-6_all_reduce_minmax_u8.compute_80.ptx, line 50574; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-6_all_reduce_minmax_u8.compute_80.ptx, line 54386; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-6_all_reduce_minmax_u8.compute_80.ptx, line 57361; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-6_all_reduce_minmax_u8.compute_80.ptx, line 68377; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-6_all_reduce_minmax_u8.compute_80.ptx, line 75867; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-6_all_reduce_minmax_u8.compute_80.ptx, line 81576; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001aed_00000000-6_all_reduce_minmax_u8.compute_80.ptx, line 83384; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_premulsum_f32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-7_all_reduce_premulsum_f16.compute_70.ptx, line 1862; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-7_all_reduce_premulsum_f16.compute_70.ptx, line 3176; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-7_all_reduce_premulsum_f16.compute_70.ptx, line 5111; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-7_all_reduce_premulsum_f16.compute_70.ptx, line 6498; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-7_all_reduce_premulsum_f16.compute_70.ptx, line 8445; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-7_all_reduce_premulsum_f16.compute_70.ptx, line 14748; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-7_all_reduce_premulsum_f16.compute_70.ptx, line 16733; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-7_all_reduce_premulsum_f16.compute_70.ptx, line 19477; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-7_all_reduce_premulsum_f16.compute_70.ptx, line 24225; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-7_all_reduce_premulsum_f16.compute_70.ptx, line 33349; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-7_all_reduce_premulsum_f16.compute_70.ptx, line 35257; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-7_all_reduce_premulsum_f16.compute_70.ptx, line 37324; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-7_all_reduce_premulsum_f16.compute_70.ptx, line 39156; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-7_all_reduce_premulsum_f16.compute_70.ptx, line 48981; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-7_all_reduce_premulsum_f16.compute_70.ptx, line 53013; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-7_all_reduce_premulsum_f16.compute_70.ptx, line 56421; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-7_all_reduce_premulsum_f16.compute_70.ptx, line 57799; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-6_all_reduce_premulsum_f16.compute_80.ptx, line 2166; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-6_all_reduce_premulsum_f16.compute_80.ptx, line 3640; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-6_all_reduce_premulsum_f16.compute_80.ptx, line 6207; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-6_all_reduce_premulsum_f16.compute_80.ptx, line 7754; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-6_all_reduce_premulsum_f16.compute_80.ptx, line 10101; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-6_all_reduce_premulsum_f16.compute_80.ptx, line 17572; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-6_all_reduce_premulsum_f16.compute_80.ptx, line 19683; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-6_all_reduce_premulsum_f16.compute_80.ptx, line 23755; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-6_all_reduce_premulsum_f16.compute_80.ptx, line 30053; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-6_all_reduce_premulsum_f16.compute_80.ptx, line 39922; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-6_all_reduce_premulsum_f16.compute_80.ptx, line 42462; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-6_all_reduce_premulsum_f16.compute_80.ptx, line 45241; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-6_all_reduce_premulsum_f16.compute_80.ptx, line 47473; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-6_all_reduce_premulsum_f16.compute_80.ptx, line 57459; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-6_all_reduce_premulsum_f16.compute_80.ptx, line 62891; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-6_all_reduce_premulsum_f16.compute_80.ptx, line 67642; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b19_00000000-6_all_reduce_premulsum_f16.compute_80.ptx, line 69155; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_premulsum_f64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-8_all_reduce_premulsum_bf16.compute_35.ptx, line 3081; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-8_all_reduce_premulsum_bf16.compute_35.ptx, line 4395; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-8_all_reduce_premulsum_bf16.compute_35.ptx, line 8818; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-8_all_reduce_premulsum_bf16.compute_35.ptx, line 10205; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-8_all_reduce_premulsum_bf16.compute_35.ptx, line 12152; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-8_all_reduce_premulsum_bf16.compute_35.ptx, line 20891; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-8_all_reduce_premulsum_bf16.compute_35.ptx, line 22843; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-8_all_reduce_premulsum_bf16.compute_35.ptx, line 31854; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-8_all_reduce_premulsum_bf16.compute_35.ptx, line 42754; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-8_all_reduce_premulsum_bf16.compute_35.ptx, line 58936; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-8_all_reduce_premulsum_bf16.compute_35.ptx, line 63088; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-8_all_reduce_premulsum_bf16.compute_35.ptx, line 67475; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-8_all_reduce_premulsum_bf16.compute_35.ptx, line 71794; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-8_all_reduce_premulsum_bf16.compute_35.ptx, line 76334; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-8_all_reduce_premulsum_bf16.compute_35.ptx, line 77977; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-8_all_reduce_premulsum_bf16.compute_35.ptx, line 79780; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-8_all_reduce_premulsum_bf16.compute_35.ptx, line 80860; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-8_all_reduce_premulsum_bf16.compute_35.ptx, line 96178; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-8_all_reduce_premulsum_bf16.compute_35.ptx, line 105219; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-8_all_reduce_premulsum_bf16.compute_35.ptx, line 114504; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-8_all_reduce_premulsum_bf16.compute_35.ptx, line 115882; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-11_all_reduce_premulsum_f32.compute_50.ptx, line 1740; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-11_all_reduce_premulsum_f32.compute_50.ptx, line 2990; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-11_all_reduce_premulsum_f32.compute_50.ptx, line 4511; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-11_all_reduce_premulsum_f32.compute_50.ptx, line 5834; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-11_all_reduce_premulsum_f32.compute_50.ptx, line 7621; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-11_all_reduce_premulsum_f32.compute_50.ptx, line 13455; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-11_all_reduce_premulsum_f32.compute_50.ptx, line 15376; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-11_all_reduce_premulsum_f32.compute_50.ptx, line 17126; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-11_all_reduce_premulsum_f32.compute_50.ptx, line 20875; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-11_all_reduce_premulsum_f32.compute_50.ptx, line 29377; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-11_all_reduce_premulsum_f32.compute_50.ptx, line 30627; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-11_all_reduce_premulsum_f32.compute_50.ptx, line 32112; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-11_all_reduce_premulsum_f32.compute_50.ptx, line 33490; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-11_all_reduce_premulsum_f32.compute_50.ptx, line 35096; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-11_all_reduce_premulsum_f32.compute_50.ptx, line 36579; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-11_all_reduce_premulsum_f32.compute_50.ptx, line 38222; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-11_all_reduce_premulsum_f32.compute_50.ptx, line 39238; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-11_all_reduce_premulsum_f32.compute_50.ptx, line 47704; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-11_all_reduce_premulsum_f32.compute_50.ptx, line 50906; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-11_all_reduce_premulsum_f32.compute_50.ptx, line 53355; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-11_all_reduce_premulsum_f32.compute_50.ptx, line 54669; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-11_all_reduce_premulsum_f64.compute_50.ptx, line 1642; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-11_all_reduce_premulsum_f64.compute_50.ptx, line 2860; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-11_all_reduce_premulsum_f64.compute_50.ptx, line 4243; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-11_all_reduce_premulsum_f64.compute_50.ptx, line 5534; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-11_all_reduce_premulsum_f64.compute_50.ptx, line 7241; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-11_all_reduce_premulsum_f64.compute_50.ptx, line 12767; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-11_all_reduce_premulsum_f64.compute_50.ptx, line 14656; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-11_all_reduce_premulsum_f64.compute_50.ptx, line 16113; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-11_all_reduce_premulsum_f64.compute_50.ptx, line 19536; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-11_all_reduce_premulsum_f64.compute_50.ptx, line 27317; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-11_all_reduce_premulsum_f64.compute_50.ptx, line 28429; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-11_all_reduce_premulsum_f64.compute_50.ptx, line 29776; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-11_all_reduce_premulsum_f64.compute_50.ptx, line 31000; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-11_all_reduce_premulsum_f64.compute_50.ptx, line 32452; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-11_all_reduce_premulsum_f64.compute_50.ptx, line 33855; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-11_all_reduce_premulsum_f64.compute_50.ptx, line 35418; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-11_all_reduce_premulsum_f64.compute_50.ptx, line 36402; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-11_all_reduce_premulsum_f64.compute_50.ptx, line 44303; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-11_all_reduce_premulsum_f64.compute_50.ptx, line 47163; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-11_all_reduce_premulsum_f64.compute_50.ptx, line 49310; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-11_all_reduce_premulsum_f64.compute_50.ptx, line 50589; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-7_all_reduce_premulsum_bf16.compute_70.ptx, line 3080; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-7_all_reduce_premulsum_bf16.compute_70.ptx, line 4394; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-7_all_reduce_premulsum_bf16.compute_70.ptx, line 8817; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-7_all_reduce_premulsum_bf16.compute_70.ptx, line 10204; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-7_all_reduce_premulsum_bf16.compute_70.ptx, line 12151; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-7_all_reduce_premulsum_bf16.compute_70.ptx, line 20889; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-7_all_reduce_premulsum_bf16.compute_70.ptx, line 22840; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-7_all_reduce_premulsum_bf16.compute_70.ptx, line 31851; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-7_all_reduce_premulsum_bf16.compute_70.ptx, line 42750; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-7_all_reduce_premulsum_bf16.compute_70.ptx, line 57022; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-7_all_reduce_premulsum_bf16.compute_70.ptx, line 61418; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-7_all_reduce_premulsum_bf16.compute_70.ptx, line 65973; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-7_all_reduce_premulsum_bf16.compute_70.ptx, line 67805; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-7_all_reduce_premulsum_bf16.compute_70.ptx, line 83125; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-7_all_reduce_premulsum_bf16.compute_70.ptx, line 92165; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-7_all_reduce_premulsum_bf16.compute_70.ptx, line 101449; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-7_all_reduce_premulsum_bf16.compute_70.ptx, line 102827; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-10_all_reduce_premulsum_f32.compute_60.ptx, line 1740; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-10_all_reduce_premulsum_f32.compute_60.ptx, line 2990; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-10_all_reduce_premulsum_f32.compute_60.ptx, line 4511; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-10_all_reduce_premulsum_f32.compute_60.ptx, line 5834; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-10_all_reduce_premulsum_f32.compute_60.ptx, line 7621; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-10_all_reduce_premulsum_f32.compute_60.ptx, line 13455; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-10_all_reduce_premulsum_f32.compute_60.ptx, line 15376; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-10_all_reduce_premulsum_f32.compute_60.ptx, line 17126; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-10_all_reduce_premulsum_f32.compute_60.ptx, line 20875; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-10_all_reduce_premulsum_f32.compute_60.ptx, line 29377; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-10_all_reduce_premulsum_f32.compute_60.ptx, line 30627; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-10_all_reduce_premulsum_f32.compute_60.ptx, line 32112; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-10_all_reduce_premulsum_f32.compute_60.ptx, line 33490; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-10_all_reduce_premulsum_f32.compute_60.ptx, line 35096; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-10_all_reduce_premulsum_f32.compute_60.ptx, line 36579; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-10_all_reduce_premulsum_f32.compute_60.ptx, line 38222; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-10_all_reduce_premulsum_f32.compute_60.ptx, line 39238; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-10_all_reduce_premulsum_f32.compute_60.ptx, line 47704; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-10_all_reduce_premulsum_f32.compute_60.ptx, line 50906; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-10_all_reduce_premulsum_f32.compute_60.ptx, line 53355; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-10_all_reduce_premulsum_f32.compute_60.ptx, line 54669; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-6_all_reduce_premulsum_bf16.compute_80.ptx, line 2304; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-6_all_reduce_premulsum_bf16.compute_80.ptx, line 3778; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-6_all_reduce_premulsum_bf16.compute_80.ptx, line 6693; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-6_all_reduce_premulsum_bf16.compute_80.ptx, line 8240; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-6_all_reduce_premulsum_bf16.compute_80.ptx, line 10587; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-6_all_reduce_premulsum_bf16.compute_80.ptx, line 18334; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-6_all_reduce_premulsum_bf16.compute_80.ptx, line 20445; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-6_all_reduce_premulsum_bf16.compute_80.ptx, line 25423; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-6_all_reduce_premulsum_bf16.compute_80.ptx, line 32555; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-6_all_reduce_premulsum_bf16.compute_80.ptx, line 42814; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-6_all_reduce_premulsum_bf16.compute_80.ptx, line 45702; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-6_all_reduce_premulsum_bf16.compute_80.ptx, line 48829; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-6_all_reduce_premulsum_bf16.compute_80.ptx, line 51061; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-6_all_reduce_premulsum_bf16.compute_80.ptx, line 61515; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-6_all_reduce_premulsum_bf16.compute_80.ptx, line 67643; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-6_all_reduce_premulsum_bf16.compute_80.ptx, line 73234; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b0f_00000000-6_all_reduce_premulsum_bf16.compute_80.ptx, line 74747; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_premulsum_u32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-10_all_reduce_premulsum_f64.compute_60.ptx, line 1642; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-10_all_reduce_premulsum_f64.compute_60.ptx, line 2860; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-10_all_reduce_premulsum_f64.compute_60.ptx, line 4243; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-10_all_reduce_premulsum_f64.compute_60.ptx, line 5534; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-10_all_reduce_premulsum_f64.compute_60.ptx, line 7241; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-10_all_reduce_premulsum_f64.compute_60.ptx, line 12767; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-10_all_reduce_premulsum_f64.compute_60.ptx, line 14656; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-10_all_reduce_premulsum_f64.compute_60.ptx, line 16113; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-10_all_reduce_premulsum_f64.compute_60.ptx, line 19536; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-10_all_reduce_premulsum_f64.compute_60.ptx, line 27317; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-10_all_reduce_premulsum_f64.compute_60.ptx, line 28429; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-10_all_reduce_premulsum_f64.compute_60.ptx, line 29776; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-10_all_reduce_premulsum_f64.compute_60.ptx, line 31000; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-10_all_reduce_premulsum_f64.compute_60.ptx, line 32452; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-10_all_reduce_premulsum_f64.compute_60.ptx, line 33855; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-10_all_reduce_premulsum_f64.compute_60.ptx, line 35418; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-10_all_reduce_premulsum_f64.compute_60.ptx, line 36402; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-10_all_reduce_premulsum_f64.compute_60.ptx, line 44303; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-10_all_reduce_premulsum_f64.compute_60.ptx, line 47163; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-10_all_reduce_premulsum_f64.compute_60.ptx, line 49310; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-10_all_reduce_premulsum_f64.compute_60.ptx, line 50589; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-9_all_reduce_premulsum_f32.compute_61.ptx, line 1740; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-9_all_reduce_premulsum_f32.compute_61.ptx, line 2990; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-9_all_reduce_premulsum_f32.compute_61.ptx, line 4511; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-9_all_reduce_premulsum_f32.compute_61.ptx, line 5834; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-9_all_reduce_premulsum_f32.compute_61.ptx, line 7621; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-9_all_reduce_premulsum_f32.compute_61.ptx, line 13455; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-9_all_reduce_premulsum_f32.compute_61.ptx, line 15376; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-9_all_reduce_premulsum_f32.compute_61.ptx, line 17126; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-9_all_reduce_premulsum_f32.compute_61.ptx, line 20875; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-9_all_reduce_premulsum_f32.compute_61.ptx, line 29377; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-9_all_reduce_premulsum_f32.compute_61.ptx, line 30627; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-9_all_reduce_premulsum_f32.compute_61.ptx, line 32112; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-9_all_reduce_premulsum_f32.compute_61.ptx, line 33490; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-9_all_reduce_premulsum_f32.compute_61.ptx, line 35096; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-9_all_reduce_premulsum_f32.compute_61.ptx, line 36579; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-9_all_reduce_premulsum_f32.compute_61.ptx, line 38222; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-9_all_reduce_premulsum_f32.compute_61.ptx, line 39238; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-9_all_reduce_premulsum_f32.compute_61.ptx, line 47704; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-9_all_reduce_premulsum_f32.compute_61.ptx, line 50906; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-9_all_reduce_premulsum_f32.compute_61.ptx, line 53355; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-9_all_reduce_premulsum_f32.compute_61.ptx, line 54669; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-9_all_reduce_premulsum_f64.compute_61.ptx, line 1642; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-9_all_reduce_premulsum_f64.compute_61.ptx, line 2860; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-9_all_reduce_premulsum_f64.compute_61.ptx, line 4243; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-9_all_reduce_premulsum_f64.compute_61.ptx, line 5534; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-9_all_reduce_premulsum_f64.compute_61.ptx, line 7241; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-9_all_reduce_premulsum_f64.compute_61.ptx, line 12767; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-9_all_reduce_premulsum_f64.compute_61.ptx, line 14656; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-9_all_reduce_premulsum_f64.compute_61.ptx, line 16113; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-9_all_reduce_premulsum_f64.compute_61.ptx, line 19536; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-9_all_reduce_premulsum_f64.compute_61.ptx, line 27317; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-9_all_reduce_premulsum_f64.compute_61.ptx, line 28429; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-9_all_reduce_premulsum_f64.compute_61.ptx, line 29776; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-9_all_reduce_premulsum_f64.compute_61.ptx, line 31000; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-9_all_reduce_premulsum_f64.compute_61.ptx, line 32452; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-9_all_reduce_premulsum_f64.compute_61.ptx, line 33855; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-9_all_reduce_premulsum_f64.compute_61.ptx, line 35418; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-9_all_reduce_premulsum_f64.compute_61.ptx, line 36402; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-9_all_reduce_premulsum_f64.compute_61.ptx, line 44303; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-9_all_reduce_premulsum_f64.compute_61.ptx, line 47163; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-9_all_reduce_premulsum_f64.compute_61.ptx, line 49310; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-9_all_reduce_premulsum_f64.compute_61.ptx, line 50589; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-8_all_reduce_premulsum_f32.compute_35.ptx, line 1741; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-8_all_reduce_premulsum_f32.compute_35.ptx, line 2991; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-8_all_reduce_premulsum_f32.compute_35.ptx, line 4512; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-8_all_reduce_premulsum_f32.compute_35.ptx, line 5835; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-8_all_reduce_premulsum_f32.compute_35.ptx, line 7622; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-8_all_reduce_premulsum_f32.compute_35.ptx, line 13457; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-8_all_reduce_premulsum_f32.compute_35.ptx, line 15379; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-8_all_reduce_premulsum_f32.compute_35.ptx, line 17129; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-8_all_reduce_premulsum_f32.compute_35.ptx, line 20879; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-8_all_reduce_premulsum_f32.compute_35.ptx, line 29386; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-8_all_reduce_premulsum_f32.compute_35.ptx, line 30636; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-8_all_reduce_premulsum_f32.compute_35.ptx, line 32121; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-8_all_reduce_premulsum_f32.compute_35.ptx, line 33499; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-8_all_reduce_premulsum_f32.compute_35.ptx, line 35105; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-8_all_reduce_premulsum_f32.compute_35.ptx, line 36588; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-8_all_reduce_premulsum_f32.compute_35.ptx, line 38231; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-8_all_reduce_premulsum_f32.compute_35.ptx, line 39247; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-8_all_reduce_premulsum_f32.compute_35.ptx, line 47721; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-8_all_reduce_premulsum_f32.compute_35.ptx, line 50924; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-8_all_reduce_premulsum_f32.compute_35.ptx, line 53374; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-8_all_reduce_premulsum_f32.compute_35.ptx, line 54688; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-11_all_reduce_premulsum_u32.compute_50.ptx, line 1677; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-11_all_reduce_premulsum_u32.compute_50.ptx, line 2927; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-11_all_reduce_premulsum_u32.compute_50.ptx, line 4357; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-11_all_reduce_premulsum_u32.compute_50.ptx, line 5680; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-11_all_reduce_premulsum_u32.compute_50.ptx, line 7467; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-11_all_reduce_premulsum_u32.compute_50.ptx, line 13176; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-11_all_reduce_premulsum_u32.compute_50.ptx, line 15097; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-11_all_reduce_premulsum_u32.compute_50.ptx, line 16645; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-11_all_reduce_premulsum_u32.compute_50.ptx, line 20208; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-11_all_reduce_premulsum_u32.compute_50.ptx, line 28406; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-11_all_reduce_premulsum_u32.compute_50.ptx, line 29565; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-11_all_reduce_premulsum_u32.compute_50.ptx, line 30959; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-11_all_reduce_premulsum_u32.compute_50.ptx, line 32246; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-11_all_reduce_premulsum_u32.compute_50.ptx, line 33761; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-11_all_reduce_premulsum_u32.compute_50.ptx, line 35244; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-11_all_reduce_premulsum_u32.compute_50.ptx, line 36887; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-11_all_reduce_premulsum_u32.compute_50.ptx, line 37903; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-11_all_reduce_premulsum_u32.compute_50.ptx, line 46089; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-11_all_reduce_premulsum_u32.compute_50.ptx, line 49089; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-11_all_reduce_premulsum_u32.compute_50.ptx, line 51311; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-11_all_reduce_premulsum_u32.compute_50.ptx, line 52625; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-8_all_reduce_premulsum_f64.compute_35.ptx, line 1643; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-8_all_reduce_premulsum_f64.compute_35.ptx, line 2861; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-8_all_reduce_premulsum_f64.compute_35.ptx, line 4244; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-8_all_reduce_premulsum_f64.compute_35.ptx, line 5535; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-8_all_reduce_premulsum_f64.compute_35.ptx, line 7242; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-8_all_reduce_premulsum_f64.compute_35.ptx, line 12769; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-8_all_reduce_premulsum_f64.compute_35.ptx, line 14659; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-8_all_reduce_premulsum_f64.compute_35.ptx, line 16116; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-8_all_reduce_premulsum_f64.compute_35.ptx, line 19540; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-8_all_reduce_premulsum_f64.compute_35.ptx, line 27322; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-8_all_reduce_premulsum_f64.compute_35.ptx, line 28434; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-8_all_reduce_premulsum_f64.compute_35.ptx, line 29781; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-8_all_reduce_premulsum_f64.compute_35.ptx, line 31005; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-8_all_reduce_premulsum_f64.compute_35.ptx, line 32457; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-8_all_reduce_premulsum_f64.compute_35.ptx, line 33860; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-8_all_reduce_premulsum_f64.compute_35.ptx, line 35423; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-8_all_reduce_premulsum_f64.compute_35.ptx, line 36407; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-8_all_reduce_premulsum_f64.compute_35.ptx, line 44316; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-8_all_reduce_premulsum_f64.compute_35.ptx, line 47177; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-8_all_reduce_premulsum_f64.compute_35.ptx, line 49325; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-8_all_reduce_premulsum_f64.compute_35.ptx, line 50604; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-7_all_reduce_premulsum_f32.compute_70.ptx, line 1740; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-7_all_reduce_premulsum_f32.compute_70.ptx, line 2990; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-7_all_reduce_premulsum_f32.compute_70.ptx, line 4511; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-7_all_reduce_premulsum_f32.compute_70.ptx, line 5834; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-7_all_reduce_premulsum_f32.compute_70.ptx, line 7621; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-7_all_reduce_premulsum_f32.compute_70.ptx, line 13455; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-7_all_reduce_premulsum_f32.compute_70.ptx, line 15376; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-7_all_reduce_premulsum_f32.compute_70.ptx, line 17126; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-7_all_reduce_premulsum_f32.compute_70.ptx, line 20875; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-7_all_reduce_premulsum_f32.compute_70.ptx, line 28812; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-7_all_reduce_premulsum_f32.compute_70.ptx, line 30306; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-7_all_reduce_premulsum_f32.compute_70.ptx, line 31927; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-7_all_reduce_premulsum_f32.compute_70.ptx, line 33599; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-7_all_reduce_premulsum_f32.compute_70.ptx, line 42075; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-7_all_reduce_premulsum_f32.compute_70.ptx, line 45277; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-7_all_reduce_premulsum_f32.compute_70.ptx, line 47726; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-7_all_reduce_premulsum_f32.compute_70.ptx, line 49040; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-10_all_reduce_premulsum_u32.compute_60.ptx, line 1677; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-10_all_reduce_premulsum_u32.compute_60.ptx, line 2927; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-10_all_reduce_premulsum_u32.compute_60.ptx, line 4357; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-10_all_reduce_premulsum_u32.compute_60.ptx, line 5680; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-10_all_reduce_premulsum_u32.compute_60.ptx, line 7467; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-10_all_reduce_premulsum_u32.compute_60.ptx, line 13176; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-10_all_reduce_premulsum_u32.compute_60.ptx, line 15097; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-10_all_reduce_premulsum_u32.compute_60.ptx, line 16645; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-10_all_reduce_premulsum_u32.compute_60.ptx, line 20208; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-10_all_reduce_premulsum_u32.compute_60.ptx, line 28406; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-10_all_reduce_premulsum_u32.compute_60.ptx, line 29565; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-10_all_reduce_premulsum_u32.compute_60.ptx, line 30959; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-10_all_reduce_premulsum_u32.compute_60.ptx, line 32246; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-10_all_reduce_premulsum_u32.compute_60.ptx, line 33761; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-10_all_reduce_premulsum_u32.compute_60.ptx, line 35244; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-10_all_reduce_premulsum_u32.compute_60.ptx, line 36887; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-10_all_reduce_premulsum_u32.compute_60.ptx, line 37903; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-10_all_reduce_premulsum_u32.compute_60.ptx, line 46089; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-10_all_reduce_premulsum_u32.compute_60.ptx, line 49089; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-10_all_reduce_premulsum_u32.compute_60.ptx, line 51311; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-10_all_reduce_premulsum_u32.compute_60.ptx, line 52625; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-6_all_reduce_premulsum_f32.compute_80.ptx, line 1924; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-6_all_reduce_premulsum_f32.compute_80.ptx, line 3270; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-6_all_reduce_premulsum_f32.compute_80.ptx, line 5055; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-6_all_reduce_premulsum_f32.compute_80.ptx, line 6474; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-6_all_reduce_premulsum_f32.compute_80.ptx, line 8501; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-6_all_reduce_premulsum_f32.compute_80.ptx, line 15039; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-6_all_reduce_premulsum_f32.compute_80.ptx, line 17022; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-6_all_reduce_premulsum_f32.compute_80.ptx, line 19243; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-6_all_reduce_premulsum_f32.compute_80.ptx, line 23628; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-6_all_reduce_premulsum_f32.compute_80.ptx, line 31991; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-6_all_reduce_premulsum_f32.compute_80.ptx, line 33749; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-6_all_reduce_premulsum_f32.compute_80.ptx, line 35682; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-6_all_reduce_premulsum_f32.compute_80.ptx, line 37594; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-6_all_reduce_premulsum_f32.compute_80.ptx, line 46166; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-6_all_reduce_premulsum_f32.compute_80.ptx, line 50039; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-6_all_reduce_premulsum_f32.compute_80.ptx, line 52975; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b7d_00000000-6_all_reduce_premulsum_f32.compute_80.ptx, line 54385; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_premulsum_u64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-7_all_reduce_premulsum_f64.compute_70.ptx, line 1642; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-7_all_reduce_premulsum_f64.compute_70.ptx, line 2860; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-7_all_reduce_premulsum_f64.compute_70.ptx, line 4243; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-7_all_reduce_premulsum_f64.compute_70.ptx, line 5534; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-7_all_reduce_premulsum_f64.compute_70.ptx, line 7241; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-7_all_reduce_premulsum_f64.compute_70.ptx, line 12767; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-7_all_reduce_premulsum_f64.compute_70.ptx, line 14656; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-7_all_reduce_premulsum_f64.compute_70.ptx, line 16113; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-7_all_reduce_premulsum_f64.compute_70.ptx, line 19536; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-7_all_reduce_premulsum_f64.compute_70.ptx, line 26850; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-7_all_reduce_premulsum_f64.compute_70.ptx, line 28206; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-7_all_reduce_premulsum_f64.compute_70.ptx, line 29673; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-7_all_reduce_premulsum_f64.compute_70.ptx, line 31265; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-7_all_reduce_premulsum_f64.compute_70.ptx, line 39176; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-7_all_reduce_premulsum_f64.compute_70.ptx, line 42036; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-7_all_reduce_premulsum_f64.compute_70.ptx, line 44183; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-7_all_reduce_premulsum_f64.compute_70.ptx, line 45462; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-6_all_reduce_premulsum_f64.compute_80.ptx, line 1742; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-6_all_reduce_premulsum_f64.compute_80.ptx, line 3024; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-6_all_reduce_premulsum_f64.compute_80.ptx, line 4551; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-6_all_reduce_premulsum_f64.compute_80.ptx, line 5906; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-6_all_reduce_premulsum_f64.compute_80.ptx, line 7773; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-6_all_reduce_premulsum_f64.compute_80.ptx, line 13723; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-6_all_reduce_premulsum_f64.compute_80.ptx, line 15642; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-6_all_reduce_premulsum_f64.compute_80.ptx, line 17334; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-6_all_reduce_premulsum_f64.compute_80.ptx, line 21109; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-6_all_reduce_premulsum_f64.compute_80.ptx, line 28669; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-6_all_reduce_premulsum_f64.compute_80.ptx, line 30169; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-6_all_reduce_premulsum_f64.compute_80.ptx, line 31812; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-6_all_reduce_premulsum_f64.compute_80.ptx, line 33564; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-6_all_reduce_premulsum_f64.compute_80.ptx, line 41539; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-6_all_reduce_premulsum_f64.compute_80.ptx, line 44770; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-6_all_reduce_premulsum_f64.compute_80.ptx, line 47161; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001b93_00000000-6_all_reduce_premulsum_f64.compute_80.ptx, line 48504; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_premulsum_u8.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-9_all_reduce_premulsum_u32.compute_61.ptx, line 1677; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-9_all_reduce_premulsum_u32.compute_61.ptx, line 2927; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-9_all_reduce_premulsum_u32.compute_61.ptx, line 4357; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-9_all_reduce_premulsum_u32.compute_61.ptx, line 5680; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-9_all_reduce_premulsum_u32.compute_61.ptx, line 7467; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-9_all_reduce_premulsum_u32.compute_61.ptx, line 13176; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-9_all_reduce_premulsum_u32.compute_61.ptx, line 15097; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-9_all_reduce_premulsum_u32.compute_61.ptx, line 16645; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-9_all_reduce_premulsum_u32.compute_61.ptx, line 20208; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-9_all_reduce_premulsum_u32.compute_61.ptx, line 28406; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-9_all_reduce_premulsum_u32.compute_61.ptx, line 29565; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-9_all_reduce_premulsum_u32.compute_61.ptx, line 30959; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-9_all_reduce_premulsum_u32.compute_61.ptx, line 32246; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-9_all_reduce_premulsum_u32.compute_61.ptx, line 33761; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-9_all_reduce_premulsum_u32.compute_61.ptx, line 35244; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-9_all_reduce_premulsum_u32.compute_61.ptx, line 36887; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-9_all_reduce_premulsum_u32.compute_61.ptx, line 37903; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-9_all_reduce_premulsum_u32.compute_61.ptx, line 46089; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-9_all_reduce_premulsum_u32.compute_61.ptx, line 49089; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-9_all_reduce_premulsum_u32.compute_61.ptx, line 51311; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-9_all_reduce_premulsum_u32.compute_61.ptx, line 52625; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-11_all_reduce_premulsum_u64.compute_50.ptx, line 1611; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-11_all_reduce_premulsum_u64.compute_50.ptx, line 2829; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-11_all_reduce_premulsum_u64.compute_50.ptx, line 4182; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-11_all_reduce_premulsum_u64.compute_50.ptx, line 5473; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-11_all_reduce_premulsum_u64.compute_50.ptx, line 7180; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-11_all_reduce_premulsum_u64.compute_50.ptx, line 12645; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-11_all_reduce_premulsum_u64.compute_50.ptx, line 14534; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-11_all_reduce_premulsum_u64.compute_50.ptx, line 15911; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-11_all_reduce_premulsum_u64.compute_50.ptx, line 19274; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-11_all_reduce_premulsum_u64.compute_50.ptx, line 26911; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-11_all_reduce_premulsum_u64.compute_50.ptx, line 27993; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-11_all_reduce_premulsum_u64.compute_50.ptx, line 29310; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-11_all_reduce_premulsum_u64.compute_50.ptx, line 30504; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-11_all_reduce_premulsum_u64.compute_50.ptx, line 31926; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-11_all_reduce_premulsum_u64.compute_50.ptx, line 33329; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-11_all_reduce_premulsum_u64.compute_50.ptx, line 34892; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-11_all_reduce_premulsum_u64.compute_50.ptx, line 35876; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-11_all_reduce_premulsum_u64.compute_50.ptx, line 43662; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-11_all_reduce_premulsum_u64.compute_50.ptx, line 46447; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-11_all_reduce_premulsum_u64.compute_50.ptx, line 48505; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-11_all_reduce_premulsum_u64.compute_50.ptx, line 49784; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-8_all_reduce_premulsum_u32.compute_35.ptx, line 1678; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-8_all_reduce_premulsum_u32.compute_35.ptx, line 2928; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-8_all_reduce_premulsum_u32.compute_35.ptx, line 4358; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-8_all_reduce_premulsum_u32.compute_35.ptx, line 5681; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-8_all_reduce_premulsum_u32.compute_35.ptx, line 7468; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-8_all_reduce_premulsum_u32.compute_35.ptx, line 13178; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-8_all_reduce_premulsum_u32.compute_35.ptx, line 15100; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-8_all_reduce_premulsum_u32.compute_35.ptx, line 16648; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-8_all_reduce_premulsum_u32.compute_35.ptx, line 20212; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-8_all_reduce_premulsum_u32.compute_35.ptx, line 28415; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-8_all_reduce_premulsum_u32.compute_35.ptx, line 29574; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-8_all_reduce_premulsum_u32.compute_35.ptx, line 30968; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-8_all_reduce_premulsum_u32.compute_35.ptx, line 32255; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-8_all_reduce_premulsum_u32.compute_35.ptx, line 33770; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-8_all_reduce_premulsum_u32.compute_35.ptx, line 35253; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-8_all_reduce_premulsum_u32.compute_35.ptx, line 36896; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-8_all_reduce_premulsum_u32.compute_35.ptx, line 37912; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-8_all_reduce_premulsum_u32.compute_35.ptx, line 46106; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-8_all_reduce_premulsum_u32.compute_35.ptx, line 49107; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-8_all_reduce_premulsum_u32.compute_35.ptx, line 51330; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-8_all_reduce_premulsum_u32.compute_35.ptx, line 52644; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-10_all_reduce_premulsum_u64.compute_60.ptx, line 1611; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-10_all_reduce_premulsum_u64.compute_60.ptx, line 2829; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-10_all_reduce_premulsum_u64.compute_60.ptx, line 4182; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-10_all_reduce_premulsum_u64.compute_60.ptx, line 5473; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-10_all_reduce_premulsum_u64.compute_60.ptx, line 7180; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-10_all_reduce_premulsum_u64.compute_60.ptx, line 12645; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-10_all_reduce_premulsum_u64.compute_60.ptx, line 14534; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-10_all_reduce_premulsum_u64.compute_60.ptx, line 15911; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-10_all_reduce_premulsum_u64.compute_60.ptx, line 19274; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-10_all_reduce_premulsum_u64.compute_60.ptx, line 26911; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-10_all_reduce_premulsum_u64.compute_60.ptx, line 27993; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-10_all_reduce_premulsum_u64.compute_60.ptx, line 29310; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-10_all_reduce_premulsum_u64.compute_60.ptx, line 30504; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-10_all_reduce_premulsum_u64.compute_60.ptx, line 31926; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-10_all_reduce_premulsum_u64.compute_60.ptx, line 33329; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-10_all_reduce_premulsum_u64.compute_60.ptx, line 34892; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-10_all_reduce_premulsum_u64.compute_60.ptx, line 35876; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-10_all_reduce_premulsum_u64.compute_60.ptx, line 43662; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-10_all_reduce_premulsum_u64.compute_60.ptx, line 46447; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-10_all_reduce_premulsum_u64.compute_60.ptx, line 48505; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-10_all_reduce_premulsum_u64.compute_60.ptx, line 49784; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-7_all_reduce_premulsum_u32.compute_70.ptx, line 1677; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-7_all_reduce_premulsum_u32.compute_70.ptx, line 2927; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-7_all_reduce_premulsum_u32.compute_70.ptx, line 4357; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-7_all_reduce_premulsum_u32.compute_70.ptx, line 5680; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-7_all_reduce_premulsum_u32.compute_70.ptx, line 7467; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-7_all_reduce_premulsum_u32.compute_70.ptx, line 13176; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-7_all_reduce_premulsum_u32.compute_70.ptx, line 15097; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-7_all_reduce_premulsum_u32.compute_70.ptx, line 16645; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-7_all_reduce_premulsum_u32.compute_70.ptx, line 20208; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-7_all_reduce_premulsum_u32.compute_70.ptx, line 27903; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-7_all_reduce_premulsum_u32.compute_70.ptx, line 29306; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-7_all_reduce_premulsum_u32.compute_70.ptx, line 30836; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-7_all_reduce_premulsum_u32.compute_70.ptx, line 32508; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-7_all_reduce_premulsum_u32.compute_70.ptx, line 40704; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-7_all_reduce_premulsum_u32.compute_70.ptx, line 43704; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-7_all_reduce_premulsum_u32.compute_70.ptx, line 45926; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-7_all_reduce_premulsum_u32.compute_70.ptx, line 47240; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-11_all_reduce_premulsum_u8.compute_50.ptx, line 2198; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-11_all_reduce_premulsum_u8.compute_50.ptx, line 3651; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-11_all_reduce_premulsum_u8.compute_50.ptx, line 5852; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-11_all_reduce_premulsum_u8.compute_50.ptx, line 7376; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-11_all_reduce_premulsum_u8.compute_50.ptx, line 9672; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-11_all_reduce_premulsum_u8.compute_50.ptx, line 17154; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-11_all_reduce_premulsum_u8.compute_50.ptx, line 19247; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-11_all_reduce_premulsum_u8.compute_50.ptx, line 22490; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-11_all_reduce_premulsum_u8.compute_50.ptx, line 27993; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-11_all_reduce_premulsum_u8.compute_50.ptx, line 39622; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-11_all_reduce_premulsum_u8.compute_50.ptx, line 41551; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-11_all_reduce_premulsum_u8.compute_50.ptx, line 43710; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-11_all_reduce_premulsum_u8.compute_50.ptx, line 45862; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-11_all_reduce_premulsum_u8.compute_50.ptx, line 48237; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-11_all_reduce_premulsum_u8.compute_50.ptx, line 50238; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-11_all_reduce_premulsum_u8.compute_50.ptx, line 52407; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-11_all_reduce_premulsum_u8.compute_50.ptx, line 53632; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-11_all_reduce_premulsum_u8.compute_50.ptx, line 64481; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-11_all_reduce_premulsum_u8.compute_50.ptx, line 69516; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-11_all_reduce_premulsum_u8.compute_50.ptx, line 73554; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-11_all_reduce_premulsum_u8.compute_50.ptx, line 75047; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-6_all_reduce_premulsum_u32.compute_80.ptx, line 1813; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-6_all_reduce_premulsum_u32.compute_80.ptx, line 3159; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-6_all_reduce_premulsum_u32.compute_80.ptx, line 4781; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-6_all_reduce_premulsum_u32.compute_80.ptx, line 6200; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-6_all_reduce_premulsum_u32.compute_80.ptx, line 8227; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-6_all_reduce_premulsum_u32.compute_80.ptx, line 14544; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-6_all_reduce_premulsum_u32.compute_80.ptx, line 16527; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-6_all_reduce_premulsum_u32.compute_80.ptx, line 18386; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-6_all_reduce_premulsum_u32.compute_80.ptx, line 22441; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-6_all_reduce_premulsum_u32.compute_80.ptx, line 30514; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-6_all_reduce_premulsum_u32.compute_80.ptx, line 32109; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-6_all_reduce_premulsum_u32.compute_80.ptx, line 33879; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-6_all_reduce_premulsum_u32.compute_80.ptx, line 35791; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-6_all_reduce_premulsum_u32.compute_80.ptx, line 44083; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-6_all_reduce_premulsum_u32.compute_80.ptx, line 47594; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-6_all_reduce_premulsum_u32.compute_80.ptx, line 50119; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001bc9_00000000-6_all_reduce_premulsum_u32.compute_80.ptx, line 51529; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_prod_bf16.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-9_all_reduce_premulsum_u64.compute_61.ptx, line 1611; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-9_all_reduce_premulsum_u64.compute_61.ptx, line 2829; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-9_all_reduce_premulsum_u64.compute_61.ptx, line 4182; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-9_all_reduce_premulsum_u64.compute_61.ptx, line 5473; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-9_all_reduce_premulsum_u64.compute_61.ptx, line 7180; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-9_all_reduce_premulsum_u64.compute_61.ptx, line 12645; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-9_all_reduce_premulsum_u64.compute_61.ptx, line 14534; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-9_all_reduce_premulsum_u64.compute_61.ptx, line 15911; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-9_all_reduce_premulsum_u64.compute_61.ptx, line 19274; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-9_all_reduce_premulsum_u64.compute_61.ptx, line 26911; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-9_all_reduce_premulsum_u64.compute_61.ptx, line 27993; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-9_all_reduce_premulsum_u64.compute_61.ptx, line 29310; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-9_all_reduce_premulsum_u64.compute_61.ptx, line 30504; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-9_all_reduce_premulsum_u64.compute_61.ptx, line 31926; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-9_all_reduce_premulsum_u64.compute_61.ptx, line 33329; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-9_all_reduce_premulsum_u64.compute_61.ptx, line 34892; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-9_all_reduce_premulsum_u64.compute_61.ptx, line 35876; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-9_all_reduce_premulsum_u64.compute_61.ptx, line 43662; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-9_all_reduce_premulsum_u64.compute_61.ptx, line 46447; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-9_all_reduce_premulsum_u64.compute_61.ptx, line 48505; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-9_all_reduce_premulsum_u64.compute_61.ptx, line 49784; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-10_all_reduce_premulsum_u8.compute_60.ptx, line 2198; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-10_all_reduce_premulsum_u8.compute_60.ptx, line 3651; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-10_all_reduce_premulsum_u8.compute_60.ptx, line 5852; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-10_all_reduce_premulsum_u8.compute_60.ptx, line 7376; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-10_all_reduce_premulsum_u8.compute_60.ptx, line 9672; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-10_all_reduce_premulsum_u8.compute_60.ptx, line 17154; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-10_all_reduce_premulsum_u8.compute_60.ptx, line 19247; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-10_all_reduce_premulsum_u8.compute_60.ptx, line 22490; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-10_all_reduce_premulsum_u8.compute_60.ptx, line 27993; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-10_all_reduce_premulsum_u8.compute_60.ptx, line 39622; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-10_all_reduce_premulsum_u8.compute_60.ptx, line 41551; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-10_all_reduce_premulsum_u8.compute_60.ptx, line 43710; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-10_all_reduce_premulsum_u8.compute_60.ptx, line 45862; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-10_all_reduce_premulsum_u8.compute_60.ptx, line 48237; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-10_all_reduce_premulsum_u8.compute_60.ptx, line 50238; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-10_all_reduce_premulsum_u8.compute_60.ptx, line 52407; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-10_all_reduce_premulsum_u8.compute_60.ptx, line 53632; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-10_all_reduce_premulsum_u8.compute_60.ptx, line 64481; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-10_all_reduce_premulsum_u8.compute_60.ptx, line 69516; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-10_all_reduce_premulsum_u8.compute_60.ptx, line 73554; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-10_all_reduce_premulsum_u8.compute_60.ptx, line 75047; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-8_all_reduce_premulsum_u64.compute_35.ptx, line 1612; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-8_all_reduce_premulsum_u64.compute_35.ptx, line 2830; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-8_all_reduce_premulsum_u64.compute_35.ptx, line 4183; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-8_all_reduce_premulsum_u64.compute_35.ptx, line 5474; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-8_all_reduce_premulsum_u64.compute_35.ptx, line 7181; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-8_all_reduce_premulsum_u64.compute_35.ptx, line 12647; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-8_all_reduce_premulsum_u64.compute_35.ptx, line 14537; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-8_all_reduce_premulsum_u64.compute_35.ptx, line 15914; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-8_all_reduce_premulsum_u64.compute_35.ptx, line 19278; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-8_all_reduce_premulsum_u64.compute_35.ptx, line 26916; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-8_all_reduce_premulsum_u64.compute_35.ptx, line 27998; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-8_all_reduce_premulsum_u64.compute_35.ptx, line 29315; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-8_all_reduce_premulsum_u64.compute_35.ptx, line 30509; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-8_all_reduce_premulsum_u64.compute_35.ptx, line 31931; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-8_all_reduce_premulsum_u64.compute_35.ptx, line 33334; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-8_all_reduce_premulsum_u64.compute_35.ptx, line 34897; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-8_all_reduce_premulsum_u64.compute_35.ptx, line 35881; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-8_all_reduce_premulsum_u64.compute_35.ptx, line 43672; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-8_all_reduce_premulsum_u64.compute_35.ptx, line 46458; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-8_all_reduce_premulsum_u64.compute_35.ptx, line 48517; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-8_all_reduce_premulsum_u64.compute_35.ptx, line 49796; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-11_all_reduce_prod_bf16.compute_50.ptx, line 1689; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-11_all_reduce_prod_bf16.compute_50.ptx, line 3003; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-11_all_reduce_prod_bf16.compute_50.ptx, line 6095; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-11_all_reduce_prod_bf16.compute_50.ptx, line 7482; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-11_all_reduce_prod_bf16.compute_50.ptx, line 9429; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-11_all_reduce_prod_bf16.compute_50.ptx, line 15390; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-11_all_reduce_prod_bf16.compute_50.ptx, line 17375; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-11_all_reduce_prod_bf16.compute_50.ptx, line 22094; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-11_all_reduce_prod_bf16.compute_50.ptx, line 29025; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-11_all_reduce_prod_bf16.compute_50.ptx, line 39818; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-11_all_reduce_prod_bf16.compute_50.ptx, line 42639; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-11_all_reduce_prod_bf16.compute_50.ptx, line 45695; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-11_all_reduce_prod_bf16.compute_50.ptx, line 48676; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-11_all_reduce_prod_bf16.compute_50.ptx, line 51885; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-11_all_reduce_prod_bf16.compute_50.ptx, line 53528; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-11_all_reduce_prod_bf16.compute_50.ptx, line 55331; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-11_all_reduce_prod_bf16.compute_50.ptx, line 56411; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-11_all_reduce_prod_bf16.compute_50.ptx, line 69055; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-11_all_reduce_prod_bf16.compute_50.ptx, line 75382; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-11_all_reduce_prod_bf16.compute_50.ptx, line 80777; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-11_all_reduce_prod_bf16.compute_50.ptx, line 82152; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-7_all_reduce_premulsum_u64.compute_70.ptx, line 1611; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-7_all_reduce_premulsum_u64.compute_70.ptx, line 2829; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-7_all_reduce_premulsum_u64.compute_70.ptx, line 4182; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-7_all_reduce_premulsum_u64.compute_70.ptx, line 5473; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-7_all_reduce_premulsum_u64.compute_70.ptx, line 7180; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-7_all_reduce_premulsum_u64.compute_70.ptx, line 12645; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-7_all_reduce_premulsum_u64.compute_70.ptx, line 14534; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-7_all_reduce_premulsum_u64.compute_70.ptx, line 15911; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-7_all_reduce_premulsum_u64.compute_70.ptx, line 19274; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-7_all_reduce_premulsum_u64.compute_70.ptx, line 26474; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-7_all_reduce_premulsum_u64.compute_70.ptx, line 27800; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-7_all_reduce_premulsum_u64.compute_70.ptx, line 29237; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-7_all_reduce_premulsum_u64.compute_70.ptx, line 30829; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-7_all_reduce_premulsum_u64.compute_70.ptx, line 38625; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-7_all_reduce_premulsum_u64.compute_70.ptx, line 41410; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-7_all_reduce_premulsum_u64.compute_70.ptx, line 43468; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-7_all_reduce_premulsum_u64.compute_70.ptx, line 44747; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-9_all_reduce_premulsum_u8.compute_61.ptx, line 2198; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-9_all_reduce_premulsum_u8.compute_61.ptx, line 3651; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-9_all_reduce_premulsum_u8.compute_61.ptx, line 5852; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-9_all_reduce_premulsum_u8.compute_61.ptx, line 7376; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-9_all_reduce_premulsum_u8.compute_61.ptx, line 9672; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-9_all_reduce_premulsum_u8.compute_61.ptx, line 17154; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-9_all_reduce_premulsum_u8.compute_61.ptx, line 19247; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-9_all_reduce_premulsum_u8.compute_61.ptx, line 22490; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-9_all_reduce_premulsum_u8.compute_61.ptx, line 27993; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-9_all_reduce_premulsum_u8.compute_61.ptx, line 39622; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-9_all_reduce_premulsum_u8.compute_61.ptx, line 41551; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-9_all_reduce_premulsum_u8.compute_61.ptx, line 43710; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-9_all_reduce_premulsum_u8.compute_61.ptx, line 45862; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-9_all_reduce_premulsum_u8.compute_61.ptx, line 48237; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-9_all_reduce_premulsum_u8.compute_61.ptx, line 50238; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-9_all_reduce_premulsum_u8.compute_61.ptx, line 52407; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-9_all_reduce_premulsum_u8.compute_61.ptx, line 53632; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-9_all_reduce_premulsum_u8.compute_61.ptx, line 64481; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-9_all_reduce_premulsum_u8.compute_61.ptx, line 69516; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-9_all_reduce_premulsum_u8.compute_61.ptx, line 73554; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-9_all_reduce_premulsum_u8.compute_61.ptx, line 75047; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-6_all_reduce_premulsum_u64.compute_80.ptx, line 1687; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-6_all_reduce_premulsum_u64.compute_80.ptx, line 2969; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-6_all_reduce_premulsum_u64.compute_80.ptx, line 4442; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-6_all_reduce_premulsum_u64.compute_80.ptx, line 5797; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-6_all_reduce_premulsum_u64.compute_80.ptx, line 7664; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-6_all_reduce_premulsum_u64.compute_80.ptx, line 13505; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-6_all_reduce_premulsum_u64.compute_80.ptx, line 15424; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-6_all_reduce_premulsum_u64.compute_80.ptx, line 16976; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-6_all_reduce_premulsum_u64.compute_80.ptx, line 20643; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-6_all_reduce_premulsum_u64.compute_80.ptx, line 28065; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-6_all_reduce_premulsum_u64.compute_80.ptx, line 29511; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-6_all_reduce_premulsum_u64.compute_80.ptx, line 31100; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-6_all_reduce_premulsum_u64.compute_80.ptx, line 32852; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-6_all_reduce_premulsum_u64.compute_80.ptx, line 40712; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-6_all_reduce_premulsum_u64.compute_80.ptx, line 43808; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-6_all_reduce_premulsum_u64.compute_80.ptx, line 46042; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c0d_00000000-6_all_reduce_premulsum_u64.compute_80.ptx, line 47385; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_prod_f16.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-10_all_reduce_prod_bf16.compute_60.ptx, line 1689; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-10_all_reduce_prod_bf16.compute_60.ptx, line 3003; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-10_all_reduce_prod_bf16.compute_60.ptx, line 6095; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-10_all_reduce_prod_bf16.compute_60.ptx, line 7482; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-10_all_reduce_prod_bf16.compute_60.ptx, line 9429; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-10_all_reduce_prod_bf16.compute_60.ptx, line 15390; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-10_all_reduce_prod_bf16.compute_60.ptx, line 17375; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-10_all_reduce_prod_bf16.compute_60.ptx, line 22094; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-10_all_reduce_prod_bf16.compute_60.ptx, line 29025; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-10_all_reduce_prod_bf16.compute_60.ptx, line 39818; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-10_all_reduce_prod_bf16.compute_60.ptx, line 42639; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-10_all_reduce_prod_bf16.compute_60.ptx, line 45695; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-10_all_reduce_prod_bf16.compute_60.ptx, line 48676; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-10_all_reduce_prod_bf16.compute_60.ptx, line 51885; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-10_all_reduce_prod_bf16.compute_60.ptx, line 53528; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-10_all_reduce_prod_bf16.compute_60.ptx, line 55331; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-10_all_reduce_prod_bf16.compute_60.ptx, line 56411; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-10_all_reduce_prod_bf16.compute_60.ptx, line 69055; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-10_all_reduce_prod_bf16.compute_60.ptx, line 75382; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-10_all_reduce_prod_bf16.compute_60.ptx, line 80777; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-10_all_reduce_prod_bf16.compute_60.ptx, line 82152; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-8_all_reduce_premulsum_u8.compute_35.ptx, line 2199; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-8_all_reduce_premulsum_u8.compute_35.ptx, line 3652; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-8_all_reduce_premulsum_u8.compute_35.ptx, line 5853; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-8_all_reduce_premulsum_u8.compute_35.ptx, line 7377; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-8_all_reduce_premulsum_u8.compute_35.ptx, line 9673; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-8_all_reduce_premulsum_u8.compute_35.ptx, line 17156; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-8_all_reduce_premulsum_u8.compute_35.ptx, line 19250; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-8_all_reduce_premulsum_u8.compute_35.ptx, line 22493; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-8_all_reduce_premulsum_u8.compute_35.ptx, line 27997; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-8_all_reduce_premulsum_u8.compute_35.ptx, line 39631; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-8_all_reduce_premulsum_u8.compute_35.ptx, line 41560; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-8_all_reduce_premulsum_u8.compute_35.ptx, line 43719; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-8_all_reduce_premulsum_u8.compute_35.ptx, line 45871; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-8_all_reduce_premulsum_u8.compute_35.ptx, line 48246; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-8_all_reduce_premulsum_u8.compute_35.ptx, line 50247; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-8_all_reduce_premulsum_u8.compute_35.ptx, line 52416; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-8_all_reduce_premulsum_u8.compute_35.ptx, line 53641; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-8_all_reduce_premulsum_u8.compute_35.ptx, line 64498; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-8_all_reduce_premulsum_u8.compute_35.ptx, line 69534; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-8_all_reduce_premulsum_u8.compute_35.ptx, line 73573; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-8_all_reduce_premulsum_u8.compute_35.ptx, line 75066; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-9_all_reduce_prod_bf16.compute_61.ptx, line 1689; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-9_all_reduce_prod_bf16.compute_61.ptx, line 3003; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-9_all_reduce_prod_bf16.compute_61.ptx, line 6095; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-9_all_reduce_prod_bf16.compute_61.ptx, line 7482; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-9_all_reduce_prod_bf16.compute_61.ptx, line 9429; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-9_all_reduce_prod_bf16.compute_61.ptx, line 15390; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-9_all_reduce_prod_bf16.compute_61.ptx, line 17375; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-9_all_reduce_prod_bf16.compute_61.ptx, line 22094; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-9_all_reduce_prod_bf16.compute_61.ptx, line 29025; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-9_all_reduce_prod_bf16.compute_61.ptx, line 39818; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-9_all_reduce_prod_bf16.compute_61.ptx, line 42639; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-9_all_reduce_prod_bf16.compute_61.ptx, line 45695; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-9_all_reduce_prod_bf16.compute_61.ptx, line 48676; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-9_all_reduce_prod_bf16.compute_61.ptx, line 51885; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-9_all_reduce_prod_bf16.compute_61.ptx, line 53528; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-9_all_reduce_prod_bf16.compute_61.ptx, line 55331; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-9_all_reduce_prod_bf16.compute_61.ptx, line 56411; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-9_all_reduce_prod_bf16.compute_61.ptx, line 69055; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-9_all_reduce_prod_bf16.compute_61.ptx, line 75382; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-9_all_reduce_prod_bf16.compute_61.ptx, line 80777; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-9_all_reduce_prod_bf16.compute_61.ptx, line 82152; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-11_all_reduce_prod_f16.compute_50.ptx, line 1689; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-11_all_reduce_prod_f16.compute_50.ptx, line 3003; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-11_all_reduce_prod_f16.compute_50.ptx, line 5297; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-11_all_reduce_prod_f16.compute_50.ptx, line 6684; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-11_all_reduce_prod_f16.compute_50.ptx, line 8631; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-11_all_reduce_prod_f16.compute_50.ptx, line 14592; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-11_all_reduce_prod_f16.compute_50.ptx, line 16577; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-11_all_reduce_prod_f16.compute_50.ptx, line 19693; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-11_all_reduce_prod_f16.compute_50.ptx, line 25021; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-11_all_reduce_prod_f16.compute_50.ptx, line 34823; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-11_all_reduce_prod_f16.compute_50.ptx, line 36846; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-11_all_reduce_prod_f16.compute_50.ptx, line 39104; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-11_all_reduce_prod_f16.compute_50.ptx, line 41287; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-11_all_reduce_prod_f16.compute_50.ptx, line 43698; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-11_all_reduce_prod_f16.compute_50.ptx, line 45341; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-11_all_reduce_prod_f16.compute_50.ptx, line 47144; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-11_all_reduce_prod_f16.compute_50.ptx, line 48224; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-11_all_reduce_prod_f16.compute_50.ptx, line 59348; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-11_all_reduce_prod_f16.compute_50.ptx, line 64079; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-11_all_reduce_prod_f16.compute_50.ptx, line 67878; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-11_all_reduce_prod_f16.compute_50.ptx, line 69253; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-7_all_reduce_premulsum_u8.compute_70.ptx, line 2198; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-7_all_reduce_premulsum_u8.compute_70.ptx, line 3651; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-7_all_reduce_premulsum_u8.compute_70.ptx, line 5852; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-7_all_reduce_premulsum_u8.compute_70.ptx, line 7376; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-7_all_reduce_premulsum_u8.compute_70.ptx, line 9672; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-7_all_reduce_premulsum_u8.compute_70.ptx, line 17154; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-7_all_reduce_premulsum_u8.compute_70.ptx, line 19247; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-7_all_reduce_premulsum_u8.compute_70.ptx, line 22490; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-7_all_reduce_premulsum_u8.compute_70.ptx, line 27993; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-7_all_reduce_premulsum_u8.compute_70.ptx, line 38584; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-7_all_reduce_premulsum_u8.compute_70.ptx, line 40751; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-7_all_reduce_premulsum_u8.compute_70.ptx, line 43140; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-7_all_reduce_premulsum_u8.compute_70.ptx, line 45331; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-7_all_reduce_premulsum_u8.compute_70.ptx, line 56189; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-7_all_reduce_premulsum_u8.compute_70.ptx, line 61224; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-7_all_reduce_premulsum_u8.compute_70.ptx, line 65262; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-7_all_reduce_premulsum_u8.compute_70.ptx, line 66755; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-6_all_reduce_premulsum_u8.compute_80.ptx, line 2822; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-6_all_reduce_premulsum_u8.compute_80.ptx, line 4595; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-6_all_reduce_premulsum_u8.compute_80.ptx, line 7684; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-6_all_reduce_premulsum_u8.compute_80.ptx, line 9528; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-6_all_reduce_premulsum_u8.compute_80.ptx, line 12608; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-6_all_reduce_premulsum_u8.compute_80.ptx, line 22442; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-6_all_reduce_premulsum_u8.compute_80.ptx, line 24855; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-6_all_reduce_premulsum_u8.compute_80.ptx, line 29890; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-6_all_reduce_premulsum_u8.compute_80.ptx, line 37713; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-6_all_reduce_premulsum_u8.compute_80.ptx, line 49856; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-6_all_reduce_premulsum_u8.compute_80.ptx, line 52911; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-6_all_reduce_premulsum_u8.compute_80.ptx, line 56332; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-6_all_reduce_premulsum_u8.compute_80.ptx, line 59307; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-6_all_reduce_premulsum_u8.compute_80.ptx, line 70485; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-6_all_reduce_premulsum_u8.compute_80.ptx, line 77888; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-6_all_reduce_premulsum_u8.compute_80.ptx, line 83814; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c23_00000000-6_all_reduce_premulsum_u8.compute_80.ptx, line 85627; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-10_all_reduce_prod_f16.compute_60.ptx, line 1688; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-10_all_reduce_prod_f16.compute_60.ptx, line 3002; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-10_all_reduce_prod_f16.compute_60.ptx, line 4643; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-10_all_reduce_prod_f16.compute_60.ptx, line 6030; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-10_all_reduce_prod_f16.compute_60.ptx, line 7977; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-10_all_reduce_prod_f16.compute_60.ptx, line 13937; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-10_all_reduce_prod_f16.compute_60.ptx, line 15922; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-10_all_reduce_prod_f16.compute_60.ptx, line 17732; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-10_all_reduce_prod_f16.compute_60.ptx, line 21754; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-10_all_reduce_prod_f16.compute_60.ptx, line 30651; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-10_all_reduce_prod_f16.compute_60.ptx, line 32021; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-10_all_reduce_prod_f16.compute_60.ptx, line 33626; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-10_all_reduce_prod_f16.compute_60.ptx, line 35156; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-10_all_reduce_prod_f16.compute_60.ptx, line 36914; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-10_all_reduce_prod_f16.compute_60.ptx, line 38557; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-10_all_reduce_prod_f16.compute_60.ptx, line 40360; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-10_all_reduce_prod_f16.compute_60.ptx, line 41440; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-10_all_reduce_prod_f16.compute_60.ptx, line 50375; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-10_all_reduce_prod_f16.compute_60.ptx, line 53812; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-10_all_reduce_prod_f16.compute_60.ptx, line 56305; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-10_all_reduce_prod_f16.compute_60.ptx, line 57680; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_prod_f32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-8_all_reduce_prod_bf16.compute_35.ptx, line 1690; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-8_all_reduce_prod_bf16.compute_35.ptx, line 3004; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-8_all_reduce_prod_bf16.compute_35.ptx, line 6096; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-8_all_reduce_prod_bf16.compute_35.ptx, line 7483; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-8_all_reduce_prod_bf16.compute_35.ptx, line 9430; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-8_all_reduce_prod_bf16.compute_35.ptx, line 15392; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-8_all_reduce_prod_bf16.compute_35.ptx, line 17378; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-8_all_reduce_prod_bf16.compute_35.ptx, line 22097; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-8_all_reduce_prod_bf16.compute_35.ptx, line 29029; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-8_all_reduce_prod_bf16.compute_35.ptx, line 39827; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-8_all_reduce_prod_bf16.compute_35.ptx, line 42648; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-8_all_reduce_prod_bf16.compute_35.ptx, line 45704; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-8_all_reduce_prod_bf16.compute_35.ptx, line 48685; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-8_all_reduce_prod_bf16.compute_35.ptx, line 51894; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-8_all_reduce_prod_bf16.compute_35.ptx, line 53537; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-8_all_reduce_prod_bf16.compute_35.ptx, line 55340; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-8_all_reduce_prod_bf16.compute_35.ptx, line 56420; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-8_all_reduce_prod_bf16.compute_35.ptx, line 69072; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-8_all_reduce_prod_bf16.compute_35.ptx, line 75400; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-8_all_reduce_prod_bf16.compute_35.ptx, line 80796; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-8_all_reduce_prod_bf16.compute_35.ptx, line 82171; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-9_all_reduce_prod_f16.compute_61.ptx, line 1689; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-9_all_reduce_prod_f16.compute_61.ptx, line 3003; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-9_all_reduce_prod_f16.compute_61.ptx, line 5297; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-9_all_reduce_prod_f16.compute_61.ptx, line 6684; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-9_all_reduce_prod_f16.compute_61.ptx, line 8631; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-9_all_reduce_prod_f16.compute_61.ptx, line 14592; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-9_all_reduce_prod_f16.compute_61.ptx, line 16577; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-9_all_reduce_prod_f16.compute_61.ptx, line 19693; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-9_all_reduce_prod_f16.compute_61.ptx, line 25021; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-9_all_reduce_prod_f16.compute_61.ptx, line 34823; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-9_all_reduce_prod_f16.compute_61.ptx, line 36846; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-9_all_reduce_prod_f16.compute_61.ptx, line 39104; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-9_all_reduce_prod_f16.compute_61.ptx, line 41287; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-9_all_reduce_prod_f16.compute_61.ptx, line 43698; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-9_all_reduce_prod_f16.compute_61.ptx, line 45341; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-9_all_reduce_prod_f16.compute_61.ptx, line 47144; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-9_all_reduce_prod_f16.compute_61.ptx, line 48224; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-9_all_reduce_prod_f16.compute_61.ptx, line 59348; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-9_all_reduce_prod_f16.compute_61.ptx, line 64079; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-9_all_reduce_prod_f16.compute_61.ptx, line 67878; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-9_all_reduce_prod_f16.compute_61.ptx, line 69253; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-7_all_reduce_prod_bf16.compute_70.ptx, line 1689; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-7_all_reduce_prod_bf16.compute_70.ptx, line 3003; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-7_all_reduce_prod_bf16.compute_70.ptx, line 6095; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-7_all_reduce_prod_bf16.compute_70.ptx, line 7482; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-7_all_reduce_prod_bf16.compute_70.ptx, line 9429; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-7_all_reduce_prod_bf16.compute_70.ptx, line 15390; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-7_all_reduce_prod_bf16.compute_70.ptx, line 17375; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-7_all_reduce_prod_bf16.compute_70.ptx, line 22094; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-7_all_reduce_prod_bf16.compute_70.ptx, line 29025; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-7_all_reduce_prod_bf16.compute_70.ptx, line 39304; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-7_all_reduce_prod_bf16.compute_70.ptx, line 42369; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-7_all_reduce_prod_bf16.compute_70.ptx, line 45593; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-7_all_reduce_prod_bf16.compute_70.ptx, line 47425; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-7_all_reduce_prod_bf16.compute_70.ptx, line 60079; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-7_all_reduce_prod_bf16.compute_70.ptx, line 66406; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-7_all_reduce_prod_bf16.compute_70.ptx, line 71801; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-7_all_reduce_prod_bf16.compute_70.ptx, line 73176; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-6_all_reduce_prod_bf16.compute_80.ptx, line 1848; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-6_all_reduce_prod_bf16.compute_80.ptx, line 3322; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-6_all_reduce_prod_bf16.compute_80.ptx, line 5493; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-6_all_reduce_prod_bf16.compute_80.ptx, line 7040; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-6_all_reduce_prod_bf16.compute_80.ptx, line 9387; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-6_all_reduce_prod_bf16.compute_80.ptx, line 16219; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-6_all_reduce_prod_bf16.compute_80.ptx, line 18364; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-6_all_reduce_prod_bf16.compute_80.ptx, line 21081; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-6_all_reduce_prod_bf16.compute_80.ptx, line 26330; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-6_all_reduce_prod_bf16.compute_80.ptx, line 35425; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-6_all_reduce_prod_bf16.compute_80.ptx, line 37569; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-6_all_reduce_prod_bf16.compute_80.ptx, line 39952; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-6_all_reduce_prod_bf16.compute_80.ptx, line 42184; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-6_all_reduce_prod_bf16.compute_80.ptx, line 51469; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-6_all_reduce_prod_bf16.compute_80.ptx, line 56116; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-6_all_reduce_prod_bf16.compute_80.ptx, line 59509; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c5f_00000000-6_all_reduce_prod_bf16.compute_80.ptx, line 61044; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_prod_f64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-11_all_reduce_prod_f32.compute_50.ptx, line 1625; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-11_all_reduce_prod_f32.compute_50.ptx, line 2875; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-11_all_reduce_prod_f32.compute_50.ptx, line 4388; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-11_all_reduce_prod_f32.compute_50.ptx, line 5711; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-11_all_reduce_prod_f32.compute_50.ptx, line 7498; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-11_all_reduce_prod_f32.compute_50.ptx, line 13109; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-11_all_reduce_prod_f32.compute_50.ptx, line 15030; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-11_all_reduce_prod_f32.compute_50.ptx, line 16648; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-11_all_reduce_prod_f32.compute_50.ptx, line 20350; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-11_all_reduce_prod_f32.compute_50.ptx, line 28396; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-11_all_reduce_prod_f32.compute_50.ptx, line 29638; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-11_all_reduce_prod_f32.compute_50.ptx, line 31115; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-11_all_reduce_prod_f32.compute_50.ptx, line 32485; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-11_all_reduce_prod_f32.compute_50.ptx, line 34083; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-11_all_reduce_prod_f32.compute_50.ptx, line 35566; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-11_all_reduce_prod_f32.compute_50.ptx, line 37209; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-11_all_reduce_prod_f32.compute_50.ptx, line 38225; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-11_all_reduce_prod_f32.compute_50.ptx, line 46487; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-11_all_reduce_prod_f32.compute_50.ptx, line 49566; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-11_all_reduce_prod_f32.compute_50.ptx, line 51867; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-11_all_reduce_prod_f32.compute_50.ptx, line 53178; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-8_all_reduce_prod_f16.compute_35.ptx, line 1690; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-8_all_reduce_prod_f16.compute_35.ptx, line 3004; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-8_all_reduce_prod_f16.compute_35.ptx, line 5298; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-8_all_reduce_prod_f16.compute_35.ptx, line 6685; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-8_all_reduce_prod_f16.compute_35.ptx, line 8632; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-8_all_reduce_prod_f16.compute_35.ptx, line 14594; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-8_all_reduce_prod_f16.compute_35.ptx, line 16580; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-8_all_reduce_prod_f16.compute_35.ptx, line 19696; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-8_all_reduce_prod_f16.compute_35.ptx, line 25025; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-8_all_reduce_prod_f16.compute_35.ptx, line 34832; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-8_all_reduce_prod_f16.compute_35.ptx, line 36855; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-8_all_reduce_prod_f16.compute_35.ptx, line 39113; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-8_all_reduce_prod_f16.compute_35.ptx, line 41296; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-8_all_reduce_prod_f16.compute_35.ptx, line 43707; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-8_all_reduce_prod_f16.compute_35.ptx, line 45350; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-8_all_reduce_prod_f16.compute_35.ptx, line 47153; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-8_all_reduce_prod_f16.compute_35.ptx, line 48233; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-8_all_reduce_prod_f16.compute_35.ptx, line 59365; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-8_all_reduce_prod_f16.compute_35.ptx, line 64097; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-8_all_reduce_prod_f16.compute_35.ptx, line 67897; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-8_all_reduce_prod_f16.compute_35.ptx, line 69272; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-10_all_reduce_prod_f32.compute_60.ptx, line 1625; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-10_all_reduce_prod_f32.compute_60.ptx, line 2875; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-10_all_reduce_prod_f32.compute_60.ptx, line 4388; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-10_all_reduce_prod_f32.compute_60.ptx, line 5711; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-10_all_reduce_prod_f32.compute_60.ptx, line 7498; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-10_all_reduce_prod_f32.compute_60.ptx, line 13109; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-10_all_reduce_prod_f32.compute_60.ptx, line 15030; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-10_all_reduce_prod_f32.compute_60.ptx, line 16648; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-10_all_reduce_prod_f32.compute_60.ptx, line 20350; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-10_all_reduce_prod_f32.compute_60.ptx, line 28396; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-10_all_reduce_prod_f32.compute_60.ptx, line 29638; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-10_all_reduce_prod_f32.compute_60.ptx, line 31115; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-10_all_reduce_prod_f32.compute_60.ptx, line 32485; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-10_all_reduce_prod_f32.compute_60.ptx, line 34083; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-10_all_reduce_prod_f32.compute_60.ptx, line 35566; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-10_all_reduce_prod_f32.compute_60.ptx, line 37209; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-10_all_reduce_prod_f32.compute_60.ptx, line 38225; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-10_all_reduce_prod_f32.compute_60.ptx, line 46487; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-10_all_reduce_prod_f32.compute_60.ptx, line 49566; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-10_all_reduce_prod_f32.compute_60.ptx, line 51867; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-10_all_reduce_prod_f32.compute_60.ptx, line 53178; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-7_all_reduce_prod_f16.compute_70.ptx, line 1688; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-7_all_reduce_prod_f16.compute_70.ptx, line 3002; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-7_all_reduce_prod_f16.compute_70.ptx, line 4643; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-7_all_reduce_prod_f16.compute_70.ptx, line 6030; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-7_all_reduce_prod_f16.compute_70.ptx, line 7977; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-7_all_reduce_prod_f16.compute_70.ptx, line 13937; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-7_all_reduce_prod_f16.compute_70.ptx, line 15922; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-7_all_reduce_prod_f16.compute_70.ptx, line 17732; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-7_all_reduce_prod_f16.compute_70.ptx, line 21754; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-7_all_reduce_prod_f16.compute_70.ptx, line 30137; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-7_all_reduce_prod_f16.compute_70.ptx, line 31751; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-7_all_reduce_prod_f16.compute_70.ptx, line 33524; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-7_all_reduce_prod_f16.compute_70.ptx, line 35356; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-7_all_reduce_prod_f16.compute_70.ptx, line 44301; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-7_all_reduce_prod_f16.compute_70.ptx, line 47738; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-7_all_reduce_prod_f16.compute_70.ptx, line 50231; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-7_all_reduce_prod_f16.compute_70.ptx, line 51606; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-6_all_reduce_prod_f16.compute_80.ptx, line 1848; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-6_all_reduce_prod_f16.compute_80.ptx, line 3322; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-6_all_reduce_prod_f16.compute_80.ptx, line 5355; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-6_all_reduce_prod_f16.compute_80.ptx, line 6902; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-6_all_reduce_prod_f16.compute_80.ptx, line 9249; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-6_all_reduce_prod_f16.compute_80.ptx, line 16081; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-6_all_reduce_prod_f16.compute_80.ptx, line 18226; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-6_all_reduce_prod_f16.compute_80.ptx, line 20667; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-6_all_reduce_prod_f16.compute_80.ptx, line 25640; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-6_all_reduce_prod_f16.compute_80.ptx, line 34663; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-6_all_reduce_prod_f16.compute_80.ptx, line 36669; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-6_all_reduce_prod_f16.compute_80.ptx, line 38914; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-6_all_reduce_prod_f16.compute_80.ptx, line 41146; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-6_all_reduce_prod_f16.compute_80.ptx, line 50251; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-6_all_reduce_prod_f16.compute_80.ptx, line 54622; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-6_all_reduce_prod_f16.compute_80.ptx, line 57739; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001c97_00000000-6_all_reduce_prod_f16.compute_80.ptx, line 59274; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-11_all_reduce_prod_f64.compute_50.ptx, line 1593; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-11_all_reduce_prod_f64.compute_50.ptx, line 2811; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-11_all_reduce_prod_f64.compute_50.ptx, line 4190; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-11_all_reduce_prod_f64.compute_50.ptx, line 5481; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-11_all_reduce_prod_f64.compute_50.ptx, line 7188; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-11_all_reduce_prod_f64.compute_50.ptx, line 12623; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-11_all_reduce_prod_f64.compute_50.ptx, line 14512; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-11_all_reduce_prod_f64.compute_50.ptx, line 15894; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-11_all_reduce_prod_f64.compute_50.ptx, line 19296; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-11_all_reduce_prod_f64.compute_50.ptx, line 26838; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-11_all_reduce_prod_f64.compute_50.ptx, line 27946; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-11_all_reduce_prod_f64.compute_50.ptx, line 29289; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-11_all_reduce_prod_f64.compute_50.ptx, line 30509; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-11_all_reduce_prod_f64.compute_50.ptx, line 31957; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-11_all_reduce_prod_f64.compute_50.ptx, line 33360; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-11_all_reduce_prod_f64.compute_50.ptx, line 34923; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-11_all_reduce_prod_f64.compute_50.ptx, line 35907; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-11_all_reduce_prod_f64.compute_50.ptx, line 43678; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-11_all_reduce_prod_f64.compute_50.ptx, line 46485; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-11_all_reduce_prod_f64.compute_50.ptx, line 48550; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-11_all_reduce_prod_f64.compute_50.ptx, line 49829; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_prod_u32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-9_all_reduce_prod_f32.compute_61.ptx, line 1625; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-9_all_reduce_prod_f32.compute_61.ptx, line 2875; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-9_all_reduce_prod_f32.compute_61.ptx, line 4388; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-9_all_reduce_prod_f32.compute_61.ptx, line 5711; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-9_all_reduce_prod_f32.compute_61.ptx, line 7498; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-9_all_reduce_prod_f32.compute_61.ptx, line 13109; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-9_all_reduce_prod_f32.compute_61.ptx, line 15030; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-9_all_reduce_prod_f32.compute_61.ptx, line 16648; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-9_all_reduce_prod_f32.compute_61.ptx, line 20350; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-9_all_reduce_prod_f32.compute_61.ptx, line 28396; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-9_all_reduce_prod_f32.compute_61.ptx, line 29638; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-9_all_reduce_prod_f32.compute_61.ptx, line 31115; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-9_all_reduce_prod_f32.compute_61.ptx, line 32485; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-9_all_reduce_prod_f32.compute_61.ptx, line 34083; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-9_all_reduce_prod_f32.compute_61.ptx, line 35566; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-9_all_reduce_prod_f32.compute_61.ptx, line 37209; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-9_all_reduce_prod_f32.compute_61.ptx, line 38225; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-9_all_reduce_prod_f32.compute_61.ptx, line 46487; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-9_all_reduce_prod_f32.compute_61.ptx, line 49566; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-9_all_reduce_prod_f32.compute_61.ptx, line 51867; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-9_all_reduce_prod_f32.compute_61.ptx, line 53178; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-10_all_reduce_prod_f64.compute_60.ptx, line 1593; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-10_all_reduce_prod_f64.compute_60.ptx, line 2811; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-10_all_reduce_prod_f64.compute_60.ptx, line 4190; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-10_all_reduce_prod_f64.compute_60.ptx, line 5481; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-10_all_reduce_prod_f64.compute_60.ptx, line 7188; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-10_all_reduce_prod_f64.compute_60.ptx, line 12623; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-10_all_reduce_prod_f64.compute_60.ptx, line 14512; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-10_all_reduce_prod_f64.compute_60.ptx, line 15894; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-10_all_reduce_prod_f64.compute_60.ptx, line 19296; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-10_all_reduce_prod_f64.compute_60.ptx, line 26838; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-10_all_reduce_prod_f64.compute_60.ptx, line 27946; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-10_all_reduce_prod_f64.compute_60.ptx, line 29289; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-10_all_reduce_prod_f64.compute_60.ptx, line 30509; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-10_all_reduce_prod_f64.compute_60.ptx, line 31957; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-10_all_reduce_prod_f64.compute_60.ptx, line 33360; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-10_all_reduce_prod_f64.compute_60.ptx, line 34923; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-10_all_reduce_prod_f64.compute_60.ptx, line 35907; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-10_all_reduce_prod_f64.compute_60.ptx, line 43678; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-10_all_reduce_prod_f64.compute_60.ptx, line 46485; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-10_all_reduce_prod_f64.compute_60.ptx, line 48550; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-10_all_reduce_prod_f64.compute_60.ptx, line 49829; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-8_all_reduce_prod_f32.compute_35.ptx, line 1626; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-8_all_reduce_prod_f32.compute_35.ptx, line 2876; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-8_all_reduce_prod_f32.compute_35.ptx, line 4389; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-8_all_reduce_prod_f32.compute_35.ptx, line 5712; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-8_all_reduce_prod_f32.compute_35.ptx, line 7499; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-8_all_reduce_prod_f32.compute_35.ptx, line 13111; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-8_all_reduce_prod_f32.compute_35.ptx, line 15033; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-8_all_reduce_prod_f32.compute_35.ptx, line 16651; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-8_all_reduce_prod_f32.compute_35.ptx, line 20354; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-8_all_reduce_prod_f32.compute_35.ptx, line 28405; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-8_all_reduce_prod_f32.compute_35.ptx, line 29647; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-8_all_reduce_prod_f32.compute_35.ptx, line 31124; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-8_all_reduce_prod_f32.compute_35.ptx, line 32494; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-8_all_reduce_prod_f32.compute_35.ptx, line 34092; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-8_all_reduce_prod_f32.compute_35.ptx, line 35575; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-8_all_reduce_prod_f32.compute_35.ptx, line 37218; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-8_all_reduce_prod_f32.compute_35.ptx, line 38234; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-8_all_reduce_prod_f32.compute_35.ptx, line 46504; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-8_all_reduce_prod_f32.compute_35.ptx, line 49584; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-8_all_reduce_prod_f32.compute_35.ptx, line 51886; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-8_all_reduce_prod_f32.compute_35.ptx, line 53197; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-9_all_reduce_prod_f64.compute_61.ptx, line 1593; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-9_all_reduce_prod_f64.compute_61.ptx, line 2811; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-9_all_reduce_prod_f64.compute_61.ptx, line 4190; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-9_all_reduce_prod_f64.compute_61.ptx, line 5481; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-9_all_reduce_prod_f64.compute_61.ptx, line 7188; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-9_all_reduce_prod_f64.compute_61.ptx, line 12623; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-9_all_reduce_prod_f64.compute_61.ptx, line 14512; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-9_all_reduce_prod_f64.compute_61.ptx, line 15894; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-9_all_reduce_prod_f64.compute_61.ptx, line 19296; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-9_all_reduce_prod_f64.compute_61.ptx, line 26838; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-9_all_reduce_prod_f64.compute_61.ptx, line 27946; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-9_all_reduce_prod_f64.compute_61.ptx, line 29289; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-9_all_reduce_prod_f64.compute_61.ptx, line 30509; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-9_all_reduce_prod_f64.compute_61.ptx, line 31957; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-9_all_reduce_prod_f64.compute_61.ptx, line 33360; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-9_all_reduce_prod_f64.compute_61.ptx, line 34923; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-9_all_reduce_prod_f64.compute_61.ptx, line 35907; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-9_all_reduce_prod_f64.compute_61.ptx, line 43678; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-9_all_reduce_prod_f64.compute_61.ptx, line 46485; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-9_all_reduce_prod_f64.compute_61.ptx, line 48550; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-9_all_reduce_prod_f64.compute_61.ptx, line 49829; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-11_all_reduce_prod_u32.compute_50.ptx, line 1624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-11_all_reduce_prod_u32.compute_50.ptx, line 2874; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-11_all_reduce_prod_u32.compute_50.ptx, line 4300; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-11_all_reduce_prod_u32.compute_50.ptx, line 5623; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-11_all_reduce_prod_u32.compute_50.ptx, line 7410; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-11_all_reduce_prod_u32.compute_50.ptx, line 13020; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-11_all_reduce_prod_u32.compute_50.ptx, line 14941; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-11_all_reduce_prod_u32.compute_50.ptx, line 16385; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-11_all_reduce_prod_u32.compute_50.ptx, line 19913; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-11_all_reduce_prod_u32.compute_50.ptx, line 27846; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-11_all_reduce_prod_u32.compute_50.ptx, line 29001; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-11_all_reduce_prod_u32.compute_50.ptx, line 30391; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-11_all_reduce_prod_u32.compute_50.ptx, line 31674; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-11_all_reduce_prod_u32.compute_50.ptx, line 33185; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-11_all_reduce_prod_u32.compute_50.ptx, line 34668; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-11_all_reduce_prod_u32.compute_50.ptx, line 36311; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-11_all_reduce_prod_u32.compute_50.ptx, line 37327; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-11_all_reduce_prod_u32.compute_50.ptx, line 45377; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-11_all_reduce_prod_u32.compute_50.ptx, line 48320; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-11_all_reduce_prod_u32.compute_50.ptx, line 50447; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-11_all_reduce_prod_u32.compute_50.ptx, line 51758; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-7_all_reduce_prod_f32.compute_70.ptx, line 1625; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-7_all_reduce_prod_f32.compute_70.ptx, line 2875; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-7_all_reduce_prod_f32.compute_70.ptx, line 4388; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-7_all_reduce_prod_f32.compute_70.ptx, line 5711; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-7_all_reduce_prod_f32.compute_70.ptx, line 7498; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-7_all_reduce_prod_f32.compute_70.ptx, line 13109; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-7_all_reduce_prod_f32.compute_70.ptx, line 15030; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-7_all_reduce_prod_f32.compute_70.ptx, line 16648; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-7_all_reduce_prod_f32.compute_70.ptx, line 20350; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-7_all_reduce_prod_f32.compute_70.ptx, line 27946; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-7_all_reduce_prod_f32.compute_70.ptx, line 29432; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-7_all_reduce_prod_f32.compute_70.ptx, line 31045; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-7_all_reduce_prod_f32.compute_70.ptx, line 32717; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-7_all_reduce_prod_f32.compute_70.ptx, line 40989; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-7_all_reduce_prod_f32.compute_70.ptx, line 44068; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-7_all_reduce_prod_f32.compute_70.ptx, line 46369; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-7_all_reduce_prod_f32.compute_70.ptx, line 47680; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-6_all_reduce_prod_f32.compute_80.ptx, line 1721; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-6_all_reduce_prod_f32.compute_80.ptx, line 3067; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-6_all_reduce_prod_f32.compute_80.ptx, line 4844; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-6_all_reduce_prod_f32.compute_80.ptx, line 6263; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-6_all_reduce_prod_f32.compute_80.ptx, line 8290; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-6_all_reduce_prod_f32.compute_80.ptx, line 14419; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-6_all_reduce_prod_f32.compute_80.ptx, line 16436; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-6_all_reduce_prod_f32.compute_80.ptx, line 18493; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-6_all_reduce_prod_f32.compute_80.ptx, line 22826; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-6_all_reduce_prod_f32.compute_80.ptx, line 30806; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-6_all_reduce_prod_f32.compute_80.ptx, line 32556; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-6_all_reduce_prod_f32.compute_80.ptx, line 34481; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-6_all_reduce_prod_f32.compute_80.ptx, line 36393; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-6_all_reduce_prod_f32.compute_80.ptx, line 44761; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-6_all_reduce_prod_f32.compute_80.ptx, line 48424; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-6_all_reduce_prod_f32.compute_80.ptx, line 51157; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ccb_00000000-6_all_reduce_prod_f32.compute_80.ptx, line 52564; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_prod_u64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-8_all_reduce_prod_f64.compute_35.ptx, line 1594; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-8_all_reduce_prod_f64.compute_35.ptx, line 2812; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-8_all_reduce_prod_f64.compute_35.ptx, line 4191; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-8_all_reduce_prod_f64.compute_35.ptx, line 5482; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-8_all_reduce_prod_f64.compute_35.ptx, line 7189; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-8_all_reduce_prod_f64.compute_35.ptx, line 12625; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-8_all_reduce_prod_f64.compute_35.ptx, line 14515; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-8_all_reduce_prod_f64.compute_35.ptx, line 15897; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-8_all_reduce_prod_f64.compute_35.ptx, line 19300; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-8_all_reduce_prod_f64.compute_35.ptx, line 26849; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-8_all_reduce_prod_f64.compute_35.ptx, line 27957; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-8_all_reduce_prod_f64.compute_35.ptx, line 29300; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-8_all_reduce_prod_f64.compute_35.ptx, line 30520; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-8_all_reduce_prod_f64.compute_35.ptx, line 31968; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-8_all_reduce_prod_f64.compute_35.ptx, line 33371; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-8_all_reduce_prod_f64.compute_35.ptx, line 34934; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-8_all_reduce_prod_f64.compute_35.ptx, line 35918; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-8_all_reduce_prod_f64.compute_35.ptx, line 43697; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-8_all_reduce_prod_f64.compute_35.ptx, line 46505; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-8_all_reduce_prod_f64.compute_35.ptx, line 48571; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-8_all_reduce_prod_f64.compute_35.ptx, line 49850; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-10_all_reduce_prod_u32.compute_60.ptx, line 1624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-10_all_reduce_prod_u32.compute_60.ptx, line 2874; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-10_all_reduce_prod_u32.compute_60.ptx, line 4300; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-10_all_reduce_prod_u32.compute_60.ptx, line 5623; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-10_all_reduce_prod_u32.compute_60.ptx, line 7410; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-10_all_reduce_prod_u32.compute_60.ptx, line 13020; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-10_all_reduce_prod_u32.compute_60.ptx, line 14941; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-10_all_reduce_prod_u32.compute_60.ptx, line 16385; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-10_all_reduce_prod_u32.compute_60.ptx, line 19913; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-10_all_reduce_prod_u32.compute_60.ptx, line 27846; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-10_all_reduce_prod_u32.compute_60.ptx, line 29001; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-10_all_reduce_prod_u32.compute_60.ptx, line 30391; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-10_all_reduce_prod_u32.compute_60.ptx, line 31674; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-10_all_reduce_prod_u32.compute_60.ptx, line 33185; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-10_all_reduce_prod_u32.compute_60.ptx, line 34668; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-10_all_reduce_prod_u32.compute_60.ptx, line 36311; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-10_all_reduce_prod_u32.compute_60.ptx, line 37327; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-10_all_reduce_prod_u32.compute_60.ptx, line 45377; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-10_all_reduce_prod_u32.compute_60.ptx, line 48320; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-10_all_reduce_prod_u32.compute_60.ptx, line 50447; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-10_all_reduce_prod_u32.compute_60.ptx, line 51758; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-7_all_reduce_prod_f64.compute_70.ptx, line 1593; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-7_all_reduce_prod_f64.compute_70.ptx, line 2811; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-7_all_reduce_prod_f64.compute_70.ptx, line 4190; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-7_all_reduce_prod_f64.compute_70.ptx, line 5481; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-7_all_reduce_prod_f64.compute_70.ptx, line 7188; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-7_all_reduce_prod_f64.compute_70.ptx, line 12623; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-7_all_reduce_prod_f64.compute_70.ptx, line 14512; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-7_all_reduce_prod_f64.compute_70.ptx, line 15894; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-7_all_reduce_prod_f64.compute_70.ptx, line 19296; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-7_all_reduce_prod_f64.compute_70.ptx, line 26420; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-7_all_reduce_prod_f64.compute_70.ptx, line 27772; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-7_all_reduce_prod_f64.compute_70.ptx, line 29235; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-7_all_reduce_prod_f64.compute_70.ptx, line 30827; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-7_all_reduce_prod_f64.compute_70.ptx, line 38608; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-7_all_reduce_prod_f64.compute_70.ptx, line 41415; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-7_all_reduce_prod_f64.compute_70.ptx, line 43480; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-7_all_reduce_prod_f64.compute_70.ptx, line 44759; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-9_all_reduce_prod_u32.compute_61.ptx, line 1624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-9_all_reduce_prod_u32.compute_61.ptx, line 2874; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-9_all_reduce_prod_u32.compute_61.ptx, line 4300; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-9_all_reduce_prod_u32.compute_61.ptx, line 5623; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-9_all_reduce_prod_u32.compute_61.ptx, line 7410; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-9_all_reduce_prod_u32.compute_61.ptx, line 13020; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-9_all_reduce_prod_u32.compute_61.ptx, line 14941; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-9_all_reduce_prod_u32.compute_61.ptx, line 16385; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-9_all_reduce_prod_u32.compute_61.ptx, line 19913; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-9_all_reduce_prod_u32.compute_61.ptx, line 27846; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-9_all_reduce_prod_u32.compute_61.ptx, line 29001; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-9_all_reduce_prod_u32.compute_61.ptx, line 30391; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-9_all_reduce_prod_u32.compute_61.ptx, line 31674; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-9_all_reduce_prod_u32.compute_61.ptx, line 33185; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-9_all_reduce_prod_u32.compute_61.ptx, line 34668; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-9_all_reduce_prod_u32.compute_61.ptx, line 36311; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-9_all_reduce_prod_u32.compute_61.ptx, line 37327; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-9_all_reduce_prod_u32.compute_61.ptx, line 45377; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-9_all_reduce_prod_u32.compute_61.ptx, line 48320; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-9_all_reduce_prod_u32.compute_61.ptx, line 50447; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-9_all_reduce_prod_u32.compute_61.ptx, line 51758; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-6_all_reduce_prod_f64.compute_80.ptx, line 1657; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-6_all_reduce_prod_f64.compute_80.ptx, line 2939; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-6_all_reduce_prod_f64.compute_80.ptx, line 4462; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-6_all_reduce_prod_f64.compute_80.ptx, line 5817; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-6_all_reduce_prod_f64.compute_80.ptx, line 7684; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-6_all_reduce_prod_f64.compute_80.ptx, line 13469; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-6_all_reduce_prod_f64.compute_80.ptx, line 15422; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-6_all_reduce_prod_f64.compute_80.ptx, line 17035; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-6_all_reduce_prod_f64.compute_80.ptx, line 20796; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-6_all_reduce_prod_f64.compute_80.ptx, line 28176; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-6_all_reduce_prod_f64.compute_80.ptx, line 29672; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-6_all_reduce_prod_f64.compute_80.ptx, line 31311; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-6_all_reduce_prod_f64.compute_80.ptx, line 33063; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-6_all_reduce_prod_f64.compute_80.ptx, line 40908; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-6_all_reduce_prod_f64.compute_80.ptx, line 44049; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-6_all_reduce_prod_f64.compute_80.ptx, line 46338; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001cf5_00000000-6_all_reduce_prod_f64.compute_80.ptx, line 47681; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_prod_u8.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-11_all_reduce_prod_u64.compute_50.ptx, line 1592; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-11_all_reduce_prod_u64.compute_50.ptx, line 2810; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-11_all_reduce_prod_u64.compute_50.ptx, line 4144; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-11_all_reduce_prod_u64.compute_50.ptx, line 5435; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-11_all_reduce_prod_u64.compute_50.ptx, line 7142; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-11_all_reduce_prod_u64.compute_50.ptx, line 12576; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-11_all_reduce_prod_u64.compute_50.ptx, line 14465; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-11_all_reduce_prod_u64.compute_50.ptx, line 15757; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-11_all_reduce_prod_u64.compute_50.ptx, line 19069; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-11_all_reduce_prod_u64.compute_50.ptx, line 26554; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-11_all_reduce_prod_u64.compute_50.ptx, line 27617; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-11_all_reduce_prod_u64.compute_50.ptx, line 28915; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-11_all_reduce_prod_u64.compute_50.ptx, line 30090; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-11_all_reduce_prod_u64.compute_50.ptx, line 31493; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-11_all_reduce_prod_u64.compute_50.ptx, line 32896; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-11_all_reduce_prod_u64.compute_50.ptx, line 34459; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-11_all_reduce_prod_u64.compute_50.ptx, line 35443; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-11_all_reduce_prod_u64.compute_50.ptx, line 43130; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-11_all_reduce_prod_u64.compute_50.ptx, line 45877; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-11_all_reduce_prod_u64.compute_50.ptx, line 47852; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-11_all_reduce_prod_u64.compute_50.ptx, line 49131; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-8_all_reduce_prod_u32.compute_35.ptx, line 1625; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-8_all_reduce_prod_u32.compute_35.ptx, line 2875; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-8_all_reduce_prod_u32.compute_35.ptx, line 4301; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-8_all_reduce_prod_u32.compute_35.ptx, line 5624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-8_all_reduce_prod_u32.compute_35.ptx, line 7411; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-8_all_reduce_prod_u32.compute_35.ptx, line 13022; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-8_all_reduce_prod_u32.compute_35.ptx, line 14944; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-8_all_reduce_prod_u32.compute_35.ptx, line 16388; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-8_all_reduce_prod_u32.compute_35.ptx, line 19917; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-8_all_reduce_prod_u32.compute_35.ptx, line 27855; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-8_all_reduce_prod_u32.compute_35.ptx, line 29010; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-8_all_reduce_prod_u32.compute_35.ptx, line 30400; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-8_all_reduce_prod_u32.compute_35.ptx, line 31683; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-8_all_reduce_prod_u32.compute_35.ptx, line 33194; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-8_all_reduce_prod_u32.compute_35.ptx, line 34677; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-8_all_reduce_prod_u32.compute_35.ptx, line 36320; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-8_all_reduce_prod_u32.compute_35.ptx, line 37336; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-8_all_reduce_prod_u32.compute_35.ptx, line 45394; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-8_all_reduce_prod_u32.compute_35.ptx, line 48338; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-8_all_reduce_prod_u32.compute_35.ptx, line 50466; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-8_all_reduce_prod_u32.compute_35.ptx, line 51777; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-10_all_reduce_prod_u64.compute_60.ptx, line 1592; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-10_all_reduce_prod_u64.compute_60.ptx, line 2810; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-10_all_reduce_prod_u64.compute_60.ptx, line 4144; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-10_all_reduce_prod_u64.compute_60.ptx, line 5435; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-10_all_reduce_prod_u64.compute_60.ptx, line 7142; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-10_all_reduce_prod_u64.compute_60.ptx, line 12576; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-10_all_reduce_prod_u64.compute_60.ptx, line 14465; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-10_all_reduce_prod_u64.compute_60.ptx, line 15757; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-10_all_reduce_prod_u64.compute_60.ptx, line 19069; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-10_all_reduce_prod_u64.compute_60.ptx, line 26554; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-10_all_reduce_prod_u64.compute_60.ptx, line 27617; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-10_all_reduce_prod_u64.compute_60.ptx, line 28915; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-10_all_reduce_prod_u64.compute_60.ptx, line 30090; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-10_all_reduce_prod_u64.compute_60.ptx, line 31493; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-10_all_reduce_prod_u64.compute_60.ptx, line 32896; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-10_all_reduce_prod_u64.compute_60.ptx, line 34459; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-10_all_reduce_prod_u64.compute_60.ptx, line 35443; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-10_all_reduce_prod_u64.compute_60.ptx, line 43130; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-10_all_reduce_prod_u64.compute_60.ptx, line 45877; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-10_all_reduce_prod_u64.compute_60.ptx, line 47852; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-10_all_reduce_prod_u64.compute_60.ptx, line 49131; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-7_all_reduce_prod_u32.compute_70.ptx, line 1624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-7_all_reduce_prod_u32.compute_70.ptx, line 2874; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-7_all_reduce_prod_u32.compute_70.ptx, line 4300; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-7_all_reduce_prod_u32.compute_70.ptx, line 5623; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-7_all_reduce_prod_u32.compute_70.ptx, line 7410; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-7_all_reduce_prod_u32.compute_70.ptx, line 13020; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-7_all_reduce_prod_u32.compute_70.ptx, line 14941; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-7_all_reduce_prod_u32.compute_70.ptx, line 16385; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-7_all_reduce_prod_u32.compute_70.ptx, line 19913; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-7_all_reduce_prod_u32.compute_70.ptx, line 27396; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-7_all_reduce_prod_u32.compute_70.ptx, line 28795; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-7_all_reduce_prod_u32.compute_70.ptx, line 30321; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-7_all_reduce_prod_u32.compute_70.ptx, line 31993; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-7_all_reduce_prod_u32.compute_70.ptx, line 40053; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-7_all_reduce_prod_u32.compute_70.ptx, line 42996; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-7_all_reduce_prod_u32.compute_70.ptx, line 45123; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-7_all_reduce_prod_u32.compute_70.ptx, line 46434; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-6_all_reduce_prod_u32.compute_80.ptx, line 1720; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-6_all_reduce_prod_u32.compute_80.ptx, line 3066; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-6_all_reduce_prod_u32.compute_80.ptx, line 4684; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-6_all_reduce_prod_u32.compute_80.ptx, line 6103; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-6_all_reduce_prod_u32.compute_80.ptx, line 8130; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-6_all_reduce_prod_u32.compute_80.ptx, line 14258; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-6_all_reduce_prod_u32.compute_80.ptx, line 16275; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-6_all_reduce_prod_u32.compute_80.ptx, line 18014; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-6_all_reduce_prod_u32.compute_80.ptx, line 22029; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-6_all_reduce_prod_u32.compute_80.ptx, line 29896; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-6_all_reduce_prod_u32.compute_80.ptx, line 31487; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-6_all_reduce_prod_u32.compute_80.ptx, line 33253; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-6_all_reduce_prod_u32.compute_80.ptx, line 35165; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-6_all_reduce_prod_u32.compute_80.ptx, line 43321; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-6_all_reduce_prod_u32.compute_80.ptx, line 46736; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-6_all_reduce_prod_u32.compute_80.ptx, line 49151; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d27_00000000-6_all_reduce_prod_u32.compute_80.ptx, line 50558; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-11_all_reduce_prod_u8.compute_50.ptx, line 1821; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-11_all_reduce_prod_u8.compute_50.ptx, line 3274; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-11_all_reduce_prod_u8.compute_50.ptx, line 5373; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-11_all_reduce_prod_u8.compute_50.ptx, line 6897; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-11_all_reduce_prod_u8.compute_50.ptx, line 9193; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-11_all_reduce_prod_u8.compute_50.ptx, line 15917; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-11_all_reduce_prod_u8.compute_50.ptx, line 18041; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-11_all_reduce_prod_u8.compute_50.ptx, line 20759; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-11_all_reduce_prod_u8.compute_50.ptx, line 25960; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-11_all_reduce_prod_u8.compute_50.ptx, line 36085; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-11_all_reduce_prod_u8.compute_50.ptx, line 37912; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-11_all_reduce_prod_u8.compute_50.ptx, line 39969; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-11_all_reduce_prod_u8.compute_50.ptx, line 42019; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-11_all_reduce_prod_u8.compute_50.ptx, line 44292; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-11_all_reduce_prod_u8.compute_50.ptx, line 46293; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-11_all_reduce_prod_u8.compute_50.ptx, line 48462; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-11_all_reduce_prod_u8.compute_50.ptx, line 49687; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-11_all_reduce_prod_u8.compute_50.ptx, line 60066; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-11_all_reduce_prod_u8.compute_50.ptx, line 64665; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-11_all_reduce_prod_u8.compute_50.ptx, line 68061; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-11_all_reduce_prod_u8.compute_50.ptx, line 69570; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-9_all_reduce_prod_u64.compute_61.ptx, line 1592; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-9_all_reduce_prod_u64.compute_61.ptx, line 2810; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-9_all_reduce_prod_u64.compute_61.ptx, line 4144; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-9_all_reduce_prod_u64.compute_61.ptx, line 5435; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-9_all_reduce_prod_u64.compute_61.ptx, line 7142; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-9_all_reduce_prod_u64.compute_61.ptx, line 12576; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-9_all_reduce_prod_u64.compute_61.ptx, line 14465; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-9_all_reduce_prod_u64.compute_61.ptx, line 15757; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-9_all_reduce_prod_u64.compute_61.ptx, line 19069; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-9_all_reduce_prod_u64.compute_61.ptx, line 26554; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-9_all_reduce_prod_u64.compute_61.ptx, line 27617; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-9_all_reduce_prod_u64.compute_61.ptx, line 28915; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-9_all_reduce_prod_u64.compute_61.ptx, line 30090; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-9_all_reduce_prod_u64.compute_61.ptx, line 31493; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-9_all_reduce_prod_u64.compute_61.ptx, line 32896; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-9_all_reduce_prod_u64.compute_61.ptx, line 34459; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-9_all_reduce_prod_u64.compute_61.ptx, line 35443; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-9_all_reduce_prod_u64.compute_61.ptx, line 43130; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-9_all_reduce_prod_u64.compute_61.ptx, line 45877; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-9_all_reduce_prod_u64.compute_61.ptx, line 47852; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-9_all_reduce_prod_u64.compute_61.ptx, line 49131; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_sum_bf16.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-8_all_reduce_prod_u64.compute_35.ptx, line 1593; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-8_all_reduce_prod_u64.compute_35.ptx, line 2811; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-8_all_reduce_prod_u64.compute_35.ptx, line 4145; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-8_all_reduce_prod_u64.compute_35.ptx, line 5436; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-8_all_reduce_prod_u64.compute_35.ptx, line 7143; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-8_all_reduce_prod_u64.compute_35.ptx, line 12578; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-8_all_reduce_prod_u64.compute_35.ptx, line 14468; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-8_all_reduce_prod_u64.compute_35.ptx, line 15760; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-8_all_reduce_prod_u64.compute_35.ptx, line 19073; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-8_all_reduce_prod_u64.compute_35.ptx, line 26565; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-8_all_reduce_prod_u64.compute_35.ptx, line 27628; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-8_all_reduce_prod_u64.compute_35.ptx, line 28926; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-8_all_reduce_prod_u64.compute_35.ptx, line 30101; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-8_all_reduce_prod_u64.compute_35.ptx, line 31504; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-8_all_reduce_prod_u64.compute_35.ptx, line 32907; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-8_all_reduce_prod_u64.compute_35.ptx, line 34470; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-8_all_reduce_prod_u64.compute_35.ptx, line 35454; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-8_all_reduce_prod_u64.compute_35.ptx, line 43149; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-8_all_reduce_prod_u64.compute_35.ptx, line 45897; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-8_all_reduce_prod_u64.compute_35.ptx, line 47873; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-8_all_reduce_prod_u64.compute_35.ptx, line 49152; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-10_all_reduce_prod_u8.compute_60.ptx, line 1821; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-10_all_reduce_prod_u8.compute_60.ptx, line 3274; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-10_all_reduce_prod_u8.compute_60.ptx, line 5373; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-10_all_reduce_prod_u8.compute_60.ptx, line 6897; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-10_all_reduce_prod_u8.compute_60.ptx, line 9193; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-10_all_reduce_prod_u8.compute_60.ptx, line 15917; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-10_all_reduce_prod_u8.compute_60.ptx, line 18041; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-10_all_reduce_prod_u8.compute_60.ptx, line 20759; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-10_all_reduce_prod_u8.compute_60.ptx, line 25960; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-10_all_reduce_prod_u8.compute_60.ptx, line 36085; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-10_all_reduce_prod_u8.compute_60.ptx, line 37912; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-10_all_reduce_prod_u8.compute_60.ptx, line 39969; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-10_all_reduce_prod_u8.compute_60.ptx, line 42019; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-10_all_reduce_prod_u8.compute_60.ptx, line 44292; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-10_all_reduce_prod_u8.compute_60.ptx, line 46293; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-10_all_reduce_prod_u8.compute_60.ptx, line 48462; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-10_all_reduce_prod_u8.compute_60.ptx, line 49687; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-10_all_reduce_prod_u8.compute_60.ptx, line 60066; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-10_all_reduce_prod_u8.compute_60.ptx, line 64665; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-10_all_reduce_prod_u8.compute_60.ptx, line 68061; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-10_all_reduce_prod_u8.compute_60.ptx, line 69570; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-7_all_reduce_prod_u64.compute_70.ptx, line 1592; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-7_all_reduce_prod_u64.compute_70.ptx, line 2810; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-7_all_reduce_prod_u64.compute_70.ptx, line 4144; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-7_all_reduce_prod_u64.compute_70.ptx, line 5435; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-7_all_reduce_prod_u64.compute_70.ptx, line 7142; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-7_all_reduce_prod_u64.compute_70.ptx, line 12576; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-7_all_reduce_prod_u64.compute_70.ptx, line 14465; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-7_all_reduce_prod_u64.compute_70.ptx, line 15757; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-7_all_reduce_prod_u64.compute_70.ptx, line 19069; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-7_all_reduce_prod_u64.compute_70.ptx, line 26136; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-7_all_reduce_prod_u64.compute_70.ptx, line 27443; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-7_all_reduce_prod_u64.compute_70.ptx, line 28861; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-7_all_reduce_prod_u64.compute_70.ptx, line 30453; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-7_all_reduce_prod_u64.compute_70.ptx, line 38150; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-7_all_reduce_prod_u64.compute_70.ptx, line 40897; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-7_all_reduce_prod_u64.compute_70.ptx, line 42872; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-7_all_reduce_prod_u64.compute_70.ptx, line 44151; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-6_all_reduce_prod_u64.compute_80.ptx, line 1656; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-6_all_reduce_prod_u64.compute_80.ptx, line 2938; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-6_all_reduce_prod_u64.compute_80.ptx, line 4380; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-6_all_reduce_prod_u64.compute_80.ptx, line 5735; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-6_all_reduce_prod_u64.compute_80.ptx, line 7602; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-6_all_reduce_prod_u64.compute_80.ptx, line 13386; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-6_all_reduce_prod_u64.compute_80.ptx, line 15339; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-6_all_reduce_prod_u64.compute_80.ptx, line 16790; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-6_all_reduce_prod_u64.compute_80.ptx, line 20389; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-6_all_reduce_prod_u64.compute_80.ptx, line 27712; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-6_all_reduce_prod_u64.compute_80.ptx, line 29127; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-6_all_reduce_prod_u64.compute_80.ptx, line 30685; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-6_all_reduce_prod_u64.compute_80.ptx, line 32437; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-6_all_reduce_prod_u64.compute_80.ptx, line 40198; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-6_all_reduce_prod_u64.compute_80.ptx, line 43231; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-6_all_reduce_prod_u64.compute_80.ptx, line 45358; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d5f_00000000-6_all_reduce_prod_u64.compute_80.ptx, line 46701; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-11_all_reduce_sum_bf16.compute_50.ptx, line 1690; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-11_all_reduce_sum_bf16.compute_50.ptx, line 3004; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-11_all_reduce_sum_bf16.compute_50.ptx, line 6096; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-11_all_reduce_sum_bf16.compute_50.ptx, line 7483; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-11_all_reduce_sum_bf16.compute_50.ptx, line 9430; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-11_all_reduce_sum_bf16.compute_50.ptx, line 15391; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-11_all_reduce_sum_bf16.compute_50.ptx, line 17376; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-11_all_reduce_sum_bf16.compute_50.ptx, line 22095; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-11_all_reduce_sum_bf16.compute_50.ptx, line 29026; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-11_all_reduce_sum_bf16.compute_50.ptx, line 39819; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-11_all_reduce_sum_bf16.compute_50.ptx, line 42640; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-11_all_reduce_sum_bf16.compute_50.ptx, line 45696; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-11_all_reduce_sum_bf16.compute_50.ptx, line 48677; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-11_all_reduce_sum_bf16.compute_50.ptx, line 51886; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-11_all_reduce_sum_bf16.compute_50.ptx, line 53529; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-11_all_reduce_sum_bf16.compute_50.ptx, line 55332; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-11_all_reduce_sum_bf16.compute_50.ptx, line 56412; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-11_all_reduce_sum_bf16.compute_50.ptx, line 69056; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-11_all_reduce_sum_bf16.compute_50.ptx, line 75383; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-11_all_reduce_sum_bf16.compute_50.ptx, line 80778; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-11_all_reduce_sum_bf16.compute_50.ptx, line 82153; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-9_all_reduce_prod_u8.compute_61.ptx, line 1821; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-9_all_reduce_prod_u8.compute_61.ptx, line 3274; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-9_all_reduce_prod_u8.compute_61.ptx, line 5373; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-9_all_reduce_prod_u8.compute_61.ptx, line 6897; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-9_all_reduce_prod_u8.compute_61.ptx, line 9193; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-9_all_reduce_prod_u8.compute_61.ptx, line 15917; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-9_all_reduce_prod_u8.compute_61.ptx, line 18041; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-9_all_reduce_prod_u8.compute_61.ptx, line 20759; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-9_all_reduce_prod_u8.compute_61.ptx, line 25960; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-9_all_reduce_prod_u8.compute_61.ptx, line 36085; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-9_all_reduce_prod_u8.compute_61.ptx, line 37912; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-9_all_reduce_prod_u8.compute_61.ptx, line 39969; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-9_all_reduce_prod_u8.compute_61.ptx, line 42019; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-9_all_reduce_prod_u8.compute_61.ptx, line 44292; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-9_all_reduce_prod_u8.compute_61.ptx, line 46293; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-9_all_reduce_prod_u8.compute_61.ptx, line 48462; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-9_all_reduce_prod_u8.compute_61.ptx, line 49687; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-9_all_reduce_prod_u8.compute_61.ptx, line 60066; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-9_all_reduce_prod_u8.compute_61.ptx, line 64665; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-9_all_reduce_prod_u8.compute_61.ptx, line 68061; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-9_all_reduce_prod_u8.compute_61.ptx, line 69570; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_sum_f16.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-8_all_reduce_prod_u8.compute_35.ptx, line 1822; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-8_all_reduce_prod_u8.compute_35.ptx, line 3275; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-8_all_reduce_prod_u8.compute_35.ptx, line 5374; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-8_all_reduce_prod_u8.compute_35.ptx, line 6898; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-8_all_reduce_prod_u8.compute_35.ptx, line 9194; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-8_all_reduce_prod_u8.compute_35.ptx, line 15919; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-8_all_reduce_prod_u8.compute_35.ptx, line 18044; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-8_all_reduce_prod_u8.compute_35.ptx, line 20762; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-8_all_reduce_prod_u8.compute_35.ptx, line 25964; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-8_all_reduce_prod_u8.compute_35.ptx, line 36094; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-8_all_reduce_prod_u8.compute_35.ptx, line 37921; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-8_all_reduce_prod_u8.compute_35.ptx, line 39978; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-8_all_reduce_prod_u8.compute_35.ptx, line 42028; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-8_all_reduce_prod_u8.compute_35.ptx, line 44301; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-8_all_reduce_prod_u8.compute_35.ptx, line 46302; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-8_all_reduce_prod_u8.compute_35.ptx, line 48471; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-8_all_reduce_prod_u8.compute_35.ptx, line 49696; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-8_all_reduce_prod_u8.compute_35.ptx, line 60083; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-8_all_reduce_prod_u8.compute_35.ptx, line 64683; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-8_all_reduce_prod_u8.compute_35.ptx, line 68080; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-8_all_reduce_prod_u8.compute_35.ptx, line 69589; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-10_all_reduce_sum_bf16.compute_60.ptx, line 1690; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-10_all_reduce_sum_bf16.compute_60.ptx, line 3004; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-10_all_reduce_sum_bf16.compute_60.ptx, line 6096; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-10_all_reduce_sum_bf16.compute_60.ptx, line 7483; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-10_all_reduce_sum_bf16.compute_60.ptx, line 9430; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-10_all_reduce_sum_bf16.compute_60.ptx, line 15391; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-10_all_reduce_sum_bf16.compute_60.ptx, line 17376; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-10_all_reduce_sum_bf16.compute_60.ptx, line 22095; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-10_all_reduce_sum_bf16.compute_60.ptx, line 29026; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-10_all_reduce_sum_bf16.compute_60.ptx, line 39819; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-10_all_reduce_sum_bf16.compute_60.ptx, line 42640; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-10_all_reduce_sum_bf16.compute_60.ptx, line 45696; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-10_all_reduce_sum_bf16.compute_60.ptx, line 48677; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-10_all_reduce_sum_bf16.compute_60.ptx, line 51886; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-10_all_reduce_sum_bf16.compute_60.ptx, line 53529; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-10_all_reduce_sum_bf16.compute_60.ptx, line 55332; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-10_all_reduce_sum_bf16.compute_60.ptx, line 56412; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-10_all_reduce_sum_bf16.compute_60.ptx, line 69056; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-10_all_reduce_sum_bf16.compute_60.ptx, line 75383; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-10_all_reduce_sum_bf16.compute_60.ptx, line 80778; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-10_all_reduce_sum_bf16.compute_60.ptx, line 82153; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-11_all_reduce_sum_f16.compute_50.ptx, line 1690; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-11_all_reduce_sum_f16.compute_50.ptx, line 3004; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-11_all_reduce_sum_f16.compute_50.ptx, line 5298; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-11_all_reduce_sum_f16.compute_50.ptx, line 6685; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-11_all_reduce_sum_f16.compute_50.ptx, line 8632; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-11_all_reduce_sum_f16.compute_50.ptx, line 14593; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-11_all_reduce_sum_f16.compute_50.ptx, line 16578; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-11_all_reduce_sum_f16.compute_50.ptx, line 19694; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-11_all_reduce_sum_f16.compute_50.ptx, line 25022; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-11_all_reduce_sum_f16.compute_50.ptx, line 34824; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-11_all_reduce_sum_f16.compute_50.ptx, line 36847; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-11_all_reduce_sum_f16.compute_50.ptx, line 39105; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-11_all_reduce_sum_f16.compute_50.ptx, line 41288; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-11_all_reduce_sum_f16.compute_50.ptx, line 43699; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-11_all_reduce_sum_f16.compute_50.ptx, line 45342; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-11_all_reduce_sum_f16.compute_50.ptx, line 47145; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-11_all_reduce_sum_f16.compute_50.ptx, line 48225; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-11_all_reduce_sum_f16.compute_50.ptx, line 59349; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-11_all_reduce_sum_f16.compute_50.ptx, line 64080; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-11_all_reduce_sum_f16.compute_50.ptx, line 67879; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-11_all_reduce_sum_f16.compute_50.ptx, line 69254; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-7_all_reduce_prod_u8.compute_70.ptx, line 1821; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-7_all_reduce_prod_u8.compute_70.ptx, line 3274; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-7_all_reduce_prod_u8.compute_70.ptx, line 5373; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-7_all_reduce_prod_u8.compute_70.ptx, line 6897; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-7_all_reduce_prod_u8.compute_70.ptx, line 9193; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-7_all_reduce_prod_u8.compute_70.ptx, line 15917; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-7_all_reduce_prod_u8.compute_70.ptx, line 18041; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-7_all_reduce_prod_u8.compute_70.ptx, line 20759; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-7_all_reduce_prod_u8.compute_70.ptx, line 25960; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-7_all_reduce_prod_u8.compute_70.ptx, line 35424; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-7_all_reduce_prod_u8.compute_70.ptx, line 37489; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-7_all_reduce_prod_u8.compute_70.ptx, line 39776; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-7_all_reduce_prod_u8.compute_70.ptx, line 41967; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-7_all_reduce_prod_u8.compute_70.ptx, line 52355; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-7_all_reduce_prod_u8.compute_70.ptx, line 56954; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-7_all_reduce_prod_u8.compute_70.ptx, line 60350; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-7_all_reduce_prod_u8.compute_70.ptx, line 61859; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-6_all_reduce_prod_u8.compute_80.ptx, line 2141; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-6_all_reduce_prod_u8.compute_80.ptx, line 3914; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-6_all_reduce_prod_u8.compute_80.ptx, line 6821; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-6_all_reduce_prod_u8.compute_80.ptx, line 8665; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-6_all_reduce_prod_u8.compute_80.ptx, line 11745; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-6_all_reduce_prod_u8.compute_80.ptx, line 20214; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-6_all_reduce_prod_u8.compute_80.ptx, line 22627; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-6_all_reduce_prod_u8.compute_80.ptx, line 26760; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-6_all_reduce_prod_u8.compute_80.ptx, line 34009; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-6_all_reduce_prod_u8.compute_80.ptx, line 44711; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-6_all_reduce_prod_u8.compute_80.ptx, line 47584; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-6_all_reduce_prod_u8.compute_80.ptx, line 50823; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-6_all_reduce_prod_u8.compute_80.ptx, line 53798; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-6_all_reduce_prod_u8.compute_80.ptx, line 64506; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-6_all_reduce_prod_u8.compute_80.ptx, line 71120; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-6_all_reduce_prod_u8.compute_80.ptx, line 75953; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001d8b_00000000-6_all_reduce_prod_u8.compute_80.ptx, line 77761; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-9_all_reduce_sum_bf16.compute_61.ptx, line 1690; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-9_all_reduce_sum_bf16.compute_61.ptx, line 3004; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-9_all_reduce_sum_bf16.compute_61.ptx, line 6096; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-9_all_reduce_sum_bf16.compute_61.ptx, line 7483; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-9_all_reduce_sum_bf16.compute_61.ptx, line 9430; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-9_all_reduce_sum_bf16.compute_61.ptx, line 15391; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-9_all_reduce_sum_bf16.compute_61.ptx, line 17376; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-9_all_reduce_sum_bf16.compute_61.ptx, line 22095; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-9_all_reduce_sum_bf16.compute_61.ptx, line 29026; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-9_all_reduce_sum_bf16.compute_61.ptx, line 39819; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-9_all_reduce_sum_bf16.compute_61.ptx, line 42640; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-9_all_reduce_sum_bf16.compute_61.ptx, line 45696; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-9_all_reduce_sum_bf16.compute_61.ptx, line 48677; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-9_all_reduce_sum_bf16.compute_61.ptx, line 51886; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-9_all_reduce_sum_bf16.compute_61.ptx, line 53529; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-9_all_reduce_sum_bf16.compute_61.ptx, line 55332; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-9_all_reduce_sum_bf16.compute_61.ptx, line 56412; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-9_all_reduce_sum_bf16.compute_61.ptx, line 69056; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-9_all_reduce_sum_bf16.compute_61.ptx, line 75383; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-9_all_reduce_sum_bf16.compute_61.ptx, line 80778; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-9_all_reduce_sum_bf16.compute_61.ptx, line 82153; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_sum_f32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-10_all_reduce_sum_f16.compute_60.ptx, line 1689; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-10_all_reduce_sum_f16.compute_60.ptx, line 3003; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-10_all_reduce_sum_f16.compute_60.ptx, line 4644; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-10_all_reduce_sum_f16.compute_60.ptx, line 6031; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-10_all_reduce_sum_f16.compute_60.ptx, line 7978; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-10_all_reduce_sum_f16.compute_60.ptx, line 13938; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-10_all_reduce_sum_f16.compute_60.ptx, line 15923; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-10_all_reduce_sum_f16.compute_60.ptx, line 17733; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-10_all_reduce_sum_f16.compute_60.ptx, line 21755; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-10_all_reduce_sum_f16.compute_60.ptx, line 30652; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-10_all_reduce_sum_f16.compute_60.ptx, line 32022; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-10_all_reduce_sum_f16.compute_60.ptx, line 33627; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-10_all_reduce_sum_f16.compute_60.ptx, line 35157; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-10_all_reduce_sum_f16.compute_60.ptx, line 36915; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-10_all_reduce_sum_f16.compute_60.ptx, line 38558; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-10_all_reduce_sum_f16.compute_60.ptx, line 40361; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-10_all_reduce_sum_f16.compute_60.ptx, line 41441; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-10_all_reduce_sum_f16.compute_60.ptx, line 50376; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-10_all_reduce_sum_f16.compute_60.ptx, line 53813; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-10_all_reduce_sum_f16.compute_60.ptx, line 56306; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-10_all_reduce_sum_f16.compute_60.ptx, line 57681; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-8_all_reduce_sum_bf16.compute_35.ptx, line 1691; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-8_all_reduce_sum_bf16.compute_35.ptx, line 3005; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-8_all_reduce_sum_bf16.compute_35.ptx, line 6097; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-8_all_reduce_sum_bf16.compute_35.ptx, line 7484; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-8_all_reduce_sum_bf16.compute_35.ptx, line 9431; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-8_all_reduce_sum_bf16.compute_35.ptx, line 15393; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-8_all_reduce_sum_bf16.compute_35.ptx, line 17379; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-8_all_reduce_sum_bf16.compute_35.ptx, line 22098; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-8_all_reduce_sum_bf16.compute_35.ptx, line 29030; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-8_all_reduce_sum_bf16.compute_35.ptx, line 39828; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-8_all_reduce_sum_bf16.compute_35.ptx, line 42649; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-8_all_reduce_sum_bf16.compute_35.ptx, line 45705; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-8_all_reduce_sum_bf16.compute_35.ptx, line 48686; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-8_all_reduce_sum_bf16.compute_35.ptx, line 51895; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-8_all_reduce_sum_bf16.compute_35.ptx, line 53538; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-8_all_reduce_sum_bf16.compute_35.ptx, line 55341; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-8_all_reduce_sum_bf16.compute_35.ptx, line 56421; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-8_all_reduce_sum_bf16.compute_35.ptx, line 69073; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-8_all_reduce_sum_bf16.compute_35.ptx, line 75401; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-8_all_reduce_sum_bf16.compute_35.ptx, line 80797; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-8_all_reduce_sum_bf16.compute_35.ptx, line 82172; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-9_all_reduce_sum_f16.compute_61.ptx, line 1690; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-9_all_reduce_sum_f16.compute_61.ptx, line 3004; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-9_all_reduce_sum_f16.compute_61.ptx, line 5298; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-9_all_reduce_sum_f16.compute_61.ptx, line 6685; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-9_all_reduce_sum_f16.compute_61.ptx, line 8632; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-9_all_reduce_sum_f16.compute_61.ptx, line 14593; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-9_all_reduce_sum_f16.compute_61.ptx, line 16578; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-9_all_reduce_sum_f16.compute_61.ptx, line 19694; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-9_all_reduce_sum_f16.compute_61.ptx, line 25022; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-9_all_reduce_sum_f16.compute_61.ptx, line 34824; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-9_all_reduce_sum_f16.compute_61.ptx, line 36847; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-9_all_reduce_sum_f16.compute_61.ptx, line 39105; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-9_all_reduce_sum_f16.compute_61.ptx, line 41288; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-9_all_reduce_sum_f16.compute_61.ptx, line 43699; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-9_all_reduce_sum_f16.compute_61.ptx, line 45342; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-9_all_reduce_sum_f16.compute_61.ptx, line 47145; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-9_all_reduce_sum_f16.compute_61.ptx, line 48225; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-9_all_reduce_sum_f16.compute_61.ptx, line 59349; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-9_all_reduce_sum_f16.compute_61.ptx, line 64080; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-9_all_reduce_sum_f16.compute_61.ptx, line 67879; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-9_all_reduce_sum_f16.compute_61.ptx, line 69254; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-11_all_reduce_sum_f32.compute_50.ptx, line 1626; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-11_all_reduce_sum_f32.compute_50.ptx, line 2876; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-11_all_reduce_sum_f32.compute_50.ptx, line 4389; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-11_all_reduce_sum_f32.compute_50.ptx, line 5712; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-11_all_reduce_sum_f32.compute_50.ptx, line 7499; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-11_all_reduce_sum_f32.compute_50.ptx, line 13110; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-11_all_reduce_sum_f32.compute_50.ptx, line 15031; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-11_all_reduce_sum_f32.compute_50.ptx, line 16649; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-11_all_reduce_sum_f32.compute_50.ptx, line 20351; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-11_all_reduce_sum_f32.compute_50.ptx, line 28397; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-11_all_reduce_sum_f32.compute_50.ptx, line 29639; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-11_all_reduce_sum_f32.compute_50.ptx, line 31116; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-11_all_reduce_sum_f32.compute_50.ptx, line 32486; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-11_all_reduce_sum_f32.compute_50.ptx, line 34084; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-11_all_reduce_sum_f32.compute_50.ptx, line 35567; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-11_all_reduce_sum_f32.compute_50.ptx, line 37210; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-11_all_reduce_sum_f32.compute_50.ptx, line 38226; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-11_all_reduce_sum_f32.compute_50.ptx, line 46488; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-11_all_reduce_sum_f32.compute_50.ptx, line 49567; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-11_all_reduce_sum_f32.compute_50.ptx, line 51868; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-11_all_reduce_sum_f32.compute_50.ptx, line 53179; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-7_all_reduce_sum_bf16.compute_70.ptx, line 1690; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-7_all_reduce_sum_bf16.compute_70.ptx, line 3004; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-7_all_reduce_sum_bf16.compute_70.ptx, line 6096; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-7_all_reduce_sum_bf16.compute_70.ptx, line 7483; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-7_all_reduce_sum_bf16.compute_70.ptx, line 9430; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-7_all_reduce_sum_bf16.compute_70.ptx, line 15391; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-7_all_reduce_sum_bf16.compute_70.ptx, line 17376; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-7_all_reduce_sum_bf16.compute_70.ptx, line 22095; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-7_all_reduce_sum_bf16.compute_70.ptx, line 29026; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-7_all_reduce_sum_bf16.compute_70.ptx, line 39305; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-7_all_reduce_sum_bf16.compute_70.ptx, line 42370; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-7_all_reduce_sum_bf16.compute_70.ptx, line 45594; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-7_all_reduce_sum_bf16.compute_70.ptx, line 47426; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-7_all_reduce_sum_bf16.compute_70.ptx, line 60080; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-7_all_reduce_sum_bf16.compute_70.ptx, line 66407; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-7_all_reduce_sum_bf16.compute_70.ptx, line 71802; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-7_all_reduce_sum_bf16.compute_70.ptx, line 73177; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-6_all_reduce_sum_bf16.compute_80.ptx, line 1849; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-6_all_reduce_sum_bf16.compute_80.ptx, line 3323; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-6_all_reduce_sum_bf16.compute_80.ptx, line 5494; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-6_all_reduce_sum_bf16.compute_80.ptx, line 7041; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-6_all_reduce_sum_bf16.compute_80.ptx, line 9388; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-6_all_reduce_sum_bf16.compute_80.ptx, line 16220; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-6_all_reduce_sum_bf16.compute_80.ptx, line 18365; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-6_all_reduce_sum_bf16.compute_80.ptx, line 21082; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-6_all_reduce_sum_bf16.compute_80.ptx, line 26331; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-6_all_reduce_sum_bf16.compute_80.ptx, line 35426; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-6_all_reduce_sum_bf16.compute_80.ptx, line 37570; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-6_all_reduce_sum_bf16.compute_80.ptx, line 39953; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-6_all_reduce_sum_bf16.compute_80.ptx, line 42185; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-6_all_reduce_sum_bf16.compute_80.ptx, line 51470; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-6_all_reduce_sum_bf16.compute_80.ptx, line 56117; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-6_all_reduce_sum_bf16.compute_80.ptx, line 59510; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001dbb_00000000-6_all_reduce_sum_bf16.compute_80.ptx, line 61045; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-8_all_reduce_sum_f16.compute_35.ptx, line 1691; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-8_all_reduce_sum_f16.compute_35.ptx, line 3005; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-8_all_reduce_sum_f16.compute_35.ptx, line 5299; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-8_all_reduce_sum_f16.compute_35.ptx, line 6686; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-8_all_reduce_sum_f16.compute_35.ptx, line 8633; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-8_all_reduce_sum_f16.compute_35.ptx, line 14595; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-8_all_reduce_sum_f16.compute_35.ptx, line 16581; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-8_all_reduce_sum_f16.compute_35.ptx, line 19697; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-8_all_reduce_sum_f16.compute_35.ptx, line 25026; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-8_all_reduce_sum_f16.compute_35.ptx, line 34833; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-8_all_reduce_sum_f16.compute_35.ptx, line 36856; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-8_all_reduce_sum_f16.compute_35.ptx, line 39114; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-8_all_reduce_sum_f16.compute_35.ptx, line 41297; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-8_all_reduce_sum_f16.compute_35.ptx, line 43708; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-8_all_reduce_sum_f16.compute_35.ptx, line 45351; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-8_all_reduce_sum_f16.compute_35.ptx, line 47154; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-8_all_reduce_sum_f16.compute_35.ptx, line 48234; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-8_all_reduce_sum_f16.compute_35.ptx, line 59366; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-8_all_reduce_sum_f16.compute_35.ptx, line 64098; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-8_all_reduce_sum_f16.compute_35.ptx, line 67898; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-8_all_reduce_sum_f16.compute_35.ptx, line 69273; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-10_all_reduce_sum_f32.compute_60.ptx, line 1626; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-10_all_reduce_sum_f32.compute_60.ptx, line 2876; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-10_all_reduce_sum_f32.compute_60.ptx, line 4389; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-10_all_reduce_sum_f32.compute_60.ptx, line 5712; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-10_all_reduce_sum_f32.compute_60.ptx, line 7499; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-10_all_reduce_sum_f32.compute_60.ptx, line 13110; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-10_all_reduce_sum_f32.compute_60.ptx, line 15031; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-10_all_reduce_sum_f32.compute_60.ptx, line 16649; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-10_all_reduce_sum_f32.compute_60.ptx, line 20351; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-10_all_reduce_sum_f32.compute_60.ptx, line 28397; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-10_all_reduce_sum_f32.compute_60.ptx, line 29639; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-10_all_reduce_sum_f32.compute_60.ptx, line 31116; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-10_all_reduce_sum_f32.compute_60.ptx, line 32486; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-10_all_reduce_sum_f32.compute_60.ptx, line 34084; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-10_all_reduce_sum_f32.compute_60.ptx, line 35567; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-10_all_reduce_sum_f32.compute_60.ptx, line 37210; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-10_all_reduce_sum_f32.compute_60.ptx, line 38226; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-10_all_reduce_sum_f32.compute_60.ptx, line 46488; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-10_all_reduce_sum_f32.compute_60.ptx, line 49567; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-10_all_reduce_sum_f32.compute_60.ptx, line 51868; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-10_all_reduce_sum_f32.compute_60.ptx, line 53179; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_sum_f64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-7_all_reduce_sum_f16.compute_70.ptx, line 1689; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-7_all_reduce_sum_f16.compute_70.ptx, line 3003; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-7_all_reduce_sum_f16.compute_70.ptx, line 4644; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-7_all_reduce_sum_f16.compute_70.ptx, line 6031; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-7_all_reduce_sum_f16.compute_70.ptx, line 7978; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-7_all_reduce_sum_f16.compute_70.ptx, line 13938; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-7_all_reduce_sum_f16.compute_70.ptx, line 15923; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-7_all_reduce_sum_f16.compute_70.ptx, line 17733; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-7_all_reduce_sum_f16.compute_70.ptx, line 21755; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-7_all_reduce_sum_f16.compute_70.ptx, line 30138; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-7_all_reduce_sum_f16.compute_70.ptx, line 31752; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-7_all_reduce_sum_f16.compute_70.ptx, line 33525; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-7_all_reduce_sum_f16.compute_70.ptx, line 35357; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-7_all_reduce_sum_f16.compute_70.ptx, line 44302; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-7_all_reduce_sum_f16.compute_70.ptx, line 47739; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-7_all_reduce_sum_f16.compute_70.ptx, line 50232; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-7_all_reduce_sum_f16.compute_70.ptx, line 51607; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-9_all_reduce_sum_f32.compute_61.ptx, line 1626; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-9_all_reduce_sum_f32.compute_61.ptx, line 2876; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-9_all_reduce_sum_f32.compute_61.ptx, line 4389; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-9_all_reduce_sum_f32.compute_61.ptx, line 5712; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-9_all_reduce_sum_f32.compute_61.ptx, line 7499; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-9_all_reduce_sum_f32.compute_61.ptx, line 13110; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-9_all_reduce_sum_f32.compute_61.ptx, line 15031; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-9_all_reduce_sum_f32.compute_61.ptx, line 16649; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-9_all_reduce_sum_f32.compute_61.ptx, line 20351; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-9_all_reduce_sum_f32.compute_61.ptx, line 28397; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-9_all_reduce_sum_f32.compute_61.ptx, line 29639; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-9_all_reduce_sum_f32.compute_61.ptx, line 31116; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-9_all_reduce_sum_f32.compute_61.ptx, line 32486; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-9_all_reduce_sum_f32.compute_61.ptx, line 34084; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-9_all_reduce_sum_f32.compute_61.ptx, line 35567; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-9_all_reduce_sum_f32.compute_61.ptx, line 37210; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-9_all_reduce_sum_f32.compute_61.ptx, line 38226; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-9_all_reduce_sum_f32.compute_61.ptx, line 46488; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-9_all_reduce_sum_f32.compute_61.ptx, line 49567; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-9_all_reduce_sum_f32.compute_61.ptx, line 51868; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-9_all_reduce_sum_f32.compute_61.ptx, line 53179; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-6_all_reduce_sum_f16.compute_80.ptx, line 1849; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-6_all_reduce_sum_f16.compute_80.ptx, line 3323; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-6_all_reduce_sum_f16.compute_80.ptx, line 5356; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-6_all_reduce_sum_f16.compute_80.ptx, line 6903; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-6_all_reduce_sum_f16.compute_80.ptx, line 9250; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-6_all_reduce_sum_f16.compute_80.ptx, line 16082; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-6_all_reduce_sum_f16.compute_80.ptx, line 18227; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-6_all_reduce_sum_f16.compute_80.ptx, line 20668; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-6_all_reduce_sum_f16.compute_80.ptx, line 25641; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-6_all_reduce_sum_f16.compute_80.ptx, line 34664; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-6_all_reduce_sum_f16.compute_80.ptx, line 36670; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-6_all_reduce_sum_f16.compute_80.ptx, line 38915; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-6_all_reduce_sum_f16.compute_80.ptx, line 41147; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-6_all_reduce_sum_f16.compute_80.ptx, line 50252; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-6_all_reduce_sum_f16.compute_80.ptx, line 54623; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-6_all_reduce_sum_f16.compute_80.ptx, line 57740; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001ded_00000000-6_all_reduce_sum_f16.compute_80.ptx, line 59275; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_sum_u32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-11_all_reduce_sum_f64.compute_50.ptx, line 1594; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-11_all_reduce_sum_f64.compute_50.ptx, line 2812; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-11_all_reduce_sum_f64.compute_50.ptx, line 4191; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-11_all_reduce_sum_f64.compute_50.ptx, line 5482; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-11_all_reduce_sum_f64.compute_50.ptx, line 7189; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-11_all_reduce_sum_f64.compute_50.ptx, line 12624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-11_all_reduce_sum_f64.compute_50.ptx, line 14513; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-11_all_reduce_sum_f64.compute_50.ptx, line 15895; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-11_all_reduce_sum_f64.compute_50.ptx, line 19297; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-11_all_reduce_sum_f64.compute_50.ptx, line 26839; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-11_all_reduce_sum_f64.compute_50.ptx, line 27947; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-11_all_reduce_sum_f64.compute_50.ptx, line 29290; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-11_all_reduce_sum_f64.compute_50.ptx, line 30510; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-11_all_reduce_sum_f64.compute_50.ptx, line 31958; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-11_all_reduce_sum_f64.compute_50.ptx, line 33361; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-11_all_reduce_sum_f64.compute_50.ptx, line 34924; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-11_all_reduce_sum_f64.compute_50.ptx, line 35908; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-11_all_reduce_sum_f64.compute_50.ptx, line 43679; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-11_all_reduce_sum_f64.compute_50.ptx, line 46486; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-11_all_reduce_sum_f64.compute_50.ptx, line 48551; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-11_all_reduce_sum_f64.compute_50.ptx, line 49830; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-8_all_reduce_sum_f32.compute_35.ptx, line 1627; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-8_all_reduce_sum_f32.compute_35.ptx, line 2877; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-8_all_reduce_sum_f32.compute_35.ptx, line 4390; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-8_all_reduce_sum_f32.compute_35.ptx, line 5713; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-8_all_reduce_sum_f32.compute_35.ptx, line 7500; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-8_all_reduce_sum_f32.compute_35.ptx, line 13112; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-8_all_reduce_sum_f32.compute_35.ptx, line 15034; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-8_all_reduce_sum_f32.compute_35.ptx, line 16652; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-8_all_reduce_sum_f32.compute_35.ptx, line 20355; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-8_all_reduce_sum_f32.compute_35.ptx, line 28406; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-8_all_reduce_sum_f32.compute_35.ptx, line 29648; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-8_all_reduce_sum_f32.compute_35.ptx, line 31125; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-8_all_reduce_sum_f32.compute_35.ptx, line 32495; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-8_all_reduce_sum_f32.compute_35.ptx, line 34093; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-8_all_reduce_sum_f32.compute_35.ptx, line 35576; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-8_all_reduce_sum_f32.compute_35.ptx, line 37219; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-8_all_reduce_sum_f32.compute_35.ptx, line 38235; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-8_all_reduce_sum_f32.compute_35.ptx, line 46505; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-8_all_reduce_sum_f32.compute_35.ptx, line 49585; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-8_all_reduce_sum_f32.compute_35.ptx, line 51887; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-8_all_reduce_sum_f32.compute_35.ptx, line 53198; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-10_all_reduce_sum_f64.compute_60.ptx, line 1594; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-10_all_reduce_sum_f64.compute_60.ptx, line 2812; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-10_all_reduce_sum_f64.compute_60.ptx, line 4191; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-10_all_reduce_sum_f64.compute_60.ptx, line 5482; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-10_all_reduce_sum_f64.compute_60.ptx, line 7189; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-10_all_reduce_sum_f64.compute_60.ptx, line 12624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-10_all_reduce_sum_f64.compute_60.ptx, line 14513; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-10_all_reduce_sum_f64.compute_60.ptx, line 15895; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-10_all_reduce_sum_f64.compute_60.ptx, line 19297; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-10_all_reduce_sum_f64.compute_60.ptx, line 26839; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-10_all_reduce_sum_f64.compute_60.ptx, line 27947; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-10_all_reduce_sum_f64.compute_60.ptx, line 29290; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-10_all_reduce_sum_f64.compute_60.ptx, line 30510; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-10_all_reduce_sum_f64.compute_60.ptx, line 31958; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-10_all_reduce_sum_f64.compute_60.ptx, line 33361; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-10_all_reduce_sum_f64.compute_60.ptx, line 34924; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-10_all_reduce_sum_f64.compute_60.ptx, line 35908; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-10_all_reduce_sum_f64.compute_60.ptx, line 43679; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-10_all_reduce_sum_f64.compute_60.ptx, line 46486; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-10_all_reduce_sum_f64.compute_60.ptx, line 48551; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-10_all_reduce_sum_f64.compute_60.ptx, line 49830; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-7_all_reduce_sum_f32.compute_70.ptx, line 1626; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-7_all_reduce_sum_f32.compute_70.ptx, line 2876; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-7_all_reduce_sum_f32.compute_70.ptx, line 4389; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-7_all_reduce_sum_f32.compute_70.ptx, line 5712; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-7_all_reduce_sum_f32.compute_70.ptx, line 7499; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-7_all_reduce_sum_f32.compute_70.ptx, line 13110; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-7_all_reduce_sum_f32.compute_70.ptx, line 15031; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-7_all_reduce_sum_f32.compute_70.ptx, line 16649; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-7_all_reduce_sum_f32.compute_70.ptx, line 20351; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-7_all_reduce_sum_f32.compute_70.ptx, line 27947; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-7_all_reduce_sum_f32.compute_70.ptx, line 29433; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-7_all_reduce_sum_f32.compute_70.ptx, line 31046; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-7_all_reduce_sum_f32.compute_70.ptx, line 32718; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-7_all_reduce_sum_f32.compute_70.ptx, line 40990; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-7_all_reduce_sum_f32.compute_70.ptx, line 44069; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-7_all_reduce_sum_f32.compute_70.ptx, line 46370; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-7_all_reduce_sum_f32.compute_70.ptx, line 47681; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-11_all_reduce_sum_u32.compute_50.ptx, line 1625; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-11_all_reduce_sum_u32.compute_50.ptx, line 2875; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-11_all_reduce_sum_u32.compute_50.ptx, line 4301; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-11_all_reduce_sum_u32.compute_50.ptx, line 5624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-11_all_reduce_sum_u32.compute_50.ptx, line 7411; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-11_all_reduce_sum_u32.compute_50.ptx, line 13021; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-11_all_reduce_sum_u32.compute_50.ptx, line 14942; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-11_all_reduce_sum_u32.compute_50.ptx, line 16386; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-11_all_reduce_sum_u32.compute_50.ptx, line 19914; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-11_all_reduce_sum_u32.compute_50.ptx, line 27847; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-11_all_reduce_sum_u32.compute_50.ptx, line 29002; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-11_all_reduce_sum_u32.compute_50.ptx, line 30392; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-11_all_reduce_sum_u32.compute_50.ptx, line 31675; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-11_all_reduce_sum_u32.compute_50.ptx, line 33186; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-11_all_reduce_sum_u32.compute_50.ptx, line 34669; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-11_all_reduce_sum_u32.compute_50.ptx, line 36312; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-11_all_reduce_sum_u32.compute_50.ptx, line 37328; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-11_all_reduce_sum_u32.compute_50.ptx, line 45378; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-11_all_reduce_sum_u32.compute_50.ptx, line 48321; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-11_all_reduce_sum_u32.compute_50.ptx, line 50448; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-11_all_reduce_sum_u32.compute_50.ptx, line 51759; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-6_all_reduce_sum_f32.compute_80.ptx, line 1722; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-6_all_reduce_sum_f32.compute_80.ptx, line 3068; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-6_all_reduce_sum_f32.compute_80.ptx, line 4845; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-6_all_reduce_sum_f32.compute_80.ptx, line 6264; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-6_all_reduce_sum_f32.compute_80.ptx, line 8291; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-6_all_reduce_sum_f32.compute_80.ptx, line 14420; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-6_all_reduce_sum_f32.compute_80.ptx, line 16437; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-6_all_reduce_sum_f32.compute_80.ptx, line 18494; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-6_all_reduce_sum_f32.compute_80.ptx, line 22827; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-6_all_reduce_sum_f32.compute_80.ptx, line 30807; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-6_all_reduce_sum_f32.compute_80.ptx, line 32557; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-6_all_reduce_sum_f32.compute_80.ptx, line 34482; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-6_all_reduce_sum_f32.compute_80.ptx, line 36394; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-6_all_reduce_sum_f32.compute_80.ptx, line 44762; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-6_all_reduce_sum_f32.compute_80.ptx, line 48425; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-6_all_reduce_sum_f32.compute_80.ptx, line 51158; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e23_00000000-6_all_reduce_sum_f32.compute_80.ptx, line 52565; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_sum_u64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-9_all_reduce_sum_f64.compute_61.ptx, line 1594; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-9_all_reduce_sum_f64.compute_61.ptx, line 2812; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-9_all_reduce_sum_f64.compute_61.ptx, line 4191; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-9_all_reduce_sum_f64.compute_61.ptx, line 5482; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-9_all_reduce_sum_f64.compute_61.ptx, line 7189; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-9_all_reduce_sum_f64.compute_61.ptx, line 12624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-9_all_reduce_sum_f64.compute_61.ptx, line 14513; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-9_all_reduce_sum_f64.compute_61.ptx, line 15895; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-9_all_reduce_sum_f64.compute_61.ptx, line 19297; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-9_all_reduce_sum_f64.compute_61.ptx, line 26839; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-9_all_reduce_sum_f64.compute_61.ptx, line 27947; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-9_all_reduce_sum_f64.compute_61.ptx, line 29290; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-9_all_reduce_sum_f64.compute_61.ptx, line 30510; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-9_all_reduce_sum_f64.compute_61.ptx, line 31958; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-9_all_reduce_sum_f64.compute_61.ptx, line 33361; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-9_all_reduce_sum_f64.compute_61.ptx, line 34924; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-9_all_reduce_sum_f64.compute_61.ptx, line 35908; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-9_all_reduce_sum_f64.compute_61.ptx, line 43679; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-9_all_reduce_sum_f64.compute_61.ptx, line 46486; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-9_all_reduce_sum_f64.compute_61.ptx, line 48551; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-9_all_reduce_sum_f64.compute_61.ptx, line 49830; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-10_all_reduce_sum_u32.compute_60.ptx, line 1625; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-10_all_reduce_sum_u32.compute_60.ptx, line 2875; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-10_all_reduce_sum_u32.compute_60.ptx, line 4301; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-10_all_reduce_sum_u32.compute_60.ptx, line 5624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-10_all_reduce_sum_u32.compute_60.ptx, line 7411; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-10_all_reduce_sum_u32.compute_60.ptx, line 13021; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-10_all_reduce_sum_u32.compute_60.ptx, line 14942; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-10_all_reduce_sum_u32.compute_60.ptx, line 16386; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-10_all_reduce_sum_u32.compute_60.ptx, line 19914; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-10_all_reduce_sum_u32.compute_60.ptx, line 27847; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-10_all_reduce_sum_u32.compute_60.ptx, line 29002; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-10_all_reduce_sum_u32.compute_60.ptx, line 30392; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-10_all_reduce_sum_u32.compute_60.ptx, line 31675; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-10_all_reduce_sum_u32.compute_60.ptx, line 33186; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-10_all_reduce_sum_u32.compute_60.ptx, line 34669; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-10_all_reduce_sum_u32.compute_60.ptx, line 36312; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-10_all_reduce_sum_u32.compute_60.ptx, line 37328; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-10_all_reduce_sum_u32.compute_60.ptx, line 45378; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-10_all_reduce_sum_u32.compute_60.ptx, line 48321; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-10_all_reduce_sum_u32.compute_60.ptx, line 50448; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-10_all_reduce_sum_u32.compute_60.ptx, line 51759; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-8_all_reduce_sum_f64.compute_35.ptx, line 1595; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-8_all_reduce_sum_f64.compute_35.ptx, line 2813; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-8_all_reduce_sum_f64.compute_35.ptx, line 4192; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-8_all_reduce_sum_f64.compute_35.ptx, line 5483; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-8_all_reduce_sum_f64.compute_35.ptx, line 7190; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-8_all_reduce_sum_f64.compute_35.ptx, line 12626; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-8_all_reduce_sum_f64.compute_35.ptx, line 14516; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-8_all_reduce_sum_f64.compute_35.ptx, line 15898; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-8_all_reduce_sum_f64.compute_35.ptx, line 19301; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-8_all_reduce_sum_f64.compute_35.ptx, line 26850; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-8_all_reduce_sum_f64.compute_35.ptx, line 27958; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-8_all_reduce_sum_f64.compute_35.ptx, line 29301; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-8_all_reduce_sum_f64.compute_35.ptx, line 30521; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-8_all_reduce_sum_f64.compute_35.ptx, line 31969; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-8_all_reduce_sum_f64.compute_35.ptx, line 33372; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-8_all_reduce_sum_f64.compute_35.ptx, line 34935; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-8_all_reduce_sum_f64.compute_35.ptx, line 35919; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-8_all_reduce_sum_f64.compute_35.ptx, line 43698; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-8_all_reduce_sum_f64.compute_35.ptx, line 46506; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-8_all_reduce_sum_f64.compute_35.ptx, line 48572; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-8_all_reduce_sum_f64.compute_35.ptx, line 49851; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-11_all_reduce_sum_u64.compute_50.ptx, line 1593; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-11_all_reduce_sum_u64.compute_50.ptx, line 2811; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-11_all_reduce_sum_u64.compute_50.ptx, line 4145; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-11_all_reduce_sum_u64.compute_50.ptx, line 5436; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-11_all_reduce_sum_u64.compute_50.ptx, line 7143; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-11_all_reduce_sum_u64.compute_50.ptx, line 12577; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-11_all_reduce_sum_u64.compute_50.ptx, line 14466; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-11_all_reduce_sum_u64.compute_50.ptx, line 15758; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-11_all_reduce_sum_u64.compute_50.ptx, line 19070; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-11_all_reduce_sum_u64.compute_50.ptx, line 26555; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-11_all_reduce_sum_u64.compute_50.ptx, line 27618; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-11_all_reduce_sum_u64.compute_50.ptx, line 28916; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-11_all_reduce_sum_u64.compute_50.ptx, line 30091; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-11_all_reduce_sum_u64.compute_50.ptx, line 31494; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-11_all_reduce_sum_u64.compute_50.ptx, line 32897; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-11_all_reduce_sum_u64.compute_50.ptx, line 34460; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-11_all_reduce_sum_u64.compute_50.ptx, line 35444; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-11_all_reduce_sum_u64.compute_50.ptx, line 43134; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-11_all_reduce_sum_u64.compute_50.ptx, line 45881; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-11_all_reduce_sum_u64.compute_50.ptx, line 47856; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-11_all_reduce_sum_u64.compute_50.ptx, line 49135; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-9_all_reduce_sum_u32.compute_61.ptx, line 1625; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-9_all_reduce_sum_u32.compute_61.ptx, line 2875; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-9_all_reduce_sum_u32.compute_61.ptx, line 4301; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-9_all_reduce_sum_u32.compute_61.ptx, line 5624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-9_all_reduce_sum_u32.compute_61.ptx, line 7411; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-9_all_reduce_sum_u32.compute_61.ptx, line 13021; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-9_all_reduce_sum_u32.compute_61.ptx, line 14942; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-9_all_reduce_sum_u32.compute_61.ptx, line 16386; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-9_all_reduce_sum_u32.compute_61.ptx, line 19914; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-9_all_reduce_sum_u32.compute_61.ptx, line 27847; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-9_all_reduce_sum_u32.compute_61.ptx, line 29002; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-9_all_reduce_sum_u32.compute_61.ptx, line 30392; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-9_all_reduce_sum_u32.compute_61.ptx, line 31675; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-9_all_reduce_sum_u32.compute_61.ptx, line 33186; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-9_all_reduce_sum_u32.compute_61.ptx, line 34669; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-9_all_reduce_sum_u32.compute_61.ptx, line 36312; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-9_all_reduce_sum_u32.compute_61.ptx, line 37328; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-9_all_reduce_sum_u32.compute_61.ptx, line 45378; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-9_all_reduce_sum_u32.compute_61.ptx, line 48321; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-9_all_reduce_sum_u32.compute_61.ptx, line 50448; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-9_all_reduce_sum_u32.compute_61.ptx, line 51759; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-7_all_reduce_sum_f64.compute_70.ptx, line 1594; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-7_all_reduce_sum_f64.compute_70.ptx, line 2812; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-7_all_reduce_sum_f64.compute_70.ptx, line 4191; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-7_all_reduce_sum_f64.compute_70.ptx, line 5482; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-7_all_reduce_sum_f64.compute_70.ptx, line 7189; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-7_all_reduce_sum_f64.compute_70.ptx, line 12624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-7_all_reduce_sum_f64.compute_70.ptx, line 14513; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-7_all_reduce_sum_f64.compute_70.ptx, line 15895; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-7_all_reduce_sum_f64.compute_70.ptx, line 19297; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-7_all_reduce_sum_f64.compute_70.ptx, line 26421; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-7_all_reduce_sum_f64.compute_70.ptx, line 27773; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-7_all_reduce_sum_f64.compute_70.ptx, line 29236; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-7_all_reduce_sum_f64.compute_70.ptx, line 30828; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-7_all_reduce_sum_f64.compute_70.ptx, line 38609; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-7_all_reduce_sum_f64.compute_70.ptx, line 41416; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-7_all_reduce_sum_f64.compute_70.ptx, line 43481; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-7_all_reduce_sum_f64.compute_70.ptx, line 44760; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-6_all_reduce_sum_f64.compute_80.ptx, line 1658; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-6_all_reduce_sum_f64.compute_80.ptx, line 2940; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-6_all_reduce_sum_f64.compute_80.ptx, line 4463; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-6_all_reduce_sum_f64.compute_80.ptx, line 5818; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-6_all_reduce_sum_f64.compute_80.ptx, line 7685; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-6_all_reduce_sum_f64.compute_80.ptx, line 13470; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-6_all_reduce_sum_f64.compute_80.ptx, line 15423; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-6_all_reduce_sum_f64.compute_80.ptx, line 17036; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-6_all_reduce_sum_f64.compute_80.ptx, line 20797; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-6_all_reduce_sum_f64.compute_80.ptx, line 28177; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-6_all_reduce_sum_f64.compute_80.ptx, line 29673; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-6_all_reduce_sum_f64.compute_80.ptx, line 31312; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-6_all_reduce_sum_f64.compute_80.ptx, line 33064; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-6_all_reduce_sum_f64.compute_80.ptx, line 40909; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-6_all_reduce_sum_f64.compute_80.ptx, line 44050; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-6_all_reduce_sum_f64.compute_80.ptx, line 46339; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e61_00000000-6_all_reduce_sum_f64.compute_80.ptx, line 47682; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_sum_u8.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-10_all_reduce_sum_u64.compute_60.ptx, line 1593; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-10_all_reduce_sum_u64.compute_60.ptx, line 2811; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-10_all_reduce_sum_u64.compute_60.ptx, line 4145; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-10_all_reduce_sum_u64.compute_60.ptx, line 5436; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-10_all_reduce_sum_u64.compute_60.ptx, line 7143; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-10_all_reduce_sum_u64.compute_60.ptx, line 12577; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-10_all_reduce_sum_u64.compute_60.ptx, line 14466; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-10_all_reduce_sum_u64.compute_60.ptx, line 15758; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-10_all_reduce_sum_u64.compute_60.ptx, line 19070; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-10_all_reduce_sum_u64.compute_60.ptx, line 26555; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-10_all_reduce_sum_u64.compute_60.ptx, line 27618; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-10_all_reduce_sum_u64.compute_60.ptx, line 28916; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-10_all_reduce_sum_u64.compute_60.ptx, line 30091; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-10_all_reduce_sum_u64.compute_60.ptx, line 31494; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-10_all_reduce_sum_u64.compute_60.ptx, line 32897; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-10_all_reduce_sum_u64.compute_60.ptx, line 34460; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-10_all_reduce_sum_u64.compute_60.ptx, line 35444; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-10_all_reduce_sum_u64.compute_60.ptx, line 43134; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-10_all_reduce_sum_u64.compute_60.ptx, line 45881; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-10_all_reduce_sum_u64.compute_60.ptx, line 47856; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-10_all_reduce_sum_u64.compute_60.ptx, line 49135; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-8_all_reduce_sum_u32.compute_35.ptx, line 1626; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-8_all_reduce_sum_u32.compute_35.ptx, line 2876; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-8_all_reduce_sum_u32.compute_35.ptx, line 4302; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-8_all_reduce_sum_u32.compute_35.ptx, line 5625; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-8_all_reduce_sum_u32.compute_35.ptx, line 7412; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-8_all_reduce_sum_u32.compute_35.ptx, line 13023; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-8_all_reduce_sum_u32.compute_35.ptx, line 14945; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-8_all_reduce_sum_u32.compute_35.ptx, line 16389; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-8_all_reduce_sum_u32.compute_35.ptx, line 19918; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-8_all_reduce_sum_u32.compute_35.ptx, line 27856; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-8_all_reduce_sum_u32.compute_35.ptx, line 29011; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-8_all_reduce_sum_u32.compute_35.ptx, line 30401; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-8_all_reduce_sum_u32.compute_35.ptx, line 31684; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-8_all_reduce_sum_u32.compute_35.ptx, line 33195; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-8_all_reduce_sum_u32.compute_35.ptx, line 34678; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-8_all_reduce_sum_u32.compute_35.ptx, line 36321; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-8_all_reduce_sum_u32.compute_35.ptx, line 37337; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-8_all_reduce_sum_u32.compute_35.ptx, line 45395; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-8_all_reduce_sum_u32.compute_35.ptx, line 48339; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-8_all_reduce_sum_u32.compute_35.ptx, line 50467; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-8_all_reduce_sum_u32.compute_35.ptx, line 51778; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-9_all_reduce_sum_u64.compute_61.ptx, line 1593; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-9_all_reduce_sum_u64.compute_61.ptx, line 2811; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-9_all_reduce_sum_u64.compute_61.ptx, line 4145; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-9_all_reduce_sum_u64.compute_61.ptx, line 5436; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-9_all_reduce_sum_u64.compute_61.ptx, line 7143; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-9_all_reduce_sum_u64.compute_61.ptx, line 12577; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-9_all_reduce_sum_u64.compute_61.ptx, line 14466; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-9_all_reduce_sum_u64.compute_61.ptx, line 15758; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-9_all_reduce_sum_u64.compute_61.ptx, line 19070; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-9_all_reduce_sum_u64.compute_61.ptx, line 26555; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-9_all_reduce_sum_u64.compute_61.ptx, line 27618; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-9_all_reduce_sum_u64.compute_61.ptx, line 28916; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-9_all_reduce_sum_u64.compute_61.ptx, line 30091; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-9_all_reduce_sum_u64.compute_61.ptx, line 31494; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-9_all_reduce_sum_u64.compute_61.ptx, line 32897; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-9_all_reduce_sum_u64.compute_61.ptx, line 34460; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-9_all_reduce_sum_u64.compute_61.ptx, line 35444; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-9_all_reduce_sum_u64.compute_61.ptx, line 43134; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-9_all_reduce_sum_u64.compute_61.ptx, line 45881; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-9_all_reduce_sum_u64.compute_61.ptx, line 47856; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-9_all_reduce_sum_u64.compute_61.ptx, line 49135; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-7_all_reduce_sum_u32.compute_70.ptx, line 1625; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-7_all_reduce_sum_u32.compute_70.ptx, line 2875; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-7_all_reduce_sum_u32.compute_70.ptx, line 4301; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-7_all_reduce_sum_u32.compute_70.ptx, line 5624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-7_all_reduce_sum_u32.compute_70.ptx, line 7411; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-7_all_reduce_sum_u32.compute_70.ptx, line 13021; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-7_all_reduce_sum_u32.compute_70.ptx, line 14942; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-7_all_reduce_sum_u32.compute_70.ptx, line 16386; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-7_all_reduce_sum_u32.compute_70.ptx, line 19914; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-7_all_reduce_sum_u32.compute_70.ptx, line 27397; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-7_all_reduce_sum_u32.compute_70.ptx, line 28796; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-7_all_reduce_sum_u32.compute_70.ptx, line 30322; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-7_all_reduce_sum_u32.compute_70.ptx, line 31994; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-7_all_reduce_sum_u32.compute_70.ptx, line 40054; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-7_all_reduce_sum_u32.compute_70.ptx, line 42997; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-7_all_reduce_sum_u32.compute_70.ptx, line 45124; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-7_all_reduce_sum_u32.compute_70.ptx, line 46435; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-6_all_reduce_sum_u32.compute_80.ptx, line 1721; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-6_all_reduce_sum_u32.compute_80.ptx, line 3067; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-6_all_reduce_sum_u32.compute_80.ptx, line 4685; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-6_all_reduce_sum_u32.compute_80.ptx, line 6104; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-6_all_reduce_sum_u32.compute_80.ptx, line 8131; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-6_all_reduce_sum_u32.compute_80.ptx, line 14259; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-6_all_reduce_sum_u32.compute_80.ptx, line 16276; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-6_all_reduce_sum_u32.compute_80.ptx, line 18015; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-6_all_reduce_sum_u32.compute_80.ptx, line 22030; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-6_all_reduce_sum_u32.compute_80.ptx, line 29897; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-6_all_reduce_sum_u32.compute_80.ptx, line 31488; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-6_all_reduce_sum_u32.compute_80.ptx, line 33254; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-6_all_reduce_sum_u32.compute_80.ptx, line 35166; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-6_all_reduce_sum_u32.compute_80.ptx, line 43322; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-6_all_reduce_sum_u32.compute_80.ptx, line 46737; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-6_all_reduce_sum_u32.compute_80.ptx, line 49152; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001e85_00000000-6_all_reduce_sum_u32.compute_80.ptx, line 50559; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_sumpostdiv_i32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-8_all_reduce_sum_u64.compute_35.ptx, line 1594; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-8_all_reduce_sum_u64.compute_35.ptx, line 2812; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-8_all_reduce_sum_u64.compute_35.ptx, line 4146; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-8_all_reduce_sum_u64.compute_35.ptx, line 5437; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-8_all_reduce_sum_u64.compute_35.ptx, line 7144; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-8_all_reduce_sum_u64.compute_35.ptx, line 12579; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-8_all_reduce_sum_u64.compute_35.ptx, line 14469; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-8_all_reduce_sum_u64.compute_35.ptx, line 15761; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-8_all_reduce_sum_u64.compute_35.ptx, line 19074; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-8_all_reduce_sum_u64.compute_35.ptx, line 26566; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-8_all_reduce_sum_u64.compute_35.ptx, line 27629; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-8_all_reduce_sum_u64.compute_35.ptx, line 28927; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-8_all_reduce_sum_u64.compute_35.ptx, line 30102; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-8_all_reduce_sum_u64.compute_35.ptx, line 31505; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-8_all_reduce_sum_u64.compute_35.ptx, line 32908; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-8_all_reduce_sum_u64.compute_35.ptx, line 34471; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-8_all_reduce_sum_u64.compute_35.ptx, line 35455; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-8_all_reduce_sum_u64.compute_35.ptx, line 43150; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-8_all_reduce_sum_u64.compute_35.ptx, line 45898; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-8_all_reduce_sum_u64.compute_35.ptx, line 47874; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-8_all_reduce_sum_u64.compute_35.ptx, line 49153; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-11_all_reduce_sum_u8.compute_50.ptx, line 1822; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-11_all_reduce_sum_u8.compute_50.ptx, line 3275; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-11_all_reduce_sum_u8.compute_50.ptx, line 5154; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-11_all_reduce_sum_u8.compute_50.ptx, line 6678; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-11_all_reduce_sum_u8.compute_50.ptx, line 8974; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-11_all_reduce_sum_u8.compute_50.ptx, line 15698; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-11_all_reduce_sum_u8.compute_50.ptx, line 17822; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-11_all_reduce_sum_u8.compute_50.ptx, line 20026; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-11_all_reduce_sum_u8.compute_50.ptx, line 24713; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-11_all_reduce_sum_u8.compute_50.ptx, line 34442; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-11_all_reduce_sum_u8.compute_50.ptx, line 36049; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-11_all_reduce_sum_u8.compute_50.ptx, line 37886; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-11_all_reduce_sum_u8.compute_50.ptx, line 39716; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-11_all_reduce_sum_u8.compute_50.ptx, line 41769; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-11_all_reduce_sum_u8.compute_50.ptx, line 43770; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-11_all_reduce_sum_u8.compute_50.ptx, line 45939; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-11_all_reduce_sum_u8.compute_50.ptx, line 47164; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-11_all_reduce_sum_u8.compute_50.ptx, line 56553; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-11_all_reduce_sum_u8.compute_50.ptx, line 60613; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-11_all_reduce_sum_u8.compute_50.ptx, line 63503; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-11_all_reduce_sum_u8.compute_50.ptx, line 65012; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-7_all_reduce_sum_u64.compute_70.ptx, line 1593; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-7_all_reduce_sum_u64.compute_70.ptx, line 2811; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-7_all_reduce_sum_u64.compute_70.ptx, line 4145; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-7_all_reduce_sum_u64.compute_70.ptx, line 5436; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-7_all_reduce_sum_u64.compute_70.ptx, line 7143; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-7_all_reduce_sum_u64.compute_70.ptx, line 12577; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-7_all_reduce_sum_u64.compute_70.ptx, line 14466; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-7_all_reduce_sum_u64.compute_70.ptx, line 15758; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-7_all_reduce_sum_u64.compute_70.ptx, line 19070; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-7_all_reduce_sum_u64.compute_70.ptx, line 26137; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-7_all_reduce_sum_u64.compute_70.ptx, line 27444; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-7_all_reduce_sum_u64.compute_70.ptx, line 28862; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-7_all_reduce_sum_u64.compute_70.ptx, line 30454; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-7_all_reduce_sum_u64.compute_70.ptx, line 38154; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-7_all_reduce_sum_u64.compute_70.ptx, line 40901; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-7_all_reduce_sum_u64.compute_70.ptx, line 42876; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-7_all_reduce_sum_u64.compute_70.ptx, line 44155; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-6_all_reduce_sum_u64.compute_80.ptx, line 1657; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-6_all_reduce_sum_u64.compute_80.ptx, line 2939; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-6_all_reduce_sum_u64.compute_80.ptx, line 4381; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-6_all_reduce_sum_u64.compute_80.ptx, line 5736; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-6_all_reduce_sum_u64.compute_80.ptx, line 7603; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-6_all_reduce_sum_u64.compute_80.ptx, line 13387; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-6_all_reduce_sum_u64.compute_80.ptx, line 15340; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-6_all_reduce_sum_u64.compute_80.ptx, line 16791; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-6_all_reduce_sum_u64.compute_80.ptx, line 20390; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-6_all_reduce_sum_u64.compute_80.ptx, line 27713; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-6_all_reduce_sum_u64.compute_80.ptx, line 29128; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-6_all_reduce_sum_u64.compute_80.ptx, line 30686; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-6_all_reduce_sum_u64.compute_80.ptx, line 32438; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-6_all_reduce_sum_u64.compute_80.ptx, line 40202; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-6_all_reduce_sum_u64.compute_80.ptx, line 43235; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-6_all_reduce_sum_u64.compute_80.ptx, line 45362; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eb7_00000000-6_all_reduce_sum_u64.compute_80.ptx, line 46705; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-10_all_reduce_sum_u8.compute_60.ptx, line 1822; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-10_all_reduce_sum_u8.compute_60.ptx, line 3275; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-10_all_reduce_sum_u8.compute_60.ptx, line 5154; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-10_all_reduce_sum_u8.compute_60.ptx, line 6678; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-10_all_reduce_sum_u8.compute_60.ptx, line 8974; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-10_all_reduce_sum_u8.compute_60.ptx, line 15698; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-10_all_reduce_sum_u8.compute_60.ptx, line 17822; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-10_all_reduce_sum_u8.compute_60.ptx, line 20026; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-10_all_reduce_sum_u8.compute_60.ptx, line 24713; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-10_all_reduce_sum_u8.compute_60.ptx, line 34442; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-10_all_reduce_sum_u8.compute_60.ptx, line 36049; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-10_all_reduce_sum_u8.compute_60.ptx, line 37886; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-10_all_reduce_sum_u8.compute_60.ptx, line 39716; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-10_all_reduce_sum_u8.compute_60.ptx, line 41769; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-10_all_reduce_sum_u8.compute_60.ptx, line 43770; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-10_all_reduce_sum_u8.compute_60.ptx, line 45939; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-10_all_reduce_sum_u8.compute_60.ptx, line 47164; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-10_all_reduce_sum_u8.compute_60.ptx, line 56553; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-10_all_reduce_sum_u8.compute_60.ptx, line 60613; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-10_all_reduce_sum_u8.compute_60.ptx, line 63503; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-10_all_reduce_sum_u8.compute_60.ptx, line 65012; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-11_all_reduce_sumpostdiv_i32.compute_50.ptx, line 1624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-11_all_reduce_sumpostdiv_i32.compute_50.ptx, line 2924; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-11_all_reduce_sumpostdiv_i32.compute_50.ptx, line 4350; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-11_all_reduce_sumpostdiv_i32.compute_50.ptx, line 5673; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-11_all_reduce_sumpostdiv_i32.compute_50.ptx, line 7561; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-11_all_reduce_sumpostdiv_i32.compute_50.ptx, line 13171; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-11_all_reduce_sumpostdiv_i32.compute_50.ptx, line 15142; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-11_all_reduce_sumpostdiv_i32.compute_50.ptx, line 16586; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-11_all_reduce_sumpostdiv_i32.compute_50.ptx, line 20114; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-11_all_reduce_sumpostdiv_i32.compute_50.ptx, line 28181; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-11_all_reduce_sumpostdiv_i32.compute_50.ptx, line 29336; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-11_all_reduce_sumpostdiv_i32.compute_50.ptx, line 30726; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-11_all_reduce_sumpostdiv_i32.compute_50.ptx, line 32039; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-11_all_reduce_sumpostdiv_i32.compute_50.ptx, line 33580; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-11_all_reduce_sumpostdiv_i32.compute_50.ptx, line 35063; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-11_all_reduce_sumpostdiv_i32.compute_50.ptx, line 36706; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-11_all_reduce_sumpostdiv_i32.compute_50.ptx, line 37722; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-11_all_reduce_sumpostdiv_i32.compute_50.ptx, line 45828; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-11_all_reduce_sumpostdiv_i32.compute_50.ptx, line 48801; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-11_all_reduce_sumpostdiv_i32.compute_50.ptx, line 50928; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-11_all_reduce_sumpostdiv_i32.compute_50.ptx, line 52239; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_sumpostdiv_i64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-10_all_reduce_sumpostdiv_i32.compute_60.ptx, line 1624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-10_all_reduce_sumpostdiv_i32.compute_60.ptx, line 2924; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-10_all_reduce_sumpostdiv_i32.compute_60.ptx, line 4350; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-10_all_reduce_sumpostdiv_i32.compute_60.ptx, line 5673; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-10_all_reduce_sumpostdiv_i32.compute_60.ptx, line 7561; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-10_all_reduce_sumpostdiv_i32.compute_60.ptx, line 13171; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-10_all_reduce_sumpostdiv_i32.compute_60.ptx, line 15142; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-10_all_reduce_sumpostdiv_i32.compute_60.ptx, line 16586; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-10_all_reduce_sumpostdiv_i32.compute_60.ptx, line 20114; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-10_all_reduce_sumpostdiv_i32.compute_60.ptx, line 28181; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-10_all_reduce_sumpostdiv_i32.compute_60.ptx, line 29336; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-10_all_reduce_sumpostdiv_i32.compute_60.ptx, line 30726; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-10_all_reduce_sumpostdiv_i32.compute_60.ptx, line 32039; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-10_all_reduce_sumpostdiv_i32.compute_60.ptx, line 33580; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-10_all_reduce_sumpostdiv_i32.compute_60.ptx, line 35063; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-10_all_reduce_sumpostdiv_i32.compute_60.ptx, line 36706; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-10_all_reduce_sumpostdiv_i32.compute_60.ptx, line 37722; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-10_all_reduce_sumpostdiv_i32.compute_60.ptx, line 45828; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-10_all_reduce_sumpostdiv_i32.compute_60.ptx, line 48801; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-10_all_reduce_sumpostdiv_i32.compute_60.ptx, line 50928; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-10_all_reduce_sumpostdiv_i32.compute_60.ptx, line 52239; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-9_all_reduce_sum_u8.compute_61.ptx, line 1822; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-9_all_reduce_sum_u8.compute_61.ptx, line 3275; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-9_all_reduce_sum_u8.compute_61.ptx, line 5154; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-9_all_reduce_sum_u8.compute_61.ptx, line 6678; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-9_all_reduce_sum_u8.compute_61.ptx, line 8974; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-9_all_reduce_sum_u8.compute_61.ptx, line 15698; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-9_all_reduce_sum_u8.compute_61.ptx, line 17822; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-9_all_reduce_sum_u8.compute_61.ptx, line 20026; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-9_all_reduce_sum_u8.compute_61.ptx, line 24713; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-9_all_reduce_sum_u8.compute_61.ptx, line 34442; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-9_all_reduce_sum_u8.compute_61.ptx, line 36049; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-9_all_reduce_sum_u8.compute_61.ptx, line 37886; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-9_all_reduce_sum_u8.compute_61.ptx, line 39716; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-9_all_reduce_sum_u8.compute_61.ptx, line 41769; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-9_all_reduce_sum_u8.compute_61.ptx, line 43770; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-9_all_reduce_sum_u8.compute_61.ptx, line 45939; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-9_all_reduce_sum_u8.compute_61.ptx, line 47164; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-9_all_reduce_sum_u8.compute_61.ptx, line 56553; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-9_all_reduce_sum_u8.compute_61.ptx, line 60613; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-9_all_reduce_sum_u8.compute_61.ptx, line 63503; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-9_all_reduce_sum_u8.compute_61.ptx, line 65012; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-11_all_reduce_sumpostdiv_i64.compute_50.ptx, line 1592; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-11_all_reduce_sumpostdiv_i64.compute_50.ptx, line 3074; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-11_all_reduce_sumpostdiv_i64.compute_50.ptx, line 4408; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-11_all_reduce_sumpostdiv_i64.compute_50.ptx, line 5699; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-11_all_reduce_sumpostdiv_i64.compute_50.ptx, line 7947; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-11_all_reduce_sumpostdiv_i64.compute_50.ptx, line 13381; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-11_all_reduce_sumpostdiv_i64.compute_50.ptx, line 15534; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-11_all_reduce_sumpostdiv_i64.compute_50.ptx, line 16833; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-11_all_reduce_sumpostdiv_i64.compute_50.ptx, line 20148; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-11_all_reduce_sumpostdiv_i64.compute_50.ptx, line 28336; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-11_all_reduce_sumpostdiv_i64.compute_50.ptx, line 29399; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-11_all_reduce_sumpostdiv_i64.compute_50.ptx, line 30697; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-11_all_reduce_sumpostdiv_i64.compute_50.ptx, line 32148; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-11_all_reduce_sumpostdiv_i64.compute_50.ptx, line 33822; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-11_all_reduce_sumpostdiv_i64.compute_50.ptx, line 35225; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-11_all_reduce_sumpostdiv_i64.compute_50.ptx, line 36788; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-11_all_reduce_sumpostdiv_i64.compute_50.ptx, line 37772; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-11_all_reduce_sumpostdiv_i64.compute_50.ptx, line 45648; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-11_all_reduce_sumpostdiv_i64.compute_50.ptx, line 48659; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-11_all_reduce_sumpostdiv_i64.compute_50.ptx, line 50634; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-11_all_reduce_sumpostdiv_i64.compute_50.ptx, line 51913; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-9_all_reduce_sumpostdiv_i32.compute_61.ptx, line 1624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-9_all_reduce_sumpostdiv_i32.compute_61.ptx, line 2924; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-9_all_reduce_sumpostdiv_i32.compute_61.ptx, line 4350; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-9_all_reduce_sumpostdiv_i32.compute_61.ptx, line 5673; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-9_all_reduce_sumpostdiv_i32.compute_61.ptx, line 7561; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-9_all_reduce_sumpostdiv_i32.compute_61.ptx, line 13171; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-9_all_reduce_sumpostdiv_i32.compute_61.ptx, line 15142; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-9_all_reduce_sumpostdiv_i32.compute_61.ptx, line 16586; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-9_all_reduce_sumpostdiv_i32.compute_61.ptx, line 20114; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-9_all_reduce_sumpostdiv_i32.compute_61.ptx, line 28181; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-9_all_reduce_sumpostdiv_i32.compute_61.ptx, line 29336; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-9_all_reduce_sumpostdiv_i32.compute_61.ptx, line 30726; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-9_all_reduce_sumpostdiv_i32.compute_61.ptx, line 32039; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-9_all_reduce_sumpostdiv_i32.compute_61.ptx, line 33580; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-9_all_reduce_sumpostdiv_i32.compute_61.ptx, line 35063; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-9_all_reduce_sumpostdiv_i32.compute_61.ptx, line 36706; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-9_all_reduce_sumpostdiv_i32.compute_61.ptx, line 37722; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-9_all_reduce_sumpostdiv_i32.compute_61.ptx, line 45828; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-9_all_reduce_sumpostdiv_i32.compute_61.ptx, line 48801; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-9_all_reduce_sumpostdiv_i32.compute_61.ptx, line 50928; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-9_all_reduce_sumpostdiv_i32.compute_61.ptx, line 52239; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-8_all_reduce_sum_u8.compute_35.ptx, line 1823; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-8_all_reduce_sum_u8.compute_35.ptx, line 3276; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-8_all_reduce_sum_u8.compute_35.ptx, line 5155; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-8_all_reduce_sum_u8.compute_35.ptx, line 6679; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-8_all_reduce_sum_u8.compute_35.ptx, line 8975; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-8_all_reduce_sum_u8.compute_35.ptx, line 15700; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-8_all_reduce_sum_u8.compute_35.ptx, line 17825; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-8_all_reduce_sum_u8.compute_35.ptx, line 20029; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-8_all_reduce_sum_u8.compute_35.ptx, line 24717; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-8_all_reduce_sum_u8.compute_35.ptx, line 34451; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-8_all_reduce_sum_u8.compute_35.ptx, line 36058; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-8_all_reduce_sum_u8.compute_35.ptx, line 37895; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-8_all_reduce_sum_u8.compute_35.ptx, line 39725; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-8_all_reduce_sum_u8.compute_35.ptx, line 41778; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-8_all_reduce_sum_u8.compute_35.ptx, line 43779; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-8_all_reduce_sum_u8.compute_35.ptx, line 45948; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-8_all_reduce_sum_u8.compute_35.ptx, line 47173; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-8_all_reduce_sum_u8.compute_35.ptx, line 56570; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-8_all_reduce_sum_u8.compute_35.ptx, line 60631; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-8_all_reduce_sum_u8.compute_35.ptx, line 63522; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-8_all_reduce_sum_u8.compute_35.ptx, line 65031; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-10_all_reduce_sumpostdiv_i64.compute_60.ptx, line 1592; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-10_all_reduce_sumpostdiv_i64.compute_60.ptx, line 3074; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-10_all_reduce_sumpostdiv_i64.compute_60.ptx, line 4408; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-10_all_reduce_sumpostdiv_i64.compute_60.ptx, line 5699; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-10_all_reduce_sumpostdiv_i64.compute_60.ptx, line 7947; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-10_all_reduce_sumpostdiv_i64.compute_60.ptx, line 13381; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-10_all_reduce_sumpostdiv_i64.compute_60.ptx, line 15534; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-10_all_reduce_sumpostdiv_i64.compute_60.ptx, line 16833; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-10_all_reduce_sumpostdiv_i64.compute_60.ptx, line 20148; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-10_all_reduce_sumpostdiv_i64.compute_60.ptx, line 28336; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-10_all_reduce_sumpostdiv_i64.compute_60.ptx, line 29399; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-10_all_reduce_sumpostdiv_i64.compute_60.ptx, line 30697; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-10_all_reduce_sumpostdiv_i64.compute_60.ptx, line 32148; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-10_all_reduce_sumpostdiv_i64.compute_60.ptx, line 33822; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-10_all_reduce_sumpostdiv_i64.compute_60.ptx, line 35225; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-10_all_reduce_sumpostdiv_i64.compute_60.ptx, line 36788; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-10_all_reduce_sumpostdiv_i64.compute_60.ptx, line 37772; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-10_all_reduce_sumpostdiv_i64.compute_60.ptx, line 45648; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-10_all_reduce_sumpostdiv_i64.compute_60.ptx, line 48659; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-10_all_reduce_sumpostdiv_i64.compute_60.ptx, line 50634; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-10_all_reduce_sumpostdiv_i64.compute_60.ptx, line 51913; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-8_all_reduce_sumpostdiv_i32.compute_35.ptx, line 1625; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-8_all_reduce_sumpostdiv_i32.compute_35.ptx, line 2925; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-8_all_reduce_sumpostdiv_i32.compute_35.ptx, line 4351; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-8_all_reduce_sumpostdiv_i32.compute_35.ptx, line 5674; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-8_all_reduce_sumpostdiv_i32.compute_35.ptx, line 7562; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-8_all_reduce_sumpostdiv_i32.compute_35.ptx, line 13173; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-8_all_reduce_sumpostdiv_i32.compute_35.ptx, line 15145; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-8_all_reduce_sumpostdiv_i32.compute_35.ptx, line 16589; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-8_all_reduce_sumpostdiv_i32.compute_35.ptx, line 20118; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-8_all_reduce_sumpostdiv_i32.compute_35.ptx, line 28190; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-8_all_reduce_sumpostdiv_i32.compute_35.ptx, line 29345; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-8_all_reduce_sumpostdiv_i32.compute_35.ptx, line 30735; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-8_all_reduce_sumpostdiv_i32.compute_35.ptx, line 32048; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-8_all_reduce_sumpostdiv_i32.compute_35.ptx, line 33589; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-8_all_reduce_sumpostdiv_i32.compute_35.ptx, line 35072; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-8_all_reduce_sumpostdiv_i32.compute_35.ptx, line 36715; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-8_all_reduce_sumpostdiv_i32.compute_35.ptx, line 37731; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-8_all_reduce_sumpostdiv_i32.compute_35.ptx, line 45845; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-8_all_reduce_sumpostdiv_i32.compute_35.ptx, line 48819; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-8_all_reduce_sumpostdiv_i32.compute_35.ptx, line 50947; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-8_all_reduce_sumpostdiv_i32.compute_35.ptx, line 52258; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-7_all_reduce_sum_u8.compute_70.ptx, line 1822; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-7_all_reduce_sum_u8.compute_70.ptx, line 3275; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-7_all_reduce_sum_u8.compute_70.ptx, line 5154; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-7_all_reduce_sum_u8.compute_70.ptx, line 6678; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-7_all_reduce_sum_u8.compute_70.ptx, line 8974; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-7_all_reduce_sum_u8.compute_70.ptx, line 15698; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-7_all_reduce_sum_u8.compute_70.ptx, line 17822; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-7_all_reduce_sum_u8.compute_70.ptx, line 20026; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-7_all_reduce_sum_u8.compute_70.ptx, line 24713; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-7_all_reduce_sum_u8.compute_70.ptx, line 33781; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-7_all_reduce_sum_u8.compute_70.ptx, line 35626; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-7_all_reduce_sum_u8.compute_70.ptx, line 37693; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-7_all_reduce_sum_u8.compute_70.ptx, line 39884; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-7_all_reduce_sum_u8.compute_70.ptx, line 49282; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-7_all_reduce_sum_u8.compute_70.ptx, line 53342; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-7_all_reduce_sum_u8.compute_70.ptx, line 56232; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-7_all_reduce_sum_u8.compute_70.ptx, line 57741; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-6_all_reduce_sum_u8.compute_80.ptx, line 2142; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-6_all_reduce_sum_u8.compute_80.ptx, line 3915; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-6_all_reduce_sum_u8.compute_80.ptx, line 6426; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-6_all_reduce_sum_u8.compute_80.ptx, line 8270; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-6_all_reduce_sum_u8.compute_80.ptx, line 11350; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-6_all_reduce_sum_u8.compute_80.ptx, line 19819; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-6_all_reduce_sum_u8.compute_80.ptx, line 22232; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-6_all_reduce_sum_u8.compute_80.ptx, line 25443; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-6_all_reduce_sum_u8.compute_80.ptx, line 31770; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-6_all_reduce_sum_u8.compute_80.ptx, line 42076; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-6_all_reduce_sum_u8.compute_80.ptx, line 44553; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-6_all_reduce_sum_u8.compute_80.ptx, line 47396; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-6_all_reduce_sum_u8.compute_80.ptx, line 50371; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-6_all_reduce_sum_u8.compute_80.ptx, line 60089; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-6_all_reduce_sum_u8.compute_80.ptx, line 65716; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-6_all_reduce_sum_u8.compute_80.ptx, line 69627; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001eef_00000000-6_all_reduce_sum_u8.compute_80.ptx, line 71435; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_sumpostdiv_i8.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-9_all_reduce_sumpostdiv_i64.compute_61.ptx, line 1592; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-9_all_reduce_sumpostdiv_i64.compute_61.ptx, line 3074; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-9_all_reduce_sumpostdiv_i64.compute_61.ptx, line 4408; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-9_all_reduce_sumpostdiv_i64.compute_61.ptx, line 5699; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-9_all_reduce_sumpostdiv_i64.compute_61.ptx, line 7947; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-9_all_reduce_sumpostdiv_i64.compute_61.ptx, line 13381; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-9_all_reduce_sumpostdiv_i64.compute_61.ptx, line 15534; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-9_all_reduce_sumpostdiv_i64.compute_61.ptx, line 16833; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-9_all_reduce_sumpostdiv_i64.compute_61.ptx, line 20148; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-9_all_reduce_sumpostdiv_i64.compute_61.ptx, line 28336; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-9_all_reduce_sumpostdiv_i64.compute_61.ptx, line 29399; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-9_all_reduce_sumpostdiv_i64.compute_61.ptx, line 30697; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-9_all_reduce_sumpostdiv_i64.compute_61.ptx, line 32148; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-9_all_reduce_sumpostdiv_i64.compute_61.ptx, line 33822; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-9_all_reduce_sumpostdiv_i64.compute_61.ptx, line 35225; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-9_all_reduce_sumpostdiv_i64.compute_61.ptx, line 36788; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-9_all_reduce_sumpostdiv_i64.compute_61.ptx, line 37772; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-9_all_reduce_sumpostdiv_i64.compute_61.ptx, line 45648; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-9_all_reduce_sumpostdiv_i64.compute_61.ptx, line 48659; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-9_all_reduce_sumpostdiv_i64.compute_61.ptx, line 50634; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-9_all_reduce_sumpostdiv_i64.compute_61.ptx, line 51913; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-7_all_reduce_sumpostdiv_i32.compute_70.ptx, line 1624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-7_all_reduce_sumpostdiv_i32.compute_70.ptx, line 2924; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-7_all_reduce_sumpostdiv_i32.compute_70.ptx, line 4350; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-7_all_reduce_sumpostdiv_i32.compute_70.ptx, line 5673; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-7_all_reduce_sumpostdiv_i32.compute_70.ptx, line 7561; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-7_all_reduce_sumpostdiv_i32.compute_70.ptx, line 13171; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-7_all_reduce_sumpostdiv_i32.compute_70.ptx, line 15142; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-7_all_reduce_sumpostdiv_i32.compute_70.ptx, line 16586; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-7_all_reduce_sumpostdiv_i32.compute_70.ptx, line 20114; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-7_all_reduce_sumpostdiv_i32.compute_70.ptx, line 27731; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-7_all_reduce_sumpostdiv_i32.compute_70.ptx, line 29130; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-7_all_reduce_sumpostdiv_i32.compute_70.ptx, line 30686; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-7_all_reduce_sumpostdiv_i32.compute_70.ptx, line 32358; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-7_all_reduce_sumpostdiv_i32.compute_70.ptx, line 40474; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-7_all_reduce_sumpostdiv_i32.compute_70.ptx, line 43447; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-7_all_reduce_sumpostdiv_i32.compute_70.ptx, line 45574; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-7_all_reduce_sumpostdiv_i32.compute_70.ptx, line 46885; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-6_all_reduce_sumpostdiv_i32.compute_80.ptx, line 1720; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-6_all_reduce_sumpostdiv_i32.compute_80.ptx, line 3156; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-6_all_reduce_sumpostdiv_i32.compute_80.ptx, line 4774; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-6_all_reduce_sumpostdiv_i32.compute_80.ptx, line 6193; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-6_all_reduce_sumpostdiv_i32.compute_80.ptx, line 8401; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-6_all_reduce_sumpostdiv_i32.compute_80.ptx, line 14532; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-6_all_reduce_sumpostdiv_i32.compute_80.ptx, line 16644; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-6_all_reduce_sumpostdiv_i32.compute_80.ptx, line 18376; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-6_all_reduce_sumpostdiv_i32.compute_80.ptx, line 22364; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-6_all_reduce_sumpostdiv_i32.compute_80.ptx, line 30450; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-6_all_reduce_sumpostdiv_i32.compute_80.ptx, line 32041; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-6_all_reduce_sumpostdiv_i32.compute_80.ptx, line 33861; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-6_all_reduce_sumpostdiv_i32.compute_80.ptx, line 35773; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-6_all_reduce_sumpostdiv_i32.compute_80.ptx, line 43985; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-6_all_reduce_sumpostdiv_i32.compute_80.ptx, line 47454; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-6_all_reduce_sumpostdiv_i32.compute_80.ptx, line 49869; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f1b_00000000-6_all_reduce_sumpostdiv_i32.compute_80.ptx, line 51276; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_sumpostdiv_u32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-8_all_reduce_sumpostdiv_i64.compute_35.ptx, line 1593; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-8_all_reduce_sumpostdiv_i64.compute_35.ptx, line 3075; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-8_all_reduce_sumpostdiv_i64.compute_35.ptx, line 4409; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-8_all_reduce_sumpostdiv_i64.compute_35.ptx, line 5700; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-8_all_reduce_sumpostdiv_i64.compute_35.ptx, line 7948; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-8_all_reduce_sumpostdiv_i64.compute_35.ptx, line 13383; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-8_all_reduce_sumpostdiv_i64.compute_35.ptx, line 15537; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-8_all_reduce_sumpostdiv_i64.compute_35.ptx, line 16836; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-8_all_reduce_sumpostdiv_i64.compute_35.ptx, line 20152; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-8_all_reduce_sumpostdiv_i64.compute_35.ptx, line 28341; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-8_all_reduce_sumpostdiv_i64.compute_35.ptx, line 29404; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-8_all_reduce_sumpostdiv_i64.compute_35.ptx, line 30702; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-8_all_reduce_sumpostdiv_i64.compute_35.ptx, line 32153; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-8_all_reduce_sumpostdiv_i64.compute_35.ptx, line 33827; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-8_all_reduce_sumpostdiv_i64.compute_35.ptx, line 35230; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-8_all_reduce_sumpostdiv_i64.compute_35.ptx, line 36793; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-8_all_reduce_sumpostdiv_i64.compute_35.ptx, line 37777; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-8_all_reduce_sumpostdiv_i64.compute_35.ptx, line 45658; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-8_all_reduce_sumpostdiv_i64.compute_35.ptx, line 48670; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-8_all_reduce_sumpostdiv_i64.compute_35.ptx, line 50646; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-8_all_reduce_sumpostdiv_i64.compute_35.ptx, line 51925; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-7_all_reduce_sumpostdiv_i64.compute_70.ptx, line 1592; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-7_all_reduce_sumpostdiv_i64.compute_70.ptx, line 3074; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-7_all_reduce_sumpostdiv_i64.compute_70.ptx, line 4408; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-7_all_reduce_sumpostdiv_i64.compute_70.ptx, line 5699; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-7_all_reduce_sumpostdiv_i64.compute_70.ptx, line 7947; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-7_all_reduce_sumpostdiv_i64.compute_70.ptx, line 13381; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-7_all_reduce_sumpostdiv_i64.compute_70.ptx, line 15534; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-7_all_reduce_sumpostdiv_i64.compute_70.ptx, line 16833; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-7_all_reduce_sumpostdiv_i64.compute_70.ptx, line 20148; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-7_all_reduce_sumpostdiv_i64.compute_70.ptx, line 27918; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-7_all_reduce_sumpostdiv_i64.compute_70.ptx, line 29225; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-7_all_reduce_sumpostdiv_i64.compute_70.ptx, line 30912; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-7_all_reduce_sumpostdiv_i64.compute_70.ptx, line 32504; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-7_all_reduce_sumpostdiv_i64.compute_70.ptx, line 40390; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-7_all_reduce_sumpostdiv_i64.compute_70.ptx, line 43401; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-7_all_reduce_sumpostdiv_i64.compute_70.ptx, line 45376; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-7_all_reduce_sumpostdiv_i64.compute_70.ptx, line 46655; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-11_all_reduce_sumpostdiv_i8.compute_50.ptx, line 1821; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-11_all_reduce_sumpostdiv_i8.compute_50.ptx, line 3761; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-11_all_reduce_sumpostdiv_i8.compute_50.ptx, line 5958; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-11_all_reduce_sumpostdiv_i8.compute_50.ptx, line 7482; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-11_all_reduce_sumpostdiv_i8.compute_50.ptx, line 10753; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-6_all_reduce_sumpostdiv_i64.compute_80.ptx, line 1651; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-11_all_reduce_sumpostdiv_i8.compute_50.ptx, line 17480; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-6_all_reduce_sumpostdiv_i64.compute_80.ptx, line 3411; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-6_all_reduce_sumpostdiv_i64.compute_80.ptx, line 4870; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-6_all_reduce_sumpostdiv_i64.compute_80.ptx, line 6228; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-6_all_reduce_sumpostdiv_i64.compute_80.ptx, line 9066; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-11_all_reduce_sumpostdiv_i8.compute_50.ptx, line 20096; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-11_all_reduce_sumpostdiv_i8.compute_50.ptx, line 22931; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-6_all_reduce_sumpostdiv_i64.compute_80.ptx, line 14850; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-11_all_reduce_sumpostdiv_i8.compute_50.ptx, line 28231; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-6_all_reduce_sumpostdiv_i64.compute_80.ptx, line 17280; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-6_all_reduce_sumpostdiv_i64.compute_80.ptx, line 18729; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-6_all_reduce_sumpostdiv_i64.compute_80.ptx, line 22319; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-6_all_reduce_sumpostdiv_i64.compute_80.ptx, line 30748; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-6_all_reduce_sumpostdiv_i64.compute_80.ptx, line 32163; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-6_all_reduce_sumpostdiv_i64.compute_80.ptx, line 34189; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-6_all_reduce_sumpostdiv_i64.compute_80.ptx, line 35941; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-11_all_reduce_sumpostdiv_i8.compute_50.ptx, line 39666; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-11_all_reduce_sumpostdiv_i8.compute_50.ptx, line 41591; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-6_all_reduce_sumpostdiv_i64.compute_80.ptx, line 43891; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-11_all_reduce_sumpostdiv_i8.compute_50.ptx, line 43746; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-6_all_reduce_sumpostdiv_i64.compute_80.ptx, line 47393; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-6_all_reduce_sumpostdiv_i64.compute_80.ptx, line 49520; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f49_00000000-6_all_reduce_sumpostdiv_i64.compute_80.ptx, line 50863; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-11_all_reduce_sumpostdiv_i8.compute_50.ptx, line 46121; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-11_all_reduce_sumpostdiv_i8.compute_50.ptx, line 48719; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-11_all_reduce_sumpostdiv_i8.compute_50.ptx, line 50720; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-11_all_reduce_sumpostdiv_i8.compute_50.ptx, line 52889; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-11_all_reduce_sumpostdiv_i8.compute_50.ptx, line 54114; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-11_all_reduce_sumpostdiv_i8.compute_50.ptx, line 64677; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-11_all_reduce_sumpostdiv_i8.compute_50.ptx, line 69834; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-11_all_reduce_sumpostdiv_i8.compute_50.ptx, line 73344; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-11_all_reduce_sumpostdiv_i8.compute_50.ptx, line 74856; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-11_all_reduce_sumpostdiv_u32.compute_50.ptx, line 1624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-11_all_reduce_sumpostdiv_u32.compute_50.ptx, line 2924; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-11_all_reduce_sumpostdiv_u32.compute_50.ptx, line 4350; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-11_all_reduce_sumpostdiv_u32.compute_50.ptx, line 5673; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-11_all_reduce_sumpostdiv_u32.compute_50.ptx, line 7561; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-11_all_reduce_sumpostdiv_u32.compute_50.ptx, line 13171; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-11_all_reduce_sumpostdiv_u32.compute_50.ptx, line 15142; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-11_all_reduce_sumpostdiv_u32.compute_50.ptx, line 16586; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-11_all_reduce_sumpostdiv_u32.compute_50.ptx, line 20114; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-11_all_reduce_sumpostdiv_u32.compute_50.ptx, line 28181; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-11_all_reduce_sumpostdiv_u32.compute_50.ptx, line 29336; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-11_all_reduce_sumpostdiv_u32.compute_50.ptx, line 30726; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-11_all_reduce_sumpostdiv_u32.compute_50.ptx, line 32039; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-11_all_reduce_sumpostdiv_u32.compute_50.ptx, line 33580; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-11_all_reduce_sumpostdiv_u32.compute_50.ptx, line 35063; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-11_all_reduce_sumpostdiv_u32.compute_50.ptx, line 36706; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-11_all_reduce_sumpostdiv_u32.compute_50.ptx, line 37722; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-11_all_reduce_sumpostdiv_u32.compute_50.ptx, line 45828; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-11_all_reduce_sumpostdiv_u32.compute_50.ptx, line 48801; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-11_all_reduce_sumpostdiv_u32.compute_50.ptx, line 50928; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-11_all_reduce_sumpostdiv_u32.compute_50.ptx, line 52239; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_sumpostdiv_u64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-10_all_reduce_sumpostdiv_u32.compute_60.ptx, line 1624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-10_all_reduce_sumpostdiv_u32.compute_60.ptx, line 2924; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-10_all_reduce_sumpostdiv_u32.compute_60.ptx, line 4350; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-10_all_reduce_sumpostdiv_u32.compute_60.ptx, line 5673; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-10_all_reduce_sumpostdiv_u32.compute_60.ptx, line 7561; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-10_all_reduce_sumpostdiv_u32.compute_60.ptx, line 13171; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-10_all_reduce_sumpostdiv_u32.compute_60.ptx, line 15142; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-10_all_reduce_sumpostdiv_u32.compute_60.ptx, line 16586; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-10_all_reduce_sumpostdiv_u32.compute_60.ptx, line 20114; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-10_all_reduce_sumpostdiv_u32.compute_60.ptx, line 28181; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-10_all_reduce_sumpostdiv_u32.compute_60.ptx, line 29336; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-10_all_reduce_sumpostdiv_u32.compute_60.ptx, line 30726; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-10_all_reduce_sumpostdiv_u32.compute_60.ptx, line 32039; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-10_all_reduce_sumpostdiv_u32.compute_60.ptx, line 33580; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-10_all_reduce_sumpostdiv_u32.compute_60.ptx, line 35063; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-10_all_reduce_sumpostdiv_u32.compute_60.ptx, line 36706; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-10_all_reduce_sumpostdiv_u32.compute_60.ptx, line 37722; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-10_all_reduce_sumpostdiv_u32.compute_60.ptx, line 45828; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-10_all_reduce_sumpostdiv_u32.compute_60.ptx, line 48801; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-10_all_reduce_sumpostdiv_u32.compute_60.ptx, line 50928; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-10_all_reduce_sumpostdiv_u32.compute_60.ptx, line 52239; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-10_all_reduce_sumpostdiv_i8.compute_60.ptx, line 1821; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-10_all_reduce_sumpostdiv_i8.compute_60.ptx, line 3761; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-10_all_reduce_sumpostdiv_i8.compute_60.ptx, line 5958; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-10_all_reduce_sumpostdiv_i8.compute_60.ptx, line 7482; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-10_all_reduce_sumpostdiv_i8.compute_60.ptx, line 10753; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-10_all_reduce_sumpostdiv_i8.compute_60.ptx, line 17480; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-10_all_reduce_sumpostdiv_i8.compute_60.ptx, line 20096; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-10_all_reduce_sumpostdiv_i8.compute_60.ptx, line 22931; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-10_all_reduce_sumpostdiv_i8.compute_60.ptx, line 28231; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-10_all_reduce_sumpostdiv_i8.compute_60.ptx, line 39666; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-10_all_reduce_sumpostdiv_i8.compute_60.ptx, line 41591; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-10_all_reduce_sumpostdiv_i8.compute_60.ptx, line 43746; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-10_all_reduce_sumpostdiv_i8.compute_60.ptx, line 46121; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-10_all_reduce_sumpostdiv_i8.compute_60.ptx, line 48719; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-10_all_reduce_sumpostdiv_i8.compute_60.ptx, line 50720; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-10_all_reduce_sumpostdiv_i8.compute_60.ptx, line 52889; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-10_all_reduce_sumpostdiv_i8.compute_60.ptx, line 54114; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-10_all_reduce_sumpostdiv_i8.compute_60.ptx, line 64677; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-10_all_reduce_sumpostdiv_i8.compute_60.ptx, line 69834; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-10_all_reduce_sumpostdiv_i8.compute_60.ptx, line 73344; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-10_all_reduce_sumpostdiv_i8.compute_60.ptx, line 74856; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-11_all_reduce_sumpostdiv_u64.compute_50.ptx, line 1592; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-11_all_reduce_sumpostdiv_u64.compute_50.ptx, line 3074; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-11_all_reduce_sumpostdiv_u64.compute_50.ptx, line 4408; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-11_all_reduce_sumpostdiv_u64.compute_50.ptx, line 5699; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-11_all_reduce_sumpostdiv_u64.compute_50.ptx, line 7947; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-11_all_reduce_sumpostdiv_u64.compute_50.ptx, line 13381; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-11_all_reduce_sumpostdiv_u64.compute_50.ptx, line 15534; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-11_all_reduce_sumpostdiv_u64.compute_50.ptx, line 16833; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-11_all_reduce_sumpostdiv_u64.compute_50.ptx, line 20148; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-11_all_reduce_sumpostdiv_u64.compute_50.ptx, line 28336; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-11_all_reduce_sumpostdiv_u64.compute_50.ptx, line 29399; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-11_all_reduce_sumpostdiv_u64.compute_50.ptx, line 30697; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-11_all_reduce_sumpostdiv_u64.compute_50.ptx, line 32148; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-11_all_reduce_sumpostdiv_u64.compute_50.ptx, line 33822; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-11_all_reduce_sumpostdiv_u64.compute_50.ptx, line 35225; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-11_all_reduce_sumpostdiv_u64.compute_50.ptx, line 36788; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-11_all_reduce_sumpostdiv_u64.compute_50.ptx, line 37772; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-11_all_reduce_sumpostdiv_u64.compute_50.ptx, line 45648; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-11_all_reduce_sumpostdiv_u64.compute_50.ptx, line 48659; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-11_all_reduce_sumpostdiv_u64.compute_50.ptx, line 50634; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-11_all_reduce_sumpostdiv_u64.compute_50.ptx, line 51913; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-9_all_reduce_sumpostdiv_u32.compute_61.ptx, line 1624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-9_all_reduce_sumpostdiv_u32.compute_61.ptx, line 2924; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-9_all_reduce_sumpostdiv_u32.compute_61.ptx, line 4350; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-9_all_reduce_sumpostdiv_u32.compute_61.ptx, line 5673; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-9_all_reduce_sumpostdiv_u32.compute_61.ptx, line 7561; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-9_all_reduce_sumpostdiv_u32.compute_61.ptx, line 13171; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-9_all_reduce_sumpostdiv_u32.compute_61.ptx, line 15142; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-9_all_reduce_sumpostdiv_u32.compute_61.ptx, line 16586; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-9_all_reduce_sumpostdiv_u32.compute_61.ptx, line 20114; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-9_all_reduce_sumpostdiv_u32.compute_61.ptx, line 28181; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-9_all_reduce_sumpostdiv_u32.compute_61.ptx, line 29336; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-9_all_reduce_sumpostdiv_u32.compute_61.ptx, line 30726; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-9_all_reduce_sumpostdiv_u32.compute_61.ptx, line 32039; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-9_all_reduce_sumpostdiv_u32.compute_61.ptx, line 33580; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-9_all_reduce_sumpostdiv_u32.compute_61.ptx, line 35063; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-9_all_reduce_sumpostdiv_u32.compute_61.ptx, line 36706; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-9_all_reduce_sumpostdiv_u32.compute_61.ptx, line 37722; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-9_all_reduce_sumpostdiv_u32.compute_61.ptx, line 45828; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-9_all_reduce_sumpostdiv_u32.compute_61.ptx, line 48801; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-9_all_reduce_sumpostdiv_u32.compute_61.ptx, line 50928; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-9_all_reduce_sumpostdiv_u32.compute_61.ptx, line 52239; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-9_all_reduce_sumpostdiv_i8.compute_61.ptx, line 1821; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-9_all_reduce_sumpostdiv_i8.compute_61.ptx, line 3761; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-9_all_reduce_sumpostdiv_i8.compute_61.ptx, line 5958; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-9_all_reduce_sumpostdiv_i8.compute_61.ptx, line 7482; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-9_all_reduce_sumpostdiv_i8.compute_61.ptx, line 10753; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-9_all_reduce_sumpostdiv_i8.compute_61.ptx, line 17480; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-9_all_reduce_sumpostdiv_i8.compute_61.ptx, line 20096; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-9_all_reduce_sumpostdiv_i8.compute_61.ptx, line 22931; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-9_all_reduce_sumpostdiv_i8.compute_61.ptx, line 28231; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-9_all_reduce_sumpostdiv_i8.compute_61.ptx, line 39666; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-9_all_reduce_sumpostdiv_i8.compute_61.ptx, line 41591; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-9_all_reduce_sumpostdiv_i8.compute_61.ptx, line 43746; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-9_all_reduce_sumpostdiv_i8.compute_61.ptx, line 46121; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-9_all_reduce_sumpostdiv_i8.compute_61.ptx, line 48719; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-9_all_reduce_sumpostdiv_i8.compute_61.ptx, line 50720; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-9_all_reduce_sumpostdiv_i8.compute_61.ptx, line 52889; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-9_all_reduce_sumpostdiv_i8.compute_61.ptx, line 54114; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-9_all_reduce_sumpostdiv_i8.compute_61.ptx, line 64677; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-9_all_reduce_sumpostdiv_i8.compute_61.ptx, line 69834; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-9_all_reduce_sumpostdiv_i8.compute_61.ptx, line 73344; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-9_all_reduce_sumpostdiv_i8.compute_61.ptx, line 74856; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-10_all_reduce_sumpostdiv_u64.compute_60.ptx, line 1592; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-10_all_reduce_sumpostdiv_u64.compute_60.ptx, line 3074; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-10_all_reduce_sumpostdiv_u64.compute_60.ptx, line 4408; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-10_all_reduce_sumpostdiv_u64.compute_60.ptx, line 5699; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-10_all_reduce_sumpostdiv_u64.compute_60.ptx, line 7947; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-10_all_reduce_sumpostdiv_u64.compute_60.ptx, line 13381; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-10_all_reduce_sumpostdiv_u64.compute_60.ptx, line 15534; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-10_all_reduce_sumpostdiv_u64.compute_60.ptx, line 16833; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-10_all_reduce_sumpostdiv_u64.compute_60.ptx, line 20148; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-10_all_reduce_sumpostdiv_u64.compute_60.ptx, line 28336; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-10_all_reduce_sumpostdiv_u64.compute_60.ptx, line 29399; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-10_all_reduce_sumpostdiv_u64.compute_60.ptx, line 30697; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-10_all_reduce_sumpostdiv_u64.compute_60.ptx, line 32148; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-10_all_reduce_sumpostdiv_u64.compute_60.ptx, line 33822; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-10_all_reduce_sumpostdiv_u64.compute_60.ptx, line 35225; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-10_all_reduce_sumpostdiv_u64.compute_60.ptx, line 36788; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-10_all_reduce_sumpostdiv_u64.compute_60.ptx, line 37772; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-10_all_reduce_sumpostdiv_u64.compute_60.ptx, line 45648; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-10_all_reduce_sumpostdiv_u64.compute_60.ptx, line 48659; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-10_all_reduce_sumpostdiv_u64.compute_60.ptx, line 50634; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-10_all_reduce_sumpostdiv_u64.compute_60.ptx, line 51913; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-8_all_reduce_sumpostdiv_u32.compute_35.ptx, line 1625; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-8_all_reduce_sumpostdiv_u32.compute_35.ptx, line 2925; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-8_all_reduce_sumpostdiv_u32.compute_35.ptx, line 4351; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-8_all_reduce_sumpostdiv_u32.compute_35.ptx, line 5674; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-8_all_reduce_sumpostdiv_u32.compute_35.ptx, line 7562; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-8_all_reduce_sumpostdiv_u32.compute_35.ptx, line 13173; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-8_all_reduce_sumpostdiv_u32.compute_35.ptx, line 15145; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-8_all_reduce_sumpostdiv_u32.compute_35.ptx, line 16589; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-8_all_reduce_sumpostdiv_u32.compute_35.ptx, line 20118; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-8_all_reduce_sumpostdiv_u32.compute_35.ptx, line 28190; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-8_all_reduce_sumpostdiv_u32.compute_35.ptx, line 29345; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-8_all_reduce_sumpostdiv_u32.compute_35.ptx, line 30735; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-8_all_reduce_sumpostdiv_u32.compute_35.ptx, line 32048; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-8_all_reduce_sumpostdiv_u32.compute_35.ptx, line 33589; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-8_all_reduce_sumpostdiv_u32.compute_35.ptx, line 35072; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-8_all_reduce_sumpostdiv_u32.compute_35.ptx, line 36715; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-8_all_reduce_sumpostdiv_u32.compute_35.ptx, line 37731; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-8_all_reduce_sumpostdiv_u32.compute_35.ptx, line 45845; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-8_all_reduce_sumpostdiv_u32.compute_35.ptx, line 48819; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-8_all_reduce_sumpostdiv_u32.compute_35.ptx, line 50947; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-8_all_reduce_sumpostdiv_u32.compute_35.ptx, line 52258; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-9_all_reduce_sumpostdiv_u64.compute_61.ptx, line 1592; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-9_all_reduce_sumpostdiv_u64.compute_61.ptx, line 3074; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-9_all_reduce_sumpostdiv_u64.compute_61.ptx, line 4408; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-9_all_reduce_sumpostdiv_u64.compute_61.ptx, line 5699; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-9_all_reduce_sumpostdiv_u64.compute_61.ptx, line 7947; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-9_all_reduce_sumpostdiv_u64.compute_61.ptx, line 13381; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-9_all_reduce_sumpostdiv_u64.compute_61.ptx, line 15534; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-9_all_reduce_sumpostdiv_u64.compute_61.ptx, line 16833; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-9_all_reduce_sumpostdiv_u64.compute_61.ptx, line 20148; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-9_all_reduce_sumpostdiv_u64.compute_61.ptx, line 28336; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-9_all_reduce_sumpostdiv_u64.compute_61.ptx, line 29399; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-9_all_reduce_sumpostdiv_u64.compute_61.ptx, line 30697; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-9_all_reduce_sumpostdiv_u64.compute_61.ptx, line 32148; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-9_all_reduce_sumpostdiv_u64.compute_61.ptx, line 33822; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-9_all_reduce_sumpostdiv_u64.compute_61.ptx, line 35225; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-9_all_reduce_sumpostdiv_u64.compute_61.ptx, line 36788; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-9_all_reduce_sumpostdiv_u64.compute_61.ptx, line 37772; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-9_all_reduce_sumpostdiv_u64.compute_61.ptx, line 45648; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-9_all_reduce_sumpostdiv_u64.compute_61.ptx, line 48659; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-9_all_reduce_sumpostdiv_u64.compute_61.ptx, line 50634; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-9_all_reduce_sumpostdiv_u64.compute_61.ptx, line 51913; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-7_all_reduce_sumpostdiv_u32.compute_70.ptx, line 1624; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-7_all_reduce_sumpostdiv_u32.compute_70.ptx, line 2924; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-7_all_reduce_sumpostdiv_u32.compute_70.ptx, line 4350; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-7_all_reduce_sumpostdiv_u32.compute_70.ptx, line 5673; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-7_all_reduce_sumpostdiv_u32.compute_70.ptx, line 7561; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-7_all_reduce_sumpostdiv_u32.compute_70.ptx, line 13171; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-7_all_reduce_sumpostdiv_u32.compute_70.ptx, line 15142; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-7_all_reduce_sumpostdiv_u32.compute_70.ptx, line 16586; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-7_all_reduce_sumpostdiv_u32.compute_70.ptx, line 20114; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-7_all_reduce_sumpostdiv_u32.compute_70.ptx, line 27731; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-7_all_reduce_sumpostdiv_u32.compute_70.ptx, line 29130; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-7_all_reduce_sumpostdiv_u32.compute_70.ptx, line 30686; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-7_all_reduce_sumpostdiv_u32.compute_70.ptx, line 32358; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-7_all_reduce_sumpostdiv_u32.compute_70.ptx, line 40474; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-7_all_reduce_sumpostdiv_u32.compute_70.ptx, line 43447; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-7_all_reduce_sumpostdiv_u32.compute_70.ptx, line 45574; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-7_all_reduce_sumpostdiv_u32.compute_70.ptx, line 46885; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-8_all_reduce_sumpostdiv_i8.compute_35.ptx, line 1822; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-8_all_reduce_sumpostdiv_i8.compute_35.ptx, line 3762; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-8_all_reduce_sumpostdiv_i8.compute_35.ptx, line 5959; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-8_all_reduce_sumpostdiv_i8.compute_35.ptx, line 7483; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-8_all_reduce_sumpostdiv_i8.compute_35.ptx, line 10754; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-8_all_reduce_sumpostdiv_i8.compute_35.ptx, line 17482; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-8_all_reduce_sumpostdiv_i8.compute_35.ptx, line 20099; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-8_all_reduce_sumpostdiv_i8.compute_35.ptx, line 22934; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-8_all_reduce_sumpostdiv_i8.compute_35.ptx, line 28235; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-8_all_reduce_sumpostdiv_i8.compute_35.ptx, line 39675; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-8_all_reduce_sumpostdiv_i8.compute_35.ptx, line 41600; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-8_all_reduce_sumpostdiv_i8.compute_35.ptx, line 43755; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-8_all_reduce_sumpostdiv_i8.compute_35.ptx, line 46130; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-8_all_reduce_sumpostdiv_i8.compute_35.ptx, line 48728; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-8_all_reduce_sumpostdiv_i8.compute_35.ptx, line 50729; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-8_all_reduce_sumpostdiv_i8.compute_35.ptx, line 52898; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-8_all_reduce_sumpostdiv_i8.compute_35.ptx, line 54123; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-8_all_reduce_sumpostdiv_i8.compute_35.ptx, line 64694; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-8_all_reduce_sumpostdiv_i8.compute_35.ptx, line 69852; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-8_all_reduce_sumpostdiv_i8.compute_35.ptx, line 73363; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-8_all_reduce_sumpostdiv_i8.compute_35.ptx, line 74875; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-6_all_reduce_sumpostdiv_u32.compute_80.ptx, line 1720; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-6_all_reduce_sumpostdiv_u32.compute_80.ptx, line 3156; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-6_all_reduce_sumpostdiv_u32.compute_80.ptx, line 4774; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-6_all_reduce_sumpostdiv_u32.compute_80.ptx, line 6193; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-6_all_reduce_sumpostdiv_u32.compute_80.ptx, line 8401; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-6_all_reduce_sumpostdiv_u32.compute_80.ptx, line 14532; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-6_all_reduce_sumpostdiv_u32.compute_80.ptx, line 16644; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-6_all_reduce_sumpostdiv_u32.compute_80.ptx, line 18376; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-6_all_reduce_sumpostdiv_u32.compute_80.ptx, line 22364; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-6_all_reduce_sumpostdiv_u32.compute_80.ptx, line 30450; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-6_all_reduce_sumpostdiv_u32.compute_80.ptx, line 32041; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-6_all_reduce_sumpostdiv_u32.compute_80.ptx, line 33861; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-6_all_reduce_sumpostdiv_u32.compute_80.ptx, line 35773; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-6_all_reduce_sumpostdiv_u32.compute_80.ptx, line 43985; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-6_all_reduce_sumpostdiv_u32.compute_80.ptx, line 47454; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-6_all_reduce_sumpostdiv_u32.compute_80.ptx, line 49869; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fad_00000000-6_all_reduce_sumpostdiv_u32.compute_80.ptx, line 51276; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/all_reduce_sumpostdiv_u8.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-8_all_reduce_sumpostdiv_u64.compute_35.ptx, line 1593; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-8_all_reduce_sumpostdiv_u64.compute_35.ptx, line 3075; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-8_all_reduce_sumpostdiv_u64.compute_35.ptx, line 4409; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-8_all_reduce_sumpostdiv_u64.compute_35.ptx, line 5700; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-8_all_reduce_sumpostdiv_u64.compute_35.ptx, line 7948; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-8_all_reduce_sumpostdiv_u64.compute_35.ptx, line 13383; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-8_all_reduce_sumpostdiv_u64.compute_35.ptx, line 15537; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-8_all_reduce_sumpostdiv_u64.compute_35.ptx, line 16836; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-8_all_reduce_sumpostdiv_u64.compute_35.ptx, line 20152; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-8_all_reduce_sumpostdiv_u64.compute_35.ptx, line 28341; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-8_all_reduce_sumpostdiv_u64.compute_35.ptx, line 29404; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-8_all_reduce_sumpostdiv_u64.compute_35.ptx, line 30702; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-8_all_reduce_sumpostdiv_u64.compute_35.ptx, line 32153; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-8_all_reduce_sumpostdiv_u64.compute_35.ptx, line 33827; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-8_all_reduce_sumpostdiv_u64.compute_35.ptx, line 35230; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-8_all_reduce_sumpostdiv_u64.compute_35.ptx, line 36793; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-8_all_reduce_sumpostdiv_u64.compute_35.ptx, line 37777; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-8_all_reduce_sumpostdiv_u64.compute_35.ptx, line 45658; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-8_all_reduce_sumpostdiv_u64.compute_35.ptx, line 48670; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-8_all_reduce_sumpostdiv_u64.compute_35.ptx, line 50646; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-8_all_reduce_sumpostdiv_u64.compute_35.ptx, line 51925; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-7_all_reduce_sumpostdiv_i8.compute_70.ptx, line 1821; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-7_all_reduce_sumpostdiv_i8.compute_70.ptx, line 3761; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-7_all_reduce_sumpostdiv_i8.compute_70.ptx, line 5958; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-7_all_reduce_sumpostdiv_i8.compute_70.ptx, line 7482; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-7_all_reduce_sumpostdiv_i8.compute_70.ptx, line 10753; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-7_all_reduce_sumpostdiv_i8.compute_70.ptx, line 17480; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-7_all_reduce_sumpostdiv_i8.compute_70.ptx, line 20096; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-7_all_reduce_sumpostdiv_i8.compute_70.ptx, line 22931; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-7_all_reduce_sumpostdiv_i8.compute_70.ptx, line 28231; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-7_all_reduce_sumpostdiv_i8.compute_70.ptx, line 39005; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-7_all_reduce_sumpostdiv_i8.compute_70.ptx, line 41168; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-7_all_reduce_sumpostdiv_i8.compute_70.ptx, line 43780; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-7_all_reduce_sumpostdiv_i8.compute_70.ptx, line 45971; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-7_all_reduce_sumpostdiv_i8.compute_70.ptx, line 56543; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-7_all_reduce_sumpostdiv_i8.compute_70.ptx, line 61700; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-7_all_reduce_sumpostdiv_i8.compute_70.ptx, line 65210; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-7_all_reduce_sumpostdiv_i8.compute_70.ptx, line 66722; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-6_all_reduce_sumpostdiv_i8.compute_80.ptx, line 2141; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-6_all_reduce_sumpostdiv_i8.compute_80.ptx, line 4801; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-6_all_reduce_sumpostdiv_i8.compute_80.ptx, line 7886; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-6_all_reduce_sumpostdiv_i8.compute_80.ptx, line 9730; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-6_all_reduce_sumpostdiv_i8.compute_80.ptx, line 14585; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-6_all_reduce_sumpostdiv_i8.compute_80.ptx, line 23057; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-6_all_reduce_sumpostdiv_i8.compute_80.ptx, line 26362; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-6_all_reduce_sumpostdiv_i8.compute_80.ptx, line 30716; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-6_all_reduce_sumpostdiv_i8.compute_80.ptx, line 38175; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-6_all_reduce_sumpostdiv_i8.compute_80.ptx, line 50989; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-6_all_reduce_sumpostdiv_i8.compute_80.ptx, line 54040; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-6_all_reduce_sumpostdiv_i8.compute_80.ptx, line 57876; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-6_all_reduce_sumpostdiv_i8.compute_80.ptx, line 60851; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-6_all_reduce_sumpostdiv_i8.compute_80.ptx, line 71743; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-6_all_reduce_sumpostdiv_i8.compute_80.ptx, line 79348; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-6_all_reduce_sumpostdiv_i8.compute_80.ptx, line 84392; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001f91_00000000-6_all_reduce_sumpostdiv_i8.compute_80.ptx, line 86205; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-7_all_reduce_sumpostdiv_u64.compute_70.ptx, line 1592; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-7_all_reduce_sumpostdiv_u64.compute_70.ptx, line 3074; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-7_all_reduce_sumpostdiv_u64.compute_70.ptx, line 4408; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-7_all_reduce_sumpostdiv_u64.compute_70.ptx, line 5699; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-7_all_reduce_sumpostdiv_u64.compute_70.ptx, line 7947; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-7_all_reduce_sumpostdiv_u64.compute_70.ptx, line 13381; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-7_all_reduce_sumpostdiv_u64.compute_70.ptx, line 15534; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-7_all_reduce_sumpostdiv_u64.compute_70.ptx, line 16833; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-7_all_reduce_sumpostdiv_u64.compute_70.ptx, line 20148; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-7_all_reduce_sumpostdiv_u64.compute_70.ptx, line 27918; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-7_all_reduce_sumpostdiv_u64.compute_70.ptx, line 29225; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-7_all_reduce_sumpostdiv_u64.compute_70.ptx, line 30912; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-7_all_reduce_sumpostdiv_u64.compute_70.ptx, line 32504; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-7_all_reduce_sumpostdiv_u64.compute_70.ptx, line 40390; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-7_all_reduce_sumpostdiv_u64.compute_70.ptx, line 43401; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-7_all_reduce_sumpostdiv_u64.compute_70.ptx, line 45376; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-7_all_reduce_sumpostdiv_u64.compute_70.ptx, line 46655; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-6_all_reduce_sumpostdiv_u64.compute_80.ptx, line 1651; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-6_all_reduce_sumpostdiv_u64.compute_80.ptx, line 3411; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-6_all_reduce_sumpostdiv_u64.compute_80.ptx, line 4870; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-6_all_reduce_sumpostdiv_u64.compute_80.ptx, line 6228; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-6_all_reduce_sumpostdiv_u64.compute_80.ptx, line 9066; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-6_all_reduce_sumpostdiv_u64.compute_80.ptx, line 14850; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-6_all_reduce_sumpostdiv_u64.compute_80.ptx, line 17280; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-6_all_reduce_sumpostdiv_u64.compute_80.ptx, line 18729; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-6_all_reduce_sumpostdiv_u64.compute_80.ptx, line 22319; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-6_all_reduce_sumpostdiv_u64.compute_80.ptx, line 30748; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-6_all_reduce_sumpostdiv_u64.compute_80.ptx, line 32163; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-6_all_reduce_sumpostdiv_u64.compute_80.ptx, line 34189; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-6_all_reduce_sumpostdiv_u64.compute_80.ptx, line 35941; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-6_all_reduce_sumpostdiv_u64.compute_80.ptx, line 43891; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-6_all_reduce_sumpostdiv_u64.compute_80.ptx, line 47393; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-6_all_reduce_sumpostdiv_u64.compute_80.ptx, line 49520; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00001fd5_00000000-6_all_reduce_sumpostdiv_u64.compute_80.ptx, line 50863; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/broadcast.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_minmax_bf16.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002051_00000000-11_broadcast.compute_50.ptx, line 4350; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002051_00000000-11_broadcast.compute_50.ptx, line 5012; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-11_all_reduce_sumpostdiv_u8.compute_50.ptx, line 1821; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-11_all_reduce_sumpostdiv_u8.compute_50.ptx, line 3721; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-11_all_reduce_sumpostdiv_u8.compute_50.ptx, line 5918; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-11_all_reduce_sumpostdiv_u8.compute_50.ptx, line 7442; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-11_all_reduce_sumpostdiv_u8.compute_50.ptx, line 10633; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-11_all_reduce_sumpostdiv_u8.compute_50.ptx, line 17360; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-11_all_reduce_sumpostdiv_u8.compute_50.ptx, line 19936; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-11_all_reduce_sumpostdiv_u8.compute_50.ptx, line 22771; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-11_all_reduce_sumpostdiv_u8.compute_50.ptx, line 28071; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-11_all_reduce_sumpostdiv_u8.compute_50.ptx, line 39426; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-11_all_reduce_sumpostdiv_u8.compute_50.ptx, line 41351; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-11_all_reduce_sumpostdiv_u8.compute_50.ptx, line 43506; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-11_all_reduce_sumpostdiv_u8.compute_50.ptx, line 45881; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-11_all_reduce_sumpostdiv_u8.compute_50.ptx, line 48479; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-11_all_reduce_sumpostdiv_u8.compute_50.ptx, line 50480; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-11_all_reduce_sumpostdiv_u8.compute_50.ptx, line 52649; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-11_all_reduce_sumpostdiv_u8.compute_50.ptx, line 53874; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-11_all_reduce_sumpostdiv_u8.compute_50.ptx, line 64401; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-11_all_reduce_sumpostdiv_u8.compute_50.ptx, line 69518; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-11_all_reduce_sumpostdiv_u8.compute_50.ptx, line 73028; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-11_all_reduce_sumpostdiv_u8.compute_50.ptx, line 74540; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002051_00000000-10_broadcast.compute_60.ptx, line 4350; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002051_00000000-10_broadcast.compute_60.ptx, line 5012; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002067_00000000-11_reduce_minmax_bf16.compute_50.ptx, line 7674; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002067_00000000-11_reduce_minmax_bf16.compute_50.ptx, line 11620; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002051_00000000-9_broadcast.compute_61.ptx, line 4350; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002051_00000000-9_broadcast.compute_61.ptx, line 5012; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002067_00000000-10_reduce_minmax_bf16.compute_60.ptx, line 7674; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002067_00000000-10_reduce_minmax_bf16.compute_60.ptx, line 11620; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002051_00000000-8_broadcast.compute_35.ptx, line 4352; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002051_00000000-8_broadcast.compute_35.ptx, line 5014; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002067_00000000-9_reduce_minmax_bf16.compute_61.ptx, line 7674; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002067_00000000-9_reduce_minmax_bf16.compute_61.ptx, line 11620; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002051_00000000-7_broadcast.compute_70.ptx, line 4350; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002051_00000000-7_broadcast.compute_70.ptx, line 5012; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002051_00000000-6_broadcast.compute_80.ptx, line 4350; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002051_00000000-6_broadcast.compute_80.ptx, line 5012; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_minmax_f16.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002067_00000000-8_reduce_minmax_bf16.compute_35.ptx, line 7676; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002067_00000000-8_reduce_minmax_bf16.compute_35.ptx, line 11622; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002067_00000000-7_reduce_minmax_bf16.compute_70.ptx, line 7674; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002067_00000000-7_reduce_minmax_bf16.compute_70.ptx, line 11620; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000020b1_00000000-11_reduce_minmax_f16.compute_50.ptx, line 6682; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000020b1_00000000-11_reduce_minmax_f16.compute_50.ptx, line 9592; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002067_00000000-6_reduce_minmax_bf16.compute_80.ptx, line 5656; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002067_00000000-6_reduce_minmax_bf16.compute_80.ptx, line 8577; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_minmax_f32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000020b1_00000000-10_reduce_minmax_f16.compute_60.ptx, line 6682; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000020b1_00000000-10_reduce_minmax_f16.compute_60.ptx, line 9592; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000020b1_00000000-9_reduce_minmax_f16.compute_61.ptx, line 6682; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000020b1_00000000-9_reduce_minmax_f16.compute_61.ptx, line 9592; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000020d7_00000000-11_reduce_minmax_f32.compute_50.ptx, line 4856; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000020d7_00000000-11_reduce_minmax_f32.compute_50.ptx, line 6651; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000020d7_00000000-10_reduce_minmax_f32.compute_60.ptx, line 4856; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000020d7_00000000-10_reduce_minmax_f32.compute_60.ptx, line 6651; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000020b1_00000000-8_reduce_minmax_f16.compute_35.ptx, line 6684; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000020b1_00000000-8_reduce_minmax_f16.compute_35.ptx, line 9594; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000020d7_00000000-9_reduce_minmax_f32.compute_61.ptx, line 4856; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000020d7_00000000-9_reduce_minmax_f32.compute_61.ptx, line 6651; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000020b1_00000000-7_reduce_minmax_f16.compute_70.ptx, line 6682; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000020b1_00000000-7_reduce_minmax_f16.compute_70.ptx, line 9592; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000020b1_00000000-6_reduce_minmax_f16.compute_80.ptx, line 5656; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000020b1_00000000-6_reduce_minmax_f16.compute_80.ptx, line 8577; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-10_all_reduce_sumpostdiv_u8.compute_60.ptx, line 1821; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-10_all_reduce_sumpostdiv_u8.compute_60.ptx, line 3721; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-10_all_reduce_sumpostdiv_u8.compute_60.ptx, line 5918; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-10_all_reduce_sumpostdiv_u8.compute_60.ptx, line 7442; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-10_all_reduce_sumpostdiv_u8.compute_60.ptx, line 10633; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-10_all_reduce_sumpostdiv_u8.compute_60.ptx, line 17360; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-10_all_reduce_sumpostdiv_u8.compute_60.ptx, line 19936; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-10_all_reduce_sumpostdiv_u8.compute_60.ptx, line 22771; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-10_all_reduce_sumpostdiv_u8.compute_60.ptx, line 28071; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-10_all_reduce_sumpostdiv_u8.compute_60.ptx, line 39426; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-10_all_reduce_sumpostdiv_u8.compute_60.ptx, line 41351; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-10_all_reduce_sumpostdiv_u8.compute_60.ptx, line 43506; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-10_all_reduce_sumpostdiv_u8.compute_60.ptx, line 45881; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-10_all_reduce_sumpostdiv_u8.compute_60.ptx, line 48479; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-10_all_reduce_sumpostdiv_u8.compute_60.ptx, line 50480; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-10_all_reduce_sumpostdiv_u8.compute_60.ptx, line 52649; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-10_all_reduce_sumpostdiv_u8.compute_60.ptx, line 53874; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-10_all_reduce_sumpostdiv_u8.compute_60.ptx, line 64401; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-10_all_reduce_sumpostdiv_u8.compute_60.ptx, line 69518; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-10_all_reduce_sumpostdiv_u8.compute_60.ptx, line 73028; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-10_all_reduce_sumpostdiv_u8.compute_60.ptx, line 74540; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000020d7_00000000-8_reduce_minmax_f32.compute_35.ptx, line 4858; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000020d7_00000000-8_reduce_minmax_f32.compute_35.ptx, line 6653; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_minmax_f64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000020d7_00000000-7_reduce_minmax_f32.compute_70.ptx, line 4856; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000020d7_00000000-7_reduce_minmax_f32.compute_70.ptx, line 6651; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000020d7_00000000-6_reduce_minmax_f32.compute_80.ptx, line 4924; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000020d7_00000000-6_reduce_minmax_f32.compute_80.ptx, line 7219; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000211b_00000000-11_reduce_minmax_f64.compute_50.ptx, line 4324; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000211b_00000000-11_reduce_minmax_f64.compute_50.ptx, line 5846; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_minmax_u32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000211b_00000000-10_reduce_minmax_f64.compute_60.ptx, line 4324; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000211b_00000000-10_reduce_minmax_f64.compute_60.ptx, line 5846; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002139_00000000-11_reduce_minmax_u32.compute_50.ptx, line 4474; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002139_00000000-11_reduce_minmax_u32.compute_50.ptx, line 5962; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000211b_00000000-9_reduce_minmax_f64.compute_61.ptx, line 4324; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000211b_00000000-9_reduce_minmax_f64.compute_61.ptx, line 5846; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002139_00000000-10_reduce_minmax_u32.compute_60.ptx, line 4474; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002139_00000000-10_reduce_minmax_u32.compute_60.ptx, line 5962; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000211b_00000000-8_reduce_minmax_f64.compute_35.ptx, line 4326; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000211b_00000000-8_reduce_minmax_f64.compute_35.ptx, line 5848; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002139_00000000-9_reduce_minmax_u32.compute_61.ptx, line 4474; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002139_00000000-9_reduce_minmax_u32.compute_61.ptx, line 5962; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000211b_00000000-7_reduce_minmax_f64.compute_70.ptx, line 4324; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000211b_00000000-7_reduce_minmax_f64.compute_70.ptx, line 5846; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000211b_00000000-6_reduce_minmax_f64.compute_80.ptx, line 4353; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000211b_00000000-6_reduce_minmax_f64.compute_80.ptx, line 6136; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002139_00000000-8_reduce_minmax_u32.compute_35.ptx, line 4476; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002139_00000000-8_reduce_minmax_u32.compute_35.ptx, line 5964; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_minmax_u64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002139_00000000-7_reduce_minmax_u32.compute_70.ptx, line 4474; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002139_00000000-7_reduce_minmax_u32.compute_70.ptx, line 5962; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002139_00000000-6_reduce_minmax_u32.compute_80.ptx, line 4570; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002139_00000000-6_reduce_minmax_u32.compute_80.ptx, line 6322; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002181_00000000-11_reduce_minmax_u64.compute_50.ptx, line 4122; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002181_00000000-11_reduce_minmax_u64.compute_50.ptx, line 5475; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_minmax_u8.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002181_00000000-10_reduce_minmax_u64.compute_60.ptx, line 4122; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002181_00000000-10_reduce_minmax_u64.compute_60.ptx, line 5475; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002181_00000000-9_reduce_minmax_u64.compute_61.ptx, line 4122; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002181_00000000-9_reduce_minmax_u64.compute_61.ptx, line 5475; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000021a1_00000000-11_reduce_minmax_u8.compute_50.ptx, line 5756; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000021a1_00000000-11_reduce_minmax_u8.compute_50.ptx, line 8113; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002181_00000000-8_reduce_minmax_u64.compute_35.ptx, line 4124; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002181_00000000-8_reduce_minmax_u64.compute_35.ptx, line 5477; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000021a1_00000000-10_reduce_minmax_u8.compute_60.ptx, line 5756; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000021a1_00000000-10_reduce_minmax_u8.compute_60.ptx, line 8113; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002181_00000000-7_reduce_minmax_u64.compute_70.ptx, line 4122; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002181_00000000-7_reduce_minmax_u64.compute_70.ptx, line 5475; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002181_00000000-6_reduce_minmax_u64.compute_80.ptx, line 4186; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002181_00000000-6_reduce_minmax_u64.compute_80.ptx, line 5683; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-9_all_reduce_sumpostdiv_u8.compute_61.ptx, line 1821; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-9_all_reduce_sumpostdiv_u8.compute_61.ptx, line 3721; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-9_all_reduce_sumpostdiv_u8.compute_61.ptx, line 5918; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-9_all_reduce_sumpostdiv_u8.compute_61.ptx, line 7442; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-9_all_reduce_sumpostdiv_u8.compute_61.ptx, line 10633; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000021a1_00000000-9_reduce_minmax_u8.compute_61.ptx, line 5756; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000021a1_00000000-9_reduce_minmax_u8.compute_61.ptx, line 8113; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-9_all_reduce_sumpostdiv_u8.compute_61.ptx, line 17360; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-9_all_reduce_sumpostdiv_u8.compute_61.ptx, line 19936; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-9_all_reduce_sumpostdiv_u8.compute_61.ptx, line 22771; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-9_all_reduce_sumpostdiv_u8.compute_61.ptx, line 28071; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-9_all_reduce_sumpostdiv_u8.compute_61.ptx, line 39426; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-9_all_reduce_sumpostdiv_u8.compute_61.ptx, line 41351; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-9_all_reduce_sumpostdiv_u8.compute_61.ptx, line 43506; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-9_all_reduce_sumpostdiv_u8.compute_61.ptx, line 45881; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-9_all_reduce_sumpostdiv_u8.compute_61.ptx, line 48479; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-9_all_reduce_sumpostdiv_u8.compute_61.ptx, line 50480; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-9_all_reduce_sumpostdiv_u8.compute_61.ptx, line 52649; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-9_all_reduce_sumpostdiv_u8.compute_61.ptx, line 53874; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-9_all_reduce_sumpostdiv_u8.compute_61.ptx, line 64401; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-9_all_reduce_sumpostdiv_u8.compute_61.ptx, line 69518; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-9_all_reduce_sumpostdiv_u8.compute_61.ptx, line 73028; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-9_all_reduce_sumpostdiv_u8.compute_61.ptx, line 74540; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_premulsum_bf16.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000021a1_00000000-8_reduce_minmax_u8.compute_35.ptx, line 5758; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000021a1_00000000-8_reduce_minmax_u8.compute_35.ptx, line 8115; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000021a1_00000000-7_reduce_minmax_u8.compute_70.ptx, line 5756; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000021a1_00000000-7_reduce_minmax_u8.compute_70.ptx, line 8113; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000021a1_00000000-6_reduce_minmax_u8.compute_80.ptx, line 6076; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000021a1_00000000-6_reduce_minmax_u8.compute_80.ptx, line 9513; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000021e5_00000000-11_reduce_premulsum_bf16.compute_50.ptx, line 10946; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000021e5_00000000-11_reduce_premulsum_bf16.compute_50.ptx, line 15343; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_premulsum_f16.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000021e5_00000000-10_reduce_premulsum_bf16.compute_60.ptx, line 10946; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000021e5_00000000-10_reduce_premulsum_bf16.compute_60.ptx, line 15343; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000220d_00000000-11_reduce_premulsum_f16.compute_50.ptx, line 7686; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000220d_00000000-11_reduce_premulsum_f16.compute_50.ptx, line 10487; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000021e5_00000000-9_reduce_premulsum_bf16.compute_61.ptx, line 10946; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000021e5_00000000-9_reduce_premulsum_bf16.compute_61.ptx, line 15343; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000220d_00000000-10_reduce_premulsum_f16.compute_60.ptx, line 5781; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000220d_00000000-10_reduce_premulsum_f16.compute_60.ptx, line 7690; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000220d_00000000-9_reduce_premulsum_f16.compute_61.ptx, line 7686; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000220d_00000000-9_reduce_premulsum_f16.compute_61.ptx, line 10487; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000021e5_00000000-8_reduce_premulsum_bf16.compute_35.ptx, line 10948; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000021e5_00000000-8_reduce_premulsum_bf16.compute_35.ptx, line 15345; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000220d_00000000-8_reduce_premulsum_f16.compute_35.ptx, line 7688; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000220d_00000000-8_reduce_premulsum_f16.compute_35.ptx, line 10489; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000021e5_00000000-7_reduce_premulsum_bf16.compute_70.ptx, line 10946; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000021e5_00000000-7_reduce_premulsum_bf16.compute_70.ptx, line 15343; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000220d_00000000-7_reduce_premulsum_f16.compute_70.ptx, line 5781; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000220d_00000000-7_reduce_premulsum_f16.compute_70.ptx, line 7690; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000021e5_00000000-6_reduce_premulsum_bf16.compute_80.ptx, line 6475; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000021e5_00000000-6_reduce_premulsum_bf16.compute_80.ptx, line 9364; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000220d_00000000-6_reduce_premulsum_f16.compute_80.ptx, line 6085; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000220d_00000000-6_reduce_premulsum_f16.compute_80.ptx, line 8626; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_premulsum_f32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_premulsum_f64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000225f_00000000-11_reduce_premulsum_f32.compute_50.ptx, line 4786; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000225f_00000000-11_reduce_premulsum_f32.compute_50.ptx, line 6281; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002269_00000000-11_reduce_premulsum_f64.compute_50.ptx, line 4289; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002269_00000000-11_reduce_premulsum_f64.compute_50.ptx, line 5645; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-8_all_reduce_sumpostdiv_u8.compute_35.ptx, line 1822; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-8_all_reduce_sumpostdiv_u8.compute_35.ptx, line 3722; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-8_all_reduce_sumpostdiv_u8.compute_35.ptx, line 5919; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-8_all_reduce_sumpostdiv_u8.compute_35.ptx, line 7443; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-8_all_reduce_sumpostdiv_u8.compute_35.ptx, line 10634; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-8_all_reduce_sumpostdiv_u8.compute_35.ptx, line 17362; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-8_all_reduce_sumpostdiv_u8.compute_35.ptx, line 19939; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-8_all_reduce_sumpostdiv_u8.compute_35.ptx, line 22774; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-8_all_reduce_sumpostdiv_u8.compute_35.ptx, line 28075; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-8_all_reduce_sumpostdiv_u8.compute_35.ptx, line 39435; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-8_all_reduce_sumpostdiv_u8.compute_35.ptx, line 41360; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-8_all_reduce_sumpostdiv_u8.compute_35.ptx, line 43515; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-8_all_reduce_sumpostdiv_u8.compute_35.ptx, line 45890; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-8_all_reduce_sumpostdiv_u8.compute_35.ptx, line 48488; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-8_all_reduce_sumpostdiv_u8.compute_35.ptx, line 50489; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-8_all_reduce_sumpostdiv_u8.compute_35.ptx, line 52658; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-8_all_reduce_sumpostdiv_u8.compute_35.ptx, line 53883; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-8_all_reduce_sumpostdiv_u8.compute_35.ptx, line 64418; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-8_all_reduce_sumpostdiv_u8.compute_35.ptx, line 69536; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-8_all_reduce_sumpostdiv_u8.compute_35.ptx, line 73047; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-8_all_reduce_sumpostdiv_u8.compute_35.ptx, line 74559; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002269_00000000-10_reduce_premulsum_f64.compute_60.ptx, line 4289; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002269_00000000-10_reduce_premulsum_f64.compute_60.ptx, line 5645; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000225f_00000000-10_reduce_premulsum_f32.compute_60.ptx, line 4786; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000225f_00000000-10_reduce_premulsum_f32.compute_60.ptx, line 6281; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002269_00000000-9_reduce_premulsum_f64.compute_61.ptx, line 4289; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002269_00000000-9_reduce_premulsum_f64.compute_61.ptx, line 5645; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000225f_00000000-9_reduce_premulsum_f32.compute_61.ptx, line 4786; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000225f_00000000-9_reduce_premulsum_f32.compute_61.ptx, line 6281; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002269_00000000-8_reduce_premulsum_f64.compute_35.ptx, line 4291; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002269_00000000-8_reduce_premulsum_f64.compute_35.ptx, line 5647; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000225f_00000000-8_reduce_premulsum_f32.compute_35.ptx, line 4788; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000225f_00000000-8_reduce_premulsum_f32.compute_35.ptx, line 6283; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002269_00000000-7_reduce_premulsum_f64.compute_70.ptx, line 4289; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002269_00000000-7_reduce_premulsum_f64.compute_70.ptx, line 5645; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000225f_00000000-7_reduce_premulsum_f32.compute_70.ptx, line 4786; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000225f_00000000-7_reduce_premulsum_f32.compute_70.ptx, line 6281; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002269_00000000-6_reduce_premulsum_f64.compute_80.ptx, line 4389; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002269_00000000-6_reduce_premulsum_f64.compute_80.ptx, line 5889; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000225f_00000000-6_reduce_premulsum_f32.compute_80.ptx, line 4970; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000225f_00000000-6_reduce_premulsum_f32.compute_80.ptx, line 6729; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_premulsum_u32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_premulsum_u64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000022c9_00000000-11_reduce_premulsum_u32.compute_50.ptx, line 4551; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000022c9_00000000-11_reduce_premulsum_u32.compute_50.ptx, line 5955; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000022d3_00000000-11_reduce_premulsum_u64.compute_50.ptx, line 4176; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000022d3_00000000-11_reduce_premulsum_u64.compute_50.ptx, line 5502; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000022c9_00000000-10_reduce_premulsum_u32.compute_60.ptx, line 4551; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000022c9_00000000-10_reduce_premulsum_u32.compute_60.ptx, line 5955; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000022d3_00000000-10_reduce_premulsum_u64.compute_60.ptx, line 4176; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000022d3_00000000-10_reduce_premulsum_u64.compute_60.ptx, line 5502; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000022c9_00000000-9_reduce_premulsum_u32.compute_61.ptx, line 4551; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000022d3_00000000-9_reduce_premulsum_u64.compute_61.ptx, line 4176; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000022c9_00000000-9_reduce_premulsum_u32.compute_61.ptx, line 5955; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000022d3_00000000-9_reduce_premulsum_u64.compute_61.ptx, line 5502; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000022d3_00000000-8_reduce_premulsum_u64.compute_35.ptx, line 4178; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000022d3_00000000-8_reduce_premulsum_u64.compute_35.ptx, line 5504; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000022c9_00000000-8_reduce_premulsum_u32.compute_35.ptx, line 4553; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000022c9_00000000-8_reduce_premulsum_u32.compute_35.ptx, line 5957; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000022d3_00000000-7_reduce_premulsum_u64.compute_70.ptx, line 4176; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000022d3_00000000-7_reduce_premulsum_u64.compute_70.ptx, line 5502; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000022c9_00000000-7_reduce_premulsum_u32.compute_70.ptx, line 4551; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000022c9_00000000-7_reduce_premulsum_u32.compute_70.ptx, line 5955; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000022d3_00000000-6_reduce_premulsum_u64.compute_80.ptx, line 4252; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000022d3_00000000-6_reduce_premulsum_u64.compute_80.ptx, line 5698; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000022c9_00000000-6_reduce_premulsum_u32.compute_80.ptx, line 4687; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000022c9_00000000-6_reduce_premulsum_u32.compute_80.ptx, line 6283; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_premulsum_u8.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_prod_bf16.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-7_all_reduce_sumpostdiv_u8.compute_70.ptx, line 1821; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-7_all_reduce_sumpostdiv_u8.compute_70.ptx, line 3721; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-7_all_reduce_sumpostdiv_u8.compute_70.ptx, line 5918; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-7_all_reduce_sumpostdiv_u8.compute_70.ptx, line 7442; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-7_all_reduce_sumpostdiv_u8.compute_70.ptx, line 10633; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-7_all_reduce_sumpostdiv_u8.compute_70.ptx, line 17360; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-7_all_reduce_sumpostdiv_u8.compute_70.ptx, line 19936; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-7_all_reduce_sumpostdiv_u8.compute_70.ptx, line 22771; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-7_all_reduce_sumpostdiv_u8.compute_70.ptx, line 28071; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-7_all_reduce_sumpostdiv_u8.compute_70.ptx, line 38765; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-7_all_reduce_sumpostdiv_u8.compute_70.ptx, line 40928; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-7_all_reduce_sumpostdiv_u8.compute_70.ptx, line 43540; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-7_all_reduce_sumpostdiv_u8.compute_70.ptx, line 45731; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-7_all_reduce_sumpostdiv_u8.compute_70.ptx, line 56267; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-7_all_reduce_sumpostdiv_u8.compute_70.ptx, line 61384; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-7_all_reduce_sumpostdiv_u8.compute_70.ptx, line 64894; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-7_all_reduce_sumpostdiv_u8.compute_70.ptx, line 66406; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002337_00000000-11_reduce_prod_bf16.compute_50.ptx, line 6957; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002337_00000000-11_reduce_prod_bf16.compute_50.ptx, line 10023; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000232d_00000000-11_reduce_premulsum_u8.compute_50.ptx, line 6818; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000232d_00000000-11_reduce_premulsum_u8.compute_50.ptx, line 8976; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002337_00000000-10_reduce_prod_bf16.compute_60.ptx, line 6957; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002337_00000000-10_reduce_prod_bf16.compute_60.ptx, line 10023; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000232d_00000000-10_reduce_premulsum_u8.compute_60.ptx, line 6818; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000232d_00000000-10_reduce_premulsum_u8.compute_60.ptx, line 8976; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-6_all_reduce_sumpostdiv_u8.compute_80.ptx, line 2141; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-6_all_reduce_sumpostdiv_u8.compute_80.ptx, line 4729; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-6_all_reduce_sumpostdiv_u8.compute_80.ptx, line 7814; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-6_all_reduce_sumpostdiv_u8.compute_80.ptx, line 9658; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-6_all_reduce_sumpostdiv_u8.compute_80.ptx, line 14369; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-6_all_reduce_sumpostdiv_u8.compute_80.ptx, line 22841; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-6_all_reduce_sumpostdiv_u8.compute_80.ptx, line 26074; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-6_all_reduce_sumpostdiv_u8.compute_80.ptx, line 30428; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-6_all_reduce_sumpostdiv_u8.compute_80.ptx, line 37887; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-6_all_reduce_sumpostdiv_u8.compute_80.ptx, line 50557; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-6_all_reduce_sumpostdiv_u8.compute_80.ptx, line 53608; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-6_all_reduce_sumpostdiv_u8.compute_80.ptx, line 57444; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-6_all_reduce_sumpostdiv_u8.compute_80.ptx, line 60419; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-6_all_reduce_sumpostdiv_u8.compute_80.ptx, line 71275; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002337_00000000-9_reduce_prod_bf16.compute_61.ptx, line 6957; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002337_00000000-9_reduce_prod_bf16.compute_61.ptx, line 10023; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-6_all_reduce_sumpostdiv_u8.compute_80.ptx, line 78808; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-6_all_reduce_sumpostdiv_u8.compute_80.ptx, line 83852; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000202d_00000000-6_all_reduce_sumpostdiv_u8.compute_80.ptx, line 85665; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000232d_00000000-9_reduce_premulsum_u8.compute_61.ptx, line 6818; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000232d_00000000-9_reduce_premulsum_u8.compute_61.ptx, line 8976; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002337_00000000-8_reduce_prod_bf16.compute_35.ptx, line 6959; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002337_00000000-8_reduce_prod_bf16.compute_35.ptx, line 10025; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000232d_00000000-8_reduce_premulsum_u8.compute_35.ptx, line 6820; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000232d_00000000-8_reduce_premulsum_u8.compute_35.ptx, line 8978; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002337_00000000-7_reduce_prod_bf16.compute_70.ptx, line 6957; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002337_00000000-7_reduce_prod_bf16.compute_70.ptx, line 10023; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002337_00000000-6_reduce_prod_bf16.compute_80.ptx, line 5268; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002337_00000000-6_reduce_prod_bf16.compute_80.ptx, line 7413; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000232d_00000000-7_reduce_premulsum_u8.compute_70.ptx, line 6818; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000232d_00000000-7_reduce_premulsum_u8.compute_70.ptx, line 8976; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000232d_00000000-6_reduce_premulsum_u8.compute_80.ptx, line 7442; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000232d_00000000-6_reduce_premulsum_u8.compute_80.ptx, line 10488; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_prod_f16.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_prod_f32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002391_00000000-11_reduce_prod_f16.compute_50.ptx, line 5939; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002391_00000000-11_reduce_prod_f16.compute_50.ptx, line 8207; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000239f_00000000-11_reduce_prod_f32.compute_50.ptx, line 4464; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000239f_00000000-11_reduce_prod_f32.compute_50.ptx, line 5951; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_prod_f64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002391_00000000-10_reduce_prod_f16.compute_60.ptx, line 5036; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002391_00000000-10_reduce_prod_f16.compute_60.ptx, line 6651; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000239f_00000000-10_reduce_prod_f32.compute_60.ptx, line 4464; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000239f_00000000-10_reduce_prod_f32.compute_60.ptx, line 5951; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002391_00000000-9_reduce_prod_f16.compute_61.ptx, line 5939; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002391_00000000-9_reduce_prod_f16.compute_61.ptx, line 8207; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000239f_00000000-9_reduce_prod_f32.compute_61.ptx, line 4464; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000239f_00000000-9_reduce_prod_f32.compute_61.ptx, line 5951; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000023c5_00000000-11_reduce_prod_f64.compute_50.ptx, line 4114; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000023c5_00000000-11_reduce_prod_f64.compute_50.ptx, line 5466; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002391_00000000-8_reduce_prod_f16.compute_35.ptx, line 5941; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002391_00000000-8_reduce_prod_f16.compute_35.ptx, line 8209; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000239f_00000000-8_reduce_prod_f32.compute_35.ptx, line 4466; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000239f_00000000-8_reduce_prod_f32.compute_35.ptx, line 5953; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000023c5_00000000-10_reduce_prod_f64.compute_60.ptx, line 4114; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000023c5_00000000-10_reduce_prod_f64.compute_60.ptx, line 5466; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002391_00000000-7_reduce_prod_f16.compute_70.ptx, line 5036; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002391_00000000-7_reduce_prod_f16.compute_70.ptx, line 6651; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000239f_00000000-7_reduce_prod_f32.compute_70.ptx, line 4464; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000239f_00000000-7_reduce_prod_f32.compute_70.ptx, line 5951; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000023c5_00000000-9_reduce_prod_f64.compute_61.ptx, line 4114; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000023c5_00000000-9_reduce_prod_f64.compute_61.ptx, line 5466; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002391_00000000-6_reduce_prod_f16.compute_80.ptx, line 5196; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002391_00000000-6_reduce_prod_f16.compute_80.ptx, line 7203; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000239f_00000000-6_reduce_prod_f32.compute_80.ptx, line 4560; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000239f_00000000-6_reduce_prod_f32.compute_80.ptx, line 6311; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_prod_u32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_prod_u64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000023c5_00000000-8_reduce_prod_f64.compute_35.ptx, line 4116; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000023c5_00000000-8_reduce_prod_f64.compute_35.ptx, line 5468; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000023c5_00000000-7_reduce_prod_f64.compute_70.ptx, line 4114; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000023c5_00000000-7_reduce_prod_f64.compute_70.ptx, line 5466; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000023c5_00000000-6_reduce_prod_f64.compute_80.ptx, line 4178; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000023c5_00000000-6_reduce_prod_f64.compute_80.ptx, line 5674; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002429_00000000-11_reduce_prod_u64.compute_50.ptx, line 4058; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002429_00000000-11_reduce_prod_u64.compute_50.ptx, line 5365; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002421_00000000-11_reduce_prod_u32.compute_50.ptx, line 4357; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002421_00000000-11_reduce_prod_u32.compute_50.ptx, line 5757; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_prod_u8.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002429_00000000-10_reduce_prod_u64.compute_60.ptx, line 4058; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002429_00000000-10_reduce_prod_u64.compute_60.ptx, line 5365; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002421_00000000-10_reduce_prod_u32.compute_60.ptx, line 4357; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002421_00000000-10_reduce_prod_u32.compute_60.ptx, line 5757; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002429_00000000-9_reduce_prod_u64.compute_61.ptx, line 4058; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002429_00000000-9_reduce_prod_u64.compute_61.ptx, line 5365; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002421_00000000-9_reduce_prod_u32.compute_61.ptx, line 4357; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002421_00000000-9_reduce_prod_u32.compute_61.ptx, line 5757; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000245b_00000000-11_reduce_prod_u8.compute_50.ptx, line 5648; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000245b_00000000-11_reduce_prod_u8.compute_50.ptx, line 7704; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002429_00000000-8_reduce_prod_u64.compute_35.ptx, line 4060; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002429_00000000-8_reduce_prod_u64.compute_35.ptx, line 5367; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002421_00000000-8_reduce_prod_u32.compute_35.ptx, line 4359; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002421_00000000-8_reduce_prod_u32.compute_35.ptx, line 5759; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000245b_00000000-10_reduce_prod_u8.compute_60.ptx, line 5648; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000245b_00000000-10_reduce_prod_u8.compute_60.ptx, line 7704; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002429_00000000-7_reduce_prod_u64.compute_70.ptx, line 4058; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002429_00000000-7_reduce_prod_u64.compute_70.ptx, line 5365; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002421_00000000-7_reduce_prod_u32.compute_70.ptx, line 4357; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002421_00000000-7_reduce_prod_u32.compute_70.ptx, line 5757; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002429_00000000-6_reduce_prod_u64.compute_80.ptx, line 4122; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002429_00000000-6_reduce_prod_u64.compute_80.ptx, line 5537; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002421_00000000-6_reduce_prod_u32.compute_80.ptx, line 4453; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002421_00000000-6_reduce_prod_u32.compute_80.ptx, line 6045; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000245b_00000000-9_reduce_prod_u8.compute_61.ptx, line 5648; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000245b_00000000-9_reduce_prod_u8.compute_61.ptx, line 7704; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_minmax_bf16.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_minmax_f16.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000245b_00000000-8_reduce_prod_u8.compute_35.ptx, line 5650; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000245b_00000000-8_reduce_prod_u8.compute_35.ptx, line 7706; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000245b_00000000-7_reduce_prod_u8.compute_70.ptx, line 5648; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000245b_00000000-7_reduce_prod_u8.compute_70.ptx, line 7704; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000245b_00000000-6_reduce_prod_u8.compute_80.ptx, line 5968; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000245b_00000000-6_reduce_prod_u8.compute_80.ptx, line 8832; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024c1_00000000-11_reduce_scatter_minmax_f16.compute_50.ptx, line 6978; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024c1_00000000-11_reduce_scatter_minmax_f16.compute_50.ptx, line 9646; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024c1_00000000-11_reduce_scatter_minmax_f16.compute_50.ptx, line 12465; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024c1_00000000-11_reduce_scatter_minmax_f16.compute_50.ptx, line 15107; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024b7_00000000-11_reduce_scatter_minmax_bf16.compute_50.ptx, line 7977; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024b7_00000000-11_reduce_scatter_minmax_bf16.compute_50.ptx, line 11681; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024b7_00000000-11_reduce_scatter_minmax_bf16.compute_50.ptx, line 15536; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024b7_00000000-11_reduce_scatter_minmax_bf16.compute_50.ptx, line 19214; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_minmax_f32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024c1_00000000-10_reduce_scatter_minmax_f16.compute_60.ptx, line 6978; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024c1_00000000-10_reduce_scatter_minmax_f16.compute_60.ptx, line 9646; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024c1_00000000-10_reduce_scatter_minmax_f16.compute_60.ptx, line 12465; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024c1_00000000-10_reduce_scatter_minmax_f16.compute_60.ptx, line 15107; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024b7_00000000-10_reduce_scatter_minmax_bf16.compute_60.ptx, line 7977; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024b7_00000000-10_reduce_scatter_minmax_bf16.compute_60.ptx, line 11681; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024b7_00000000-10_reduce_scatter_minmax_bf16.compute_60.ptx, line 15536; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024b7_00000000-10_reduce_scatter_minmax_bf16.compute_60.ptx, line 19214; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024e9_00000000-11_reduce_scatter_minmax_f32.compute_50.ptx, line 5103; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024e9_00000000-11_reduce_scatter_minmax_f32.compute_50.ptx, line 6475; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024e9_00000000-11_reduce_scatter_minmax_f32.compute_50.ptx, line 7998; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024e9_00000000-11_reduce_scatter_minmax_f32.compute_50.ptx, line 9527; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024c1_00000000-9_reduce_scatter_minmax_f16.compute_61.ptx, line 6978; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024c1_00000000-9_reduce_scatter_minmax_f16.compute_61.ptx, line 9646; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024c1_00000000-9_reduce_scatter_minmax_f16.compute_61.ptx, line 12465; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024c1_00000000-9_reduce_scatter_minmax_f16.compute_61.ptx, line 15107; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024e9_00000000-10_reduce_scatter_minmax_f32.compute_60.ptx, line 5103; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024e9_00000000-10_reduce_scatter_minmax_f32.compute_60.ptx, line 6475; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024e9_00000000-10_reduce_scatter_minmax_f32.compute_60.ptx, line 7998; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024e9_00000000-10_reduce_scatter_minmax_f32.compute_60.ptx, line 9527; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024b7_00000000-9_reduce_scatter_minmax_bf16.compute_61.ptx, line 7977; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024b7_00000000-9_reduce_scatter_minmax_bf16.compute_61.ptx, line 11681; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024b7_00000000-9_reduce_scatter_minmax_bf16.compute_61.ptx, line 15536; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024b7_00000000-9_reduce_scatter_minmax_bf16.compute_61.ptx, line 19214; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024c1_00000000-8_reduce_scatter_minmax_f16.compute_35.ptx, line 6980; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024c1_00000000-8_reduce_scatter_minmax_f16.compute_35.ptx, line 9648; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024c1_00000000-8_reduce_scatter_minmax_f16.compute_35.ptx, line 12467; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024c1_00000000-8_reduce_scatter_minmax_f16.compute_35.ptx, line 15109; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024e9_00000000-9_reduce_scatter_minmax_f32.compute_61.ptx, line 5103; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024e9_00000000-9_reduce_scatter_minmax_f32.compute_61.ptx, line 6475; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024e9_00000000-9_reduce_scatter_minmax_f32.compute_61.ptx, line 7998; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024e9_00000000-9_reduce_scatter_minmax_f32.compute_61.ptx, line 9527; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024b7_00000000-8_reduce_scatter_minmax_bf16.compute_35.ptx, line 7979; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024b7_00000000-8_reduce_scatter_minmax_bf16.compute_35.ptx, line 11683; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024b7_00000000-8_reduce_scatter_minmax_bf16.compute_35.ptx, line 15538; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024b7_00000000-8_reduce_scatter_minmax_bf16.compute_35.ptx, line 19216; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024e9_00000000-8_reduce_scatter_minmax_f32.compute_35.ptx, line 5105; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024e9_00000000-8_reduce_scatter_minmax_f32.compute_35.ptx, line 6477; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024e9_00000000-8_reduce_scatter_minmax_f32.compute_35.ptx, line 8000; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024e9_00000000-8_reduce_scatter_minmax_f32.compute_35.ptx, line 9529; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024c1_00000000-7_reduce_scatter_minmax_f16.compute_70.ptx, line 6455; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024c1_00000000-7_reduce_scatter_minmax_f16.compute_70.ptx, line 9283; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024c1_00000000-6_reduce_scatter_minmax_f16.compute_80.ptx, line 5468; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024c1_00000000-6_reduce_scatter_minmax_f16.compute_80.ptx, line 7749; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_minmax_f64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024e9_00000000-7_reduce_scatter_minmax_f32.compute_70.ptx, line 4644; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024e9_00000000-7_reduce_scatter_minmax_f32.compute_70.ptx, line 6176; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024e9_00000000-6_reduce_scatter_minmax_f32.compute_80.ptx, line 4740; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024e9_00000000-6_reduce_scatter_minmax_f32.compute_80.ptx, line 6574; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024b7_00000000-7_reduce_scatter_minmax_bf16.compute_70.ptx, line 7454; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024b7_00000000-7_reduce_scatter_minmax_bf16.compute_70.ptx, line 11318; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024b7_00000000-6_reduce_scatter_minmax_bf16.compute_80.ptx, line 5468; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000024b7_00000000-6_reduce_scatter_minmax_bf16.compute_80.ptx, line 7749; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_minmax_i32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_minmax_i64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002547_00000000-11_reduce_scatter_minmax_f64.compute_50.ptx, line 4549; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002547_00000000-11_reduce_scatter_minmax_f64.compute_50.ptx, line 5758; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002547_00000000-11_reduce_scatter_minmax_f64.compute_50.ptx, line 7118; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002547_00000000-11_reduce_scatter_minmax_f64.compute_50.ptx, line 8373; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_minmax_u32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002547_00000000-10_reduce_scatter_minmax_f64.compute_60.ptx, line 4549; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002547_00000000-10_reduce_scatter_minmax_f64.compute_60.ptx, line 5758; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002547_00000000-10_reduce_scatter_minmax_f64.compute_60.ptx, line 7118; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002547_00000000-10_reduce_scatter_minmax_f64.compute_60.ptx, line 8373; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_minmax_u64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002547_00000000-9_reduce_scatter_minmax_f64.compute_61.ptx, line 4549; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002547_00000000-9_reduce_scatter_minmax_f64.compute_61.ptx, line 5758; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002547_00000000-9_reduce_scatter_minmax_f64.compute_61.ptx, line 7118; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002547_00000000-9_reduce_scatter_minmax_f64.compute_61.ptx, line 8373; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025cb_00000000-11_reduce_scatter_minmax_u32.compute_50.ptx, line 4725; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025cb_00000000-11_reduce_scatter_minmax_u32.compute_50.ptx, line 5973; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025cb_00000000-11_reduce_scatter_minmax_u32.compute_50.ptx, line 7378; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025cb_00000000-11_reduce_scatter_minmax_u32.compute_50.ptx, line 8602; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025e7_00000000-11_reduce_scatter_minmax_u64.compute_50.ptx, line 4353; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025e7_00000000-11_reduce_scatter_minmax_u64.compute_50.ptx, line 5467; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025e7_00000000-11_reduce_scatter_minmax_u64.compute_50.ptx, line 6738; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025e7_00000000-11_reduce_scatter_minmax_u64.compute_50.ptx, line 7828; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002547_00000000-8_reduce_scatter_minmax_f64.compute_35.ptx, line 4551; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002547_00000000-8_reduce_scatter_minmax_f64.compute_35.ptx, line 5760; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002547_00000000-8_reduce_scatter_minmax_f64.compute_35.ptx, line 7120; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002547_00000000-8_reduce_scatter_minmax_f64.compute_35.ptx, line 8375; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025cb_00000000-10_reduce_scatter_minmax_u32.compute_60.ptx, line 4725; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025cb_00000000-10_reduce_scatter_minmax_u32.compute_60.ptx, line 5973; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025cb_00000000-10_reduce_scatter_minmax_u32.compute_60.ptx, line 7378; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025cb_00000000-10_reduce_scatter_minmax_u32.compute_60.ptx, line 8602; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025e7_00000000-10_reduce_scatter_minmax_u64.compute_60.ptx, line 4353; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025e7_00000000-10_reduce_scatter_minmax_u64.compute_60.ptx, line 5467; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025e7_00000000-10_reduce_scatter_minmax_u64.compute_60.ptx, line 6738; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025e7_00000000-10_reduce_scatter_minmax_u64.compute_60.ptx, line 7828; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002547_00000000-7_reduce_scatter_minmax_f64.compute_70.ptx, line 4122; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002547_00000000-7_reduce_scatter_minmax_f64.compute_70.ptx, line 5491; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002547_00000000-6_reduce_scatter_minmax_f64.compute_80.ptx, line 4186; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002547_00000000-6_reduce_scatter_minmax_f64.compute_80.ptx, line 5744; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025cb_00000000-9_reduce_scatter_minmax_u32.compute_61.ptx, line 4725; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025cb_00000000-9_reduce_scatter_minmax_u32.compute_61.ptx, line 5973; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025cb_00000000-9_reduce_scatter_minmax_u32.compute_61.ptx, line 7378; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025cb_00000000-9_reduce_scatter_minmax_u32.compute_61.ptx, line 8602; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_minmax_u8.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025e7_00000000-9_reduce_scatter_minmax_u64.compute_61.ptx, line 4353; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025e7_00000000-9_reduce_scatter_minmax_u64.compute_61.ptx, line 5467; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025e7_00000000-9_reduce_scatter_minmax_u64.compute_61.ptx, line 6738; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025e7_00000000-9_reduce_scatter_minmax_u64.compute_61.ptx, line 7828; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025cb_00000000-8_reduce_scatter_minmax_u32.compute_35.ptx, line 4727; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025cb_00000000-8_reduce_scatter_minmax_u32.compute_35.ptx, line 5975; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025cb_00000000-8_reduce_scatter_minmax_u32.compute_35.ptx, line 7380; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025cb_00000000-8_reduce_scatter_minmax_u32.compute_35.ptx, line 8604; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025e7_00000000-8_reduce_scatter_minmax_u64.compute_35.ptx, line 4355; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025e7_00000000-8_reduce_scatter_minmax_u64.compute_35.ptx, line 5469; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025e7_00000000-8_reduce_scatter_minmax_u64.compute_35.ptx, line 6740; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025e7_00000000-8_reduce_scatter_minmax_u64.compute_35.ptx, line 7830; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025cb_00000000-7_reduce_scatter_minmax_u32.compute_70.ptx, line 4266; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025cb_00000000-7_reduce_scatter_minmax_u32.compute_70.ptx, line 5683; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000262b_00000000-11_reduce_scatter_minmax_u8.compute_50.ptx, line 6202; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000262b_00000000-11_reduce_scatter_minmax_u8.compute_50.ptx, line 8334; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000262b_00000000-11_reduce_scatter_minmax_u8.compute_50.ptx, line 10621; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000262b_00000000-11_reduce_scatter_minmax_u8.compute_50.ptx, line 12729; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025cb_00000000-6_reduce_scatter_minmax_u32.compute_80.ptx, line 4362; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025cb_00000000-6_reduce_scatter_minmax_u32.compute_80.ptx, line 6043; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025e7_00000000-7_reduce_scatter_minmax_u64.compute_70.ptx, line 3926; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025e7_00000000-7_reduce_scatter_minmax_u64.compute_70.ptx, line 5209; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025e7_00000000-6_reduce_scatter_minmax_u64.compute_80.ptx, line 3990; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000025e7_00000000-6_reduce_scatter_minmax_u64.compute_80.ptx, line 5417; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_premulsum_bf16.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_premulsum_f16.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000262b_00000000-10_reduce_scatter_minmax_u8.compute_60.ptx, line 6202; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000262b_00000000-10_reduce_scatter_minmax_u8.compute_60.ptx, line 8334; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000262b_00000000-10_reduce_scatter_minmax_u8.compute_60.ptx, line 10621; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000262b_00000000-10_reduce_scatter_minmax_u8.compute_60.ptx, line 12729; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000262b_00000000-9_reduce_scatter_minmax_u8.compute_61.ptx, line 6202; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000262b_00000000-9_reduce_scatter_minmax_u8.compute_61.ptx, line 8334; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000262b_00000000-9_reduce_scatter_minmax_u8.compute_61.ptx, line 10621; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000262b_00000000-9_reduce_scatter_minmax_u8.compute_61.ptx, line 12729; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002677_00000000-11_reduce_scatter_premulsum_f16.compute_50.ptx, line 8555; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002677_00000000-11_reduce_scatter_premulsum_f16.compute_50.ptx, line 11116; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002677_00000000-11_reduce_scatter_premulsum_f16.compute_50.ptx, line 13834; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002677_00000000-11_reduce_scatter_premulsum_f16.compute_50.ptx, line 16371; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000266b_00000000-11_reduce_scatter_premulsum_bf16.compute_50.ptx, line 12647; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000266b_00000000-11_reduce_scatter_premulsum_bf16.compute_50.ptx, line 16804; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000266b_00000000-11_reduce_scatter_premulsum_bf16.compute_50.ptx, line 21118; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000266b_00000000-11_reduce_scatter_premulsum_bf16.compute_50.ptx, line 25251; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000262b_00000000-8_reduce_scatter_minmax_u8.compute_35.ptx, line 6204; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000262b_00000000-8_reduce_scatter_minmax_u8.compute_35.ptx, line 8336; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000262b_00000000-8_reduce_scatter_minmax_u8.compute_35.ptx, line 10623; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000262b_00000000-8_reduce_scatter_minmax_u8.compute_35.ptx, line 12731; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002677_00000000-10_reduce_scatter_premulsum_f16.compute_60.ptx, line 6257; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002677_00000000-10_reduce_scatter_premulsum_f16.compute_60.ptx, line 7926; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002677_00000000-10_reduce_scatter_premulsum_f16.compute_60.ptx, line 9752; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002677_00000000-10_reduce_scatter_premulsum_f16.compute_60.ptx, line 11397; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000262b_00000000-7_reduce_scatter_minmax_u8.compute_70.ptx, line 5534; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000262b_00000000-7_reduce_scatter_minmax_u8.compute_70.ptx, line 7833; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000262b_00000000-6_reduce_scatter_minmax_u8.compute_80.ptx, line 5854; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000262b_00000000-6_reduce_scatter_minmax_u8.compute_80.ptx, line 9233; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000266b_00000000-10_reduce_scatter_premulsum_bf16.compute_60.ptx, line 12647; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000266b_00000000-10_reduce_scatter_premulsum_bf16.compute_60.ptx, line 16804; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000266b_00000000-10_reduce_scatter_premulsum_bf16.compute_60.ptx, line 21118; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000266b_00000000-10_reduce_scatter_premulsum_bf16.compute_60.ptx, line 25251; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002677_00000000-9_reduce_scatter_premulsum_f16.compute_61.ptx, line 8555; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002677_00000000-9_reduce_scatter_premulsum_f16.compute_61.ptx, line 11116; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002677_00000000-9_reduce_scatter_premulsum_f16.compute_61.ptx, line 13834; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002677_00000000-9_reduce_scatter_premulsum_f16.compute_61.ptx, line 16371; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_premulsum_f32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002677_00000000-8_reduce_scatter_premulsum_f16.compute_35.ptx, line 8557; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002677_00000000-8_reduce_scatter_premulsum_f16.compute_35.ptx, line 11118; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002677_00000000-8_reduce_scatter_premulsum_f16.compute_35.ptx, line 13836; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002677_00000000-8_reduce_scatter_premulsum_f16.compute_35.ptx, line 16373; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000266b_00000000-9_reduce_scatter_premulsum_bf16.compute_61.ptx, line 12647; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000266b_00000000-9_reduce_scatter_premulsum_bf16.compute_61.ptx, line 16804; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000266b_00000000-9_reduce_scatter_premulsum_bf16.compute_61.ptx, line 21118; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000266b_00000000-9_reduce_scatter_premulsum_bf16.compute_61.ptx, line 25251; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026c5_00000000-11_reduce_scatter_premulsum_f32.compute_50.ptx, line 5151; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026c5_00000000-11_reduce_scatter_premulsum_f32.compute_50.ptx, line 6406; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026c5_00000000-11_reduce_scatter_premulsum_f32.compute_50.ptx, line 7818; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026c5_00000000-11_reduce_scatter_premulsum_f32.compute_50.ptx, line 9049; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002677_00000000-7_reduce_scatter_premulsum_f16.compute_70.ptx, line 5560; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002677_00000000-7_reduce_scatter_premulsum_f16.compute_70.ptx, line 7398; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002677_00000000-6_reduce_scatter_premulsum_f16.compute_80.ptx, line 5864; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002677_00000000-6_reduce_scatter_premulsum_f16.compute_80.ptx, line 8334; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026c5_00000000-10_reduce_scatter_premulsum_f32.compute_60.ptx, line 5151; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026c5_00000000-10_reduce_scatter_premulsum_f32.compute_60.ptx, line 6406; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026c5_00000000-10_reduce_scatter_premulsum_f32.compute_60.ptx, line 7818; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026c5_00000000-10_reduce_scatter_premulsum_f32.compute_60.ptx, line 9049; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_premulsum_f64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000266b_00000000-8_reduce_scatter_premulsum_bf16.compute_35.ptx, line 12649; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000266b_00000000-8_reduce_scatter_premulsum_bf16.compute_35.ptx, line 16806; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000266b_00000000-8_reduce_scatter_premulsum_bf16.compute_35.ptx, line 21120; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000266b_00000000-8_reduce_scatter_premulsum_bf16.compute_35.ptx, line 25253; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026c5_00000000-9_reduce_scatter_premulsum_f32.compute_61.ptx, line 5151; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026c5_00000000-9_reduce_scatter_premulsum_f32.compute_61.ptx, line 6406; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026c5_00000000-9_reduce_scatter_premulsum_f32.compute_61.ptx, line 7818; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026c5_00000000-9_reduce_scatter_premulsum_f32.compute_61.ptx, line 9049; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026f3_00000000-11_reduce_scatter_premulsum_f64.compute_50.ptx, line 4563; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026f3_00000000-11_reduce_scatter_premulsum_f64.compute_50.ptx, line 5680; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026f3_00000000-11_reduce_scatter_premulsum_f64.compute_50.ptx, line 6954; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026f3_00000000-11_reduce_scatter_premulsum_f64.compute_50.ptx, line 8047; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026c5_00000000-8_reduce_scatter_premulsum_f32.compute_35.ptx, line 5153; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026c5_00000000-8_reduce_scatter_premulsum_f32.compute_35.ptx, line 6408; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026c5_00000000-8_reduce_scatter_premulsum_f32.compute_35.ptx, line 7820; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026c5_00000000-8_reduce_scatter_premulsum_f32.compute_35.ptx, line 9051; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000266b_00000000-7_reduce_scatter_premulsum_bf16.compute_70.ptx, line 10733; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000266b_00000000-7_reduce_scatter_premulsum_bf16.compute_70.ptx, line 15059; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000266b_00000000-6_reduce_scatter_premulsum_bf16.compute_80.ptx, line 6254; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000266b_00000000-6_reduce_scatter_premulsum_bf16.compute_80.ptx, line 9072; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026f3_00000000-10_reduce_scatter_premulsum_f64.compute_60.ptx, line 4563; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026f3_00000000-10_reduce_scatter_premulsum_f64.compute_60.ptx, line 5680; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026f3_00000000-10_reduce_scatter_premulsum_f64.compute_60.ptx, line 6954; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026f3_00000000-10_reduce_scatter_premulsum_f64.compute_60.ptx, line 8047; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026c5_00000000-7_reduce_scatter_premulsum_f32.compute_70.ptx, line 4577; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026c5_00000000-7_reduce_scatter_premulsum_f32.compute_70.ptx, line 6001; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026c5_00000000-6_reduce_scatter_premulsum_f32.compute_80.ptx, line 4761; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026c5_00000000-6_reduce_scatter_premulsum_f32.compute_80.ptx, line 6449; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_premulsum_u32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026f3_00000000-9_reduce_scatter_premulsum_f64.compute_61.ptx, line 4563; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026f3_00000000-9_reduce_scatter_premulsum_f64.compute_61.ptx, line 5680; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026f3_00000000-9_reduce_scatter_premulsum_f64.compute_61.ptx, line 6954; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026f3_00000000-9_reduce_scatter_premulsum_f64.compute_61.ptx, line 8047; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_premulsum_u64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026f3_00000000-8_reduce_scatter_premulsum_f64.compute_35.ptx, line 4565; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026f3_00000000-8_reduce_scatter_premulsum_f64.compute_35.ptx, line 5682; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026f3_00000000-8_reduce_scatter_premulsum_f64.compute_35.ptx, line 6956; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026f3_00000000-8_reduce_scatter_premulsum_f64.compute_35.ptx, line 8049; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002733_00000000-11_reduce_scatter_premulsum_u32.compute_50.ptx, line 4853; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002733_00000000-11_reduce_scatter_premulsum_u32.compute_50.ptx, line 6017; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002733_00000000-11_reduce_scatter_premulsum_u32.compute_50.ptx, line 7338; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002733_00000000-11_reduce_scatter_premulsum_u32.compute_50.ptx, line 8478; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002747_00000000-11_reduce_scatter_premulsum_u64.compute_50.ptx, line 4420; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002747_00000000-11_reduce_scatter_premulsum_u64.compute_50.ptx, line 5507; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002747_00000000-11_reduce_scatter_premulsum_u64.compute_50.ptx, line 6751; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002747_00000000-11_reduce_scatter_premulsum_u64.compute_50.ptx, line 7814; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026f3_00000000-7_reduce_scatter_premulsum_f64.compute_70.ptx, line 4087; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026f3_00000000-7_reduce_scatter_premulsum_f64.compute_70.ptx, line 5373; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026f3_00000000-6_reduce_scatter_premulsum_f64.compute_80.ptx, line 4187; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000026f3_00000000-6_reduce_scatter_premulsum_f64.compute_80.ptx, line 5617; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002733_00000000-10_reduce_scatter_premulsum_u32.compute_60.ptx, line 4853; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002733_00000000-10_reduce_scatter_premulsum_u32.compute_60.ptx, line 6017; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002733_00000000-10_reduce_scatter_premulsum_u32.compute_60.ptx, line 7338; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002733_00000000-10_reduce_scatter_premulsum_u32.compute_60.ptx, line 8478; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_premulsum_u8.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002747_00000000-10_reduce_scatter_premulsum_u64.compute_60.ptx, line 4420; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002747_00000000-10_reduce_scatter_premulsum_u64.compute_60.ptx, line 5507; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002747_00000000-10_reduce_scatter_premulsum_u64.compute_60.ptx, line 6751; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002747_00000000-10_reduce_scatter_premulsum_u64.compute_60.ptx, line 7814; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002733_00000000-9_reduce_scatter_premulsum_u32.compute_61.ptx, line 4853; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002733_00000000-9_reduce_scatter_premulsum_u32.compute_61.ptx, line 6017; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002733_00000000-9_reduce_scatter_premulsum_u32.compute_61.ptx, line 7338; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002733_00000000-9_reduce_scatter_premulsum_u32.compute_61.ptx, line 8478; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002747_00000000-9_reduce_scatter_premulsum_u64.compute_61.ptx, line 4420; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002747_00000000-9_reduce_scatter_premulsum_u64.compute_61.ptx, line 5507; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002747_00000000-9_reduce_scatter_premulsum_u64.compute_61.ptx, line 6751; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002747_00000000-9_reduce_scatter_premulsum_u64.compute_61.ptx, line 7814; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002733_00000000-8_reduce_scatter_premulsum_u32.compute_35.ptx, line 4855; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002733_00000000-8_reduce_scatter_premulsum_u32.compute_35.ptx, line 6019; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002733_00000000-8_reduce_scatter_premulsum_u32.compute_35.ptx, line 7340; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002733_00000000-8_reduce_scatter_premulsum_u32.compute_35.ptx, line 8480; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002747_00000000-8_reduce_scatter_premulsum_u64.compute_35.ptx, line 4422; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002747_00000000-8_reduce_scatter_premulsum_u64.compute_35.ptx, line 5509; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002747_00000000-8_reduce_scatter_premulsum_u64.compute_35.ptx, line 6753; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002747_00000000-8_reduce_scatter_premulsum_u64.compute_35.ptx, line 7816; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002781_00000000-11_reduce_scatter_premulsum_u8.compute_50.ptx, line 7645; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002781_00000000-11_reduce_scatter_premulsum_u8.compute_50.ptx, line 9578; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002781_00000000-11_reduce_scatter_premulsum_u8.compute_50.ptx, line 11666; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002781_00000000-11_reduce_scatter_premulsum_u8.compute_50.ptx, line 13575; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002733_00000000-7_reduce_scatter_premulsum_u32.compute_70.ptx, line 4341; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002733_00000000-7_reduce_scatter_premulsum_u32.compute_70.ptx, line 5674; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002733_00000000-6_reduce_scatter_premulsum_u32.compute_80.ptx, line 4477; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002733_00000000-6_reduce_scatter_premulsum_u32.compute_80.ptx, line 6002; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002747_00000000-7_reduce_scatter_premulsum_u64.compute_70.ptx, line 3974; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002747_00000000-7_reduce_scatter_premulsum_u64.compute_70.ptx, line 5230; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002747_00000000-6_reduce_scatter_premulsum_u64.compute_80.ptx, line 4050; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002747_00000000-6_reduce_scatter_premulsum_u64.compute_80.ptx, line 5426; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_prod_bf16.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002781_00000000-10_reduce_scatter_premulsum_u8.compute_60.ptx, line 7645; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002781_00000000-10_reduce_scatter_premulsum_u8.compute_60.ptx, line 9578; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002781_00000000-10_reduce_scatter_premulsum_u8.compute_60.ptx, line 11666; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002781_00000000-10_reduce_scatter_premulsum_u8.compute_60.ptx, line 13575; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_prod_f16.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002781_00000000-9_reduce_scatter_premulsum_u8.compute_61.ptx, line 7645; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002781_00000000-9_reduce_scatter_premulsum_u8.compute_61.ptx, line 9578; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002781_00000000-9_reduce_scatter_premulsum_u8.compute_61.ptx, line 11666; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002781_00000000-9_reduce_scatter_premulsum_u8.compute_61.ptx, line 13575; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027c9_00000000-11_reduce_scatter_prod_bf16.compute_50.ptx, line 7238; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027c9_00000000-11_reduce_scatter_prod_bf16.compute_50.ptx, line 10064; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027c9_00000000-11_reduce_scatter_prod_bf16.compute_50.ptx, line 13047; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027c9_00000000-11_reduce_scatter_prod_bf16.compute_50.ptx, line 15849; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027d7_00000000-11_reduce_scatter_prod_f16.compute_50.ptx, line 6242; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027d7_00000000-11_reduce_scatter_prod_f16.compute_50.ptx, line 8270; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027d7_00000000-11_reduce_scatter_prod_f16.compute_50.ptx, line 10455; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027d7_00000000-11_reduce_scatter_prod_f16.compute_50.ptx, line 12459; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002781_00000000-8_reduce_scatter_premulsum_u8.compute_35.ptx, line 7647; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002781_00000000-8_reduce_scatter_premulsum_u8.compute_35.ptx, line 9580; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002781_00000000-8_reduce_scatter_premulsum_u8.compute_35.ptx, line 11668; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002781_00000000-8_reduce_scatter_premulsum_u8.compute_35.ptx, line 13577; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027d7_00000000-10_reduce_scatter_prod_f16.compute_60.ptx, line 5339; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027d7_00000000-10_reduce_scatter_prod_f16.compute_60.ptx, line 6714; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027d7_00000000-10_reduce_scatter_prod_f16.compute_60.ptx, line 8246; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027d7_00000000-10_reduce_scatter_prod_f16.compute_60.ptx, line 9597; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027c9_00000000-10_reduce_scatter_prod_bf16.compute_60.ptx, line 7238; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027c9_00000000-10_reduce_scatter_prod_bf16.compute_60.ptx, line 10064; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027c9_00000000-10_reduce_scatter_prod_bf16.compute_60.ptx, line 13047; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027c9_00000000-10_reduce_scatter_prod_bf16.compute_60.ptx, line 15849; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002781_00000000-7_reduce_scatter_premulsum_u8.compute_70.ptx, line 6600; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027d7_00000000-9_reduce_scatter_prod_f16.compute_61.ptx, line 6242; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002781_00000000-7_reduce_scatter_premulsum_u8.compute_70.ptx, line 8700; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027d7_00000000-9_reduce_scatter_prod_f16.compute_61.ptx, line 8270; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027d7_00000000-9_reduce_scatter_prod_f16.compute_61.ptx, line 10455; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027d7_00000000-9_reduce_scatter_prod_f16.compute_61.ptx, line 12459; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002781_00000000-6_reduce_scatter_premulsum_u8.compute_80.ptx, line 7224; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002781_00000000-6_reduce_scatter_premulsum_u8.compute_80.ptx, line 10212; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027c9_00000000-9_reduce_scatter_prod_bf16.compute_61.ptx, line 7238; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027c9_00000000-9_reduce_scatter_prod_bf16.compute_61.ptx, line 10064; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027c9_00000000-9_reduce_scatter_prod_bf16.compute_61.ptx, line 13047; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027c9_00000000-9_reduce_scatter_prod_bf16.compute_61.ptx, line 15849; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_prod_f32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027d7_00000000-8_reduce_scatter_prod_f16.compute_35.ptx, line 6244; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027d7_00000000-8_reduce_scatter_prod_f16.compute_35.ptx, line 8272; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027d7_00000000-8_reduce_scatter_prod_f16.compute_35.ptx, line 10457; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027d7_00000000-8_reduce_scatter_prod_f16.compute_35.ptx, line 12461; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027c9_00000000-8_reduce_scatter_prod_bf16.compute_35.ptx, line 7240; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027c9_00000000-8_reduce_scatter_prod_bf16.compute_35.ptx, line 10066; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027c9_00000000-8_reduce_scatter_prod_bf16.compute_35.ptx, line 13049; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027c9_00000000-8_reduce_scatter_prod_bf16.compute_35.ptx, line 15851; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027d7_00000000-7_reduce_scatter_prod_f16.compute_70.ptx, line 4816; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027d7_00000000-7_reduce_scatter_prod_f16.compute_70.ptx, line 6360; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027d7_00000000-6_reduce_scatter_prod_f16.compute_80.ptx, line 4976; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027d7_00000000-6_reduce_scatter_prod_f16.compute_80.ptx, line 6912; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002829_00000000-11_reduce_scatter_prod_f32.compute_50.ptx, line 4705; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002829_00000000-11_reduce_scatter_prod_f32.compute_50.ptx, line 5952; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002829_00000000-11_reduce_scatter_prod_f32.compute_50.ptx, line 7356; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002829_00000000-11_reduce_scatter_prod_f32.compute_50.ptx, line 8579; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_prod_f64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027c9_00000000-7_reduce_scatter_prod_bf16.compute_70.ptx, line 6715; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027c9_00000000-7_reduce_scatter_prod_bf16.compute_70.ptx, line 9710; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027c9_00000000-6_reduce_scatter_prod_bf16.compute_80.ptx, line 5048; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000027c9_00000000-6_reduce_scatter_prod_bf16.compute_80.ptx, line 7122; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002829_00000000-10_reduce_scatter_prod_f32.compute_60.ptx, line 4705; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002829_00000000-10_reduce_scatter_prod_f32.compute_60.ptx, line 5952; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002829_00000000-10_reduce_scatter_prod_f32.compute_60.ptx, line 7356; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002829_00000000-10_reduce_scatter_prod_f32.compute_60.ptx, line 8579; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_prod_u32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002855_00000000-11_reduce_scatter_prod_f64.compute_50.ptx, line 4337; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002855_00000000-11_reduce_scatter_prod_f64.compute_50.ptx, line 5450; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002855_00000000-11_reduce_scatter_prod_f64.compute_50.ptx, line 6720; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002855_00000000-11_reduce_scatter_prod_f64.compute_50.ptx, line 7809; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002829_00000000-9_reduce_scatter_prod_f32.compute_61.ptx, line 4705; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002829_00000000-9_reduce_scatter_prod_f32.compute_61.ptx, line 5952; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002829_00000000-9_reduce_scatter_prod_f32.compute_61.ptx, line 7356; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002829_00000000-9_reduce_scatter_prod_f32.compute_61.ptx, line 8579; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002855_00000000-10_reduce_scatter_prod_f64.compute_60.ptx, line 4337; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002855_00000000-10_reduce_scatter_prod_f64.compute_60.ptx, line 5450; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002855_00000000-10_reduce_scatter_prod_f64.compute_60.ptx, line 6720; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002855_00000000-10_reduce_scatter_prod_f64.compute_60.ptx, line 7809; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002875_00000000-11_reduce_scatter_prod_u32.compute_50.ptx, line 4599; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002875_00000000-11_reduce_scatter_prod_u32.compute_50.ptx, line 5759; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002875_00000000-11_reduce_scatter_prod_u32.compute_50.ptx, line 7076; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002875_00000000-11_reduce_scatter_prod_u32.compute_50.ptx, line 8212; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002829_00000000-8_reduce_scatter_prod_f32.compute_35.ptx, line 4707; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002829_00000000-8_reduce_scatter_prod_f32.compute_35.ptx, line 5954; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002829_00000000-8_reduce_scatter_prod_f32.compute_35.ptx, line 7358; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002829_00000000-8_reduce_scatter_prod_f32.compute_35.ptx, line 8581; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002855_00000000-9_reduce_scatter_prod_f64.compute_61.ptx, line 4337; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002855_00000000-9_reduce_scatter_prod_f64.compute_61.ptx, line 5450; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002855_00000000-9_reduce_scatter_prod_f64.compute_61.ptx, line 6720; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002855_00000000-9_reduce_scatter_prod_f64.compute_61.ptx, line 7809; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002829_00000000-7_reduce_scatter_prod_f32.compute_70.ptx, line 4246; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002829_00000000-7_reduce_scatter_prod_f32.compute_70.ptx, line 5662; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002875_00000000-10_reduce_scatter_prod_u32.compute_60.ptx, line 4599; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002875_00000000-10_reduce_scatter_prod_u32.compute_60.ptx, line 5759; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002875_00000000-10_reduce_scatter_prod_u32.compute_60.ptx, line 7076; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002875_00000000-10_reduce_scatter_prod_u32.compute_60.ptx, line 8212; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002829_00000000-6_reduce_scatter_prod_f32.compute_80.ptx, line 4342; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002829_00000000-6_reduce_scatter_prod_f32.compute_80.ptx, line 6022; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_prod_u64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002855_00000000-8_reduce_scatter_prod_f64.compute_35.ptx, line 4339; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002855_00000000-8_reduce_scatter_prod_f64.compute_35.ptx, line 5452; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002855_00000000-8_reduce_scatter_prod_f64.compute_35.ptx, line 6722; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002855_00000000-8_reduce_scatter_prod_f64.compute_35.ptx, line 7811; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002875_00000000-9_reduce_scatter_prod_u32.compute_61.ptx, line 4599; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002875_00000000-9_reduce_scatter_prod_u32.compute_61.ptx, line 5759; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002875_00000000-9_reduce_scatter_prod_u32.compute_61.ptx, line 7076; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002875_00000000-9_reduce_scatter_prod_u32.compute_61.ptx, line 8212; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002855_00000000-7_reduce_scatter_prod_f64.compute_70.ptx, line 3910; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002855_00000000-7_reduce_scatter_prod_f64.compute_70.ptx, line 5192; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002855_00000000-6_reduce_scatter_prod_f64.compute_80.ptx, line 3974; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002855_00000000-6_reduce_scatter_prod_f64.compute_80.ptx, line 5400; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002875_00000000-8_reduce_scatter_prod_u32.compute_35.ptx, line 4601; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002875_00000000-8_reduce_scatter_prod_u32.compute_35.ptx, line 5761; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002875_00000000-8_reduce_scatter_prod_u32.compute_35.ptx, line 7078; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002875_00000000-8_reduce_scatter_prod_u32.compute_35.ptx, line 8214; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028b9_00000000-11_reduce_scatter_prod_u64.compute_50.ptx, line 4281; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028b9_00000000-11_reduce_scatter_prod_u64.compute_50.ptx, line 5349; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028b9_00000000-11_reduce_scatter_prod_u64.compute_50.ptx, line 6574; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028b9_00000000-11_reduce_scatter_prod_u64.compute_50.ptx, line 7618; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_prod_u8.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002875_00000000-7_reduce_scatter_prod_u32.compute_70.ptx, line 4140; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002875_00000000-7_reduce_scatter_prod_u32.compute_70.ptx, line 5469; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002875_00000000-6_reduce_scatter_prod_u32.compute_80.ptx, line 4236; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002875_00000000-6_reduce_scatter_prod_u32.compute_80.ptx, line 5757; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028b9_00000000-10_reduce_scatter_prod_u64.compute_60.ptx, line 4281; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028b9_00000000-10_reduce_scatter_prod_u64.compute_60.ptx, line 5349; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028b9_00000000-10_reduce_scatter_prod_u64.compute_60.ptx, line 6574; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028b9_00000000-10_reduce_scatter_prod_u64.compute_60.ptx, line 7618; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_sum_bf16.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028e7_00000000-11_reduce_scatter_prod_u8.compute_50.ptx, line 6104; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028e7_00000000-11_reduce_scatter_prod_u8.compute_50.ptx, line 7935; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028e7_00000000-11_reduce_scatter_prod_u8.compute_50.ptx, line 9921; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028e7_00000000-11_reduce_scatter_prod_u8.compute_50.ptx, line 11728; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028b9_00000000-9_reduce_scatter_prod_u64.compute_61.ptx, line 4281; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028b9_00000000-9_reduce_scatter_prod_u64.compute_61.ptx, line 5349; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028b9_00000000-9_reduce_scatter_prod_u64.compute_61.ptx, line 6574; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028b9_00000000-9_reduce_scatter_prod_u64.compute_61.ptx, line 7618; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028b9_00000000-8_reduce_scatter_prod_u64.compute_35.ptx, line 4283; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028b9_00000000-8_reduce_scatter_prod_u64.compute_35.ptx, line 5351; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028b9_00000000-8_reduce_scatter_prod_u64.compute_35.ptx, line 6576; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028b9_00000000-8_reduce_scatter_prod_u64.compute_35.ptx, line 7620; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028e7_00000000-10_reduce_scatter_prod_u8.compute_60.ptx, line 6104; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028e7_00000000-10_reduce_scatter_prod_u8.compute_60.ptx, line 7935; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028e7_00000000-10_reduce_scatter_prod_u8.compute_60.ptx, line 9921; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028e7_00000000-10_reduce_scatter_prod_u8.compute_60.ptx, line 11728; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000290b_00000000-11_reduce_scatter_sum_bf16.compute_50.ptx, line 7239; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000290b_00000000-11_reduce_scatter_sum_bf16.compute_50.ptx, line 10065; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000290b_00000000-11_reduce_scatter_sum_bf16.compute_50.ptx, line 13048; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000290b_00000000-11_reduce_scatter_sum_bf16.compute_50.ptx, line 15850; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028b9_00000000-7_reduce_scatter_prod_u64.compute_70.ptx, line 3854; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028b9_00000000-7_reduce_scatter_prod_u64.compute_70.ptx, line 5091; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028b9_00000000-6_reduce_scatter_prod_u64.compute_80.ptx, line 3918; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028b9_00000000-6_reduce_scatter_prod_u64.compute_80.ptx, line 5263; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028e7_00000000-9_reduce_scatter_prod_u8.compute_61.ptx, line 6104; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028e7_00000000-9_reduce_scatter_prod_u8.compute_61.ptx, line 7935; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028e7_00000000-9_reduce_scatter_prod_u8.compute_61.ptx, line 9921; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028e7_00000000-9_reduce_scatter_prod_u8.compute_61.ptx, line 11728; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_sum_f16.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000290b_00000000-10_reduce_scatter_sum_bf16.compute_60.ptx, line 7239; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000290b_00000000-10_reduce_scatter_sum_bf16.compute_60.ptx, line 10065; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000290b_00000000-10_reduce_scatter_sum_bf16.compute_60.ptx, line 13048; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000290b_00000000-10_reduce_scatter_sum_bf16.compute_60.ptx, line 15850; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028e7_00000000-8_reduce_scatter_prod_u8.compute_35.ptx, line 6106; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028e7_00000000-8_reduce_scatter_prod_u8.compute_35.ptx, line 7937; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028e7_00000000-8_reduce_scatter_prod_u8.compute_35.ptx, line 9923; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028e7_00000000-8_reduce_scatter_prod_u8.compute_35.ptx, line 11730; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028e7_00000000-7_reduce_scatter_prod_u8.compute_70.ptx, line 5436; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028e7_00000000-7_reduce_scatter_prod_u8.compute_70.ptx, line 7434; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000290b_00000000-9_reduce_scatter_sum_bf16.compute_61.ptx, line 7239; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000290b_00000000-9_reduce_scatter_sum_bf16.compute_61.ptx, line 10065; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000290b_00000000-9_reduce_scatter_sum_bf16.compute_61.ptx, line 13048; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002949_00000000-11_reduce_scatter_sum_f16.compute_50.ptx, line 6243; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000290b_00000000-9_reduce_scatter_sum_bf16.compute_61.ptx, line 15850; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002949_00000000-11_reduce_scatter_sum_f16.compute_50.ptx, line 8271; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002949_00000000-11_reduce_scatter_sum_f16.compute_50.ptx, line 10456; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002949_00000000-11_reduce_scatter_sum_f16.compute_50.ptx, line 12460; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028e7_00000000-6_reduce_scatter_prod_u8.compute_80.ptx, line 5756; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000028e7_00000000-6_reduce_scatter_prod_u8.compute_80.ptx, line 8562; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_sum_f32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002949_00000000-10_reduce_scatter_sum_f16.compute_60.ptx, line 5340; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002949_00000000-10_reduce_scatter_sum_f16.compute_60.ptx, line 6715; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002949_00000000-10_reduce_scatter_sum_f16.compute_60.ptx, line 8247; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002949_00000000-10_reduce_scatter_sum_f16.compute_60.ptx, line 9598; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000290b_00000000-8_reduce_scatter_sum_bf16.compute_35.ptx, line 7241; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000290b_00000000-8_reduce_scatter_sum_bf16.compute_35.ptx, line 10067; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000290b_00000000-8_reduce_scatter_sum_bf16.compute_35.ptx, line 13050; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000290b_00000000-8_reduce_scatter_sum_bf16.compute_35.ptx, line 15852; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002949_00000000-9_reduce_scatter_sum_f16.compute_61.ptx, line 6243; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002949_00000000-9_reduce_scatter_sum_f16.compute_61.ptx, line 8271; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002949_00000000-9_reduce_scatter_sum_f16.compute_61.ptx, line 10456; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002949_00000000-9_reduce_scatter_sum_f16.compute_61.ptx, line 12460; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000297b_00000000-11_reduce_scatter_sum_f32.compute_50.ptx, line 4706; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000297b_00000000-11_reduce_scatter_sum_f32.compute_50.ptx, line 5953; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000297b_00000000-11_reduce_scatter_sum_f32.compute_50.ptx, line 7357; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000297b_00000000-11_reduce_scatter_sum_f32.compute_50.ptx, line 8580; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000290b_00000000-7_reduce_scatter_sum_bf16.compute_70.ptx, line 6716; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000290b_00000000-7_reduce_scatter_sum_bf16.compute_70.ptx, line 9711; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000290b_00000000-6_reduce_scatter_sum_bf16.compute_80.ptx, line 5049; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000290b_00000000-6_reduce_scatter_sum_bf16.compute_80.ptx, line 7123; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002949_00000000-8_reduce_scatter_sum_f16.compute_35.ptx, line 6245; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002949_00000000-8_reduce_scatter_sum_f16.compute_35.ptx, line 8273; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002949_00000000-8_reduce_scatter_sum_f16.compute_35.ptx, line 10458; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002949_00000000-8_reduce_scatter_sum_f16.compute_35.ptx, line 12462; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_sum_f64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000297b_00000000-10_reduce_scatter_sum_f32.compute_60.ptx, line 4706; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000297b_00000000-10_reduce_scatter_sum_f32.compute_60.ptx, line 5953; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000297b_00000000-10_reduce_scatter_sum_f32.compute_60.ptx, line 7357; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000297b_00000000-10_reduce_scatter_sum_f32.compute_60.ptx, line 8580; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002949_00000000-7_reduce_scatter_sum_f16.compute_70.ptx, line 4817; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002949_00000000-7_reduce_scatter_sum_f16.compute_70.ptx, line 6361; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000297b_00000000-9_reduce_scatter_sum_f32.compute_61.ptx, line 4706; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000297b_00000000-9_reduce_scatter_sum_f32.compute_61.ptx, line 5953; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000297b_00000000-9_reduce_scatter_sum_f32.compute_61.ptx, line 7357; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000297b_00000000-9_reduce_scatter_sum_f32.compute_61.ptx, line 8580; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002949_00000000-6_reduce_scatter_sum_f16.compute_80.ptx, line 4977; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002949_00000000-6_reduce_scatter_sum_f16.compute_80.ptx, line 6913; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029b1_00000000-11_reduce_scatter_sum_f64.compute_50.ptx, line 4338; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029b1_00000000-11_reduce_scatter_sum_f64.compute_50.ptx, line 5451; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029b1_00000000-11_reduce_scatter_sum_f64.compute_50.ptx, line 6721; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029b1_00000000-11_reduce_scatter_sum_f64.compute_50.ptx, line 7810; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_sum_u32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000297b_00000000-8_reduce_scatter_sum_f32.compute_35.ptx, line 4708; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000297b_00000000-8_reduce_scatter_sum_f32.compute_35.ptx, line 5955; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000297b_00000000-8_reduce_scatter_sum_f32.compute_35.ptx, line 7359; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000297b_00000000-8_reduce_scatter_sum_f32.compute_35.ptx, line 8582; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029b1_00000000-10_reduce_scatter_sum_f64.compute_60.ptx, line 4338; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029b1_00000000-10_reduce_scatter_sum_f64.compute_60.ptx, line 5451; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029b1_00000000-10_reduce_scatter_sum_f64.compute_60.ptx, line 6721; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029b1_00000000-10_reduce_scatter_sum_f64.compute_60.ptx, line 7810; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000297b_00000000-7_reduce_scatter_sum_f32.compute_70.ptx, line 4247; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000297b_00000000-7_reduce_scatter_sum_f32.compute_70.ptx, line 5663; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000297b_00000000-6_reduce_scatter_sum_f32.compute_80.ptx, line 4343; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_0000297b_00000000-6_reduce_scatter_sum_f32.compute_80.ptx, line 6023; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029dd_00000000-11_reduce_scatter_sum_u32.compute_50.ptx, line 4600; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029dd_00000000-11_reduce_scatter_sum_u32.compute_50.ptx, line 5760; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029dd_00000000-11_reduce_scatter_sum_u32.compute_50.ptx, line 7077; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029dd_00000000-11_reduce_scatter_sum_u32.compute_50.ptx, line 8213; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029b1_00000000-9_reduce_scatter_sum_f64.compute_61.ptx, line 4338; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029b1_00000000-9_reduce_scatter_sum_f64.compute_61.ptx, line 5451; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029b1_00000000-9_reduce_scatter_sum_f64.compute_61.ptx, line 6721; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029b1_00000000-9_reduce_scatter_sum_f64.compute_61.ptx, line 7810; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_sum_u64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029dd_00000000-10_reduce_scatter_sum_u32.compute_60.ptx, line 4600; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029dd_00000000-10_reduce_scatter_sum_u32.compute_60.ptx, line 5760; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029dd_00000000-10_reduce_scatter_sum_u32.compute_60.ptx, line 7077; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029dd_00000000-10_reduce_scatter_sum_u32.compute_60.ptx, line 8213; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029b1_00000000-8_reduce_scatter_sum_f64.compute_35.ptx, line 4340; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029b1_00000000-8_reduce_scatter_sum_f64.compute_35.ptx, line 5453; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029b1_00000000-8_reduce_scatter_sum_f64.compute_35.ptx, line 6723; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029b1_00000000-8_reduce_scatter_sum_f64.compute_35.ptx, line 7812; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a0d_00000000-11_reduce_scatter_sum_u64.compute_50.ptx, line 4282; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a0d_00000000-11_reduce_scatter_sum_u64.compute_50.ptx, line 5350; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a0d_00000000-11_reduce_scatter_sum_u64.compute_50.ptx, line 6575; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a0d_00000000-11_reduce_scatter_sum_u64.compute_50.ptx, line 7619; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029dd_00000000-9_reduce_scatter_sum_u32.compute_61.ptx, line 4600; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029dd_00000000-9_reduce_scatter_sum_u32.compute_61.ptx, line 5760; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029dd_00000000-9_reduce_scatter_sum_u32.compute_61.ptx, line 7077; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029dd_00000000-9_reduce_scatter_sum_u32.compute_61.ptx, line 8213; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029b1_00000000-7_reduce_scatter_sum_f64.compute_70.ptx, line 3911; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029b1_00000000-7_reduce_scatter_sum_f64.compute_70.ptx, line 5193; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029b1_00000000-6_reduce_scatter_sum_f64.compute_80.ptx, line 3975; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029b1_00000000-6_reduce_scatter_sum_f64.compute_80.ptx, line 5401; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_sum_u8.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a0d_00000000-10_reduce_scatter_sum_u64.compute_60.ptx, line 4282; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a0d_00000000-10_reduce_scatter_sum_u64.compute_60.ptx, line 5350; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a0d_00000000-10_reduce_scatter_sum_u64.compute_60.ptx, line 6575; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a0d_00000000-10_reduce_scatter_sum_u64.compute_60.ptx, line 7619; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029dd_00000000-8_reduce_scatter_sum_u32.compute_35.ptx, line 4602; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029dd_00000000-8_reduce_scatter_sum_u32.compute_35.ptx, line 5762; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029dd_00000000-8_reduce_scatter_sum_u32.compute_35.ptx, line 7079; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029dd_00000000-8_reduce_scatter_sum_u32.compute_35.ptx, line 8215; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a0d_00000000-9_reduce_scatter_sum_u64.compute_61.ptx, line 4282; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a0d_00000000-9_reduce_scatter_sum_u64.compute_61.ptx, line 5350; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a0d_00000000-9_reduce_scatter_sum_u64.compute_61.ptx, line 6575; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a0d_00000000-9_reduce_scatter_sum_u64.compute_61.ptx, line 7619; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029dd_00000000-7_reduce_scatter_sum_u32.compute_70.ptx, line 4141; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029dd_00000000-7_reduce_scatter_sum_u32.compute_70.ptx, line 5470; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029dd_00000000-6_reduce_scatter_sum_u32.compute_80.ptx, line 4237; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_000029dd_00000000-6_reduce_scatter_sum_u32.compute_80.ptx, line 5758; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a43_00000000-11_reduce_scatter_sum_u8.compute_50.ptx, line 5709; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a43_00000000-11_reduce_scatter_sum_u8.compute_50.ptx, line 7320; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a43_00000000-11_reduce_scatter_sum_u8.compute_50.ptx, line 9086; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a43_00000000-11_reduce_scatter_sum_u8.compute_50.ptx, line 10673; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_sumpostdiv_i32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a0d_00000000-8_reduce_scatter_sum_u64.compute_35.ptx, line 4284; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a0d_00000000-8_reduce_scatter_sum_u64.compute_35.ptx, line 5352; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a0d_00000000-8_reduce_scatter_sum_u64.compute_35.ptx, line 6577; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a0d_00000000-8_reduce_scatter_sum_u64.compute_35.ptx, line 7621; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a43_00000000-10_reduce_scatter_sum_u8.compute_60.ptx, line 5709; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a43_00000000-10_reduce_scatter_sum_u8.compute_60.ptx, line 7320; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a43_00000000-10_reduce_scatter_sum_u8.compute_60.ptx, line 9086; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a43_00000000-10_reduce_scatter_sum_u8.compute_60.ptx, line 10673; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a0d_00000000-7_reduce_scatter_sum_u64.compute_70.ptx, line 3855; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a0d_00000000-7_reduce_scatter_sum_u64.compute_70.ptx, line 5092; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a0d_00000000-6_reduce_scatter_sum_u64.compute_80.ptx, line 3919; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a0d_00000000-6_reduce_scatter_sum_u64.compute_80.ptx, line 5264; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a71_00000000-11_reduce_scatter_sumpostdiv_i32.compute_50.ptx, line 4626; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a71_00000000-11_reduce_scatter_sumpostdiv_i32.compute_50.ptx, line 5786; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a71_00000000-11_reduce_scatter_sumpostdiv_i32.compute_50.ptx, line 7103; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a71_00000000-11_reduce_scatter_sumpostdiv_i32.compute_50.ptx, line 8269; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_sumpostdiv_i64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a43_00000000-9_reduce_scatter_sum_u8.compute_61.ptx, line 5709; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a43_00000000-9_reduce_scatter_sum_u8.compute_61.ptx, line 7320; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a43_00000000-9_reduce_scatter_sum_u8.compute_61.ptx, line 9086; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a43_00000000-9_reduce_scatter_sum_u8.compute_61.ptx, line 10673; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a71_00000000-10_reduce_scatter_sumpostdiv_i32.compute_60.ptx, line 4626; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a71_00000000-10_reduce_scatter_sumpostdiv_i32.compute_60.ptx, line 5786; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a71_00000000-10_reduce_scatter_sumpostdiv_i32.compute_60.ptx, line 7103; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a71_00000000-10_reduce_scatter_sumpostdiv_i32.compute_60.ptx, line 8269; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a9d_00000000-11_reduce_scatter_sumpostdiv_i64.compute_50.ptx, line 4443; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a9d_00000000-11_reduce_scatter_sumpostdiv_i64.compute_50.ptx, line 5511; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a9d_00000000-11_reduce_scatter_sumpostdiv_i64.compute_50.ptx, line 6736; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a9d_00000000-11_reduce_scatter_sumpostdiv_i64.compute_50.ptx, line 8051; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a43_00000000-8_reduce_scatter_sum_u8.compute_35.ptx, line 5711; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a43_00000000-8_reduce_scatter_sum_u8.compute_35.ptx, line 7322; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a43_00000000-8_reduce_scatter_sum_u8.compute_35.ptx, line 9088; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a43_00000000-8_reduce_scatter_sum_u8.compute_35.ptx, line 10675; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a71_00000000-9_reduce_scatter_sumpostdiv_i32.compute_61.ptx, line 4626; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a71_00000000-9_reduce_scatter_sumpostdiv_i32.compute_61.ptx, line 5786; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a71_00000000-9_reduce_scatter_sumpostdiv_i32.compute_61.ptx, line 7103; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a71_00000000-9_reduce_scatter_sumpostdiv_i32.compute_61.ptx, line 8269; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a9d_00000000-10_reduce_scatter_sumpostdiv_i64.compute_60.ptx, line 4443; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a9d_00000000-10_reduce_scatter_sumpostdiv_i64.compute_60.ptx, line 5511; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a9d_00000000-10_reduce_scatter_sumpostdiv_i64.compute_60.ptx, line 6736; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a9d_00000000-10_reduce_scatter_sumpostdiv_i64.compute_60.ptx, line 8051; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a43_00000000-7_reduce_scatter_sum_u8.compute_70.ptx, line 5041; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a43_00000000-7_reduce_scatter_sum_u8.compute_70.ptx, line 6819; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a43_00000000-6_reduce_scatter_sum_u8.compute_80.ptx, line 5361; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a43_00000000-6_reduce_scatter_sum_u8.compute_80.ptx, line 7771; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a71_00000000-8_reduce_scatter_sumpostdiv_i32.compute_35.ptx, line 4628; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a71_00000000-8_reduce_scatter_sumpostdiv_i32.compute_35.ptx, line 5788; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a71_00000000-8_reduce_scatter_sumpostdiv_i32.compute_35.ptx, line 7105; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a71_00000000-8_reduce_scatter_sumpostdiv_i32.compute_35.ptx, line 8271; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_sumpostdiv_i8.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a9d_00000000-9_reduce_scatter_sumpostdiv_i64.compute_61.ptx, line 4443; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a9d_00000000-9_reduce_scatter_sumpostdiv_i64.compute_61.ptx, line 5511; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a9d_00000000-9_reduce_scatter_sumpostdiv_i64.compute_61.ptx, line 6736; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a9d_00000000-9_reduce_scatter_sumpostdiv_i64.compute_61.ptx, line 8051; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a71_00000000-7_reduce_scatter_sumpostdiv_i32.compute_70.ptx, line 4167; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a71_00000000-7_reduce_scatter_sumpostdiv_i32.compute_70.ptx, line 5496; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a71_00000000-6_reduce_scatter_sumpostdiv_i32.compute_80.ptx, line 4263; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a71_00000000-6_reduce_scatter_sumpostdiv_i32.compute_80.ptx, line 5784; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a9d_00000000-8_reduce_scatter_sumpostdiv_i64.compute_35.ptx, line 4445; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a9d_00000000-8_reduce_scatter_sumpostdiv_i64.compute_35.ptx, line 5513; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a9d_00000000-8_reduce_scatter_sumpostdiv_i64.compute_35.ptx, line 6738; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a9d_00000000-8_reduce_scatter_sumpostdiv_i64.compute_35.ptx, line 8053; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_sumpostdiv_u32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ae5_00000000-11_reduce_scatter_sumpostdiv_i8.compute_50.ptx, line 6433; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ae5_00000000-11_reduce_scatter_sumpostdiv_i8.compute_50.ptx, line 8362; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ae5_00000000-11_reduce_scatter_sumpostdiv_i8.compute_50.ptx, line 10446; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ae5_00000000-11_reduce_scatter_sumpostdiv_i8.compute_50.ptx, line 12578; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a9d_00000000-7_reduce_scatter_sumpostdiv_i64.compute_70.ptx, line 4016; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a9d_00000000-7_reduce_scatter_sumpostdiv_i64.compute_70.ptx, line 5253; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a9d_00000000-6_reduce_scatter_sumpostdiv_i64.compute_80.ptx, line 4080; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002a9d_00000000-6_reduce_scatter_sumpostdiv_i64.compute_80.ptx, line 5425; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b07_00000000-11_reduce_scatter_sumpostdiv_u32.compute_50.ptx, line 4626; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b07_00000000-11_reduce_scatter_sumpostdiv_u32.compute_50.ptx, line 5786; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b07_00000000-11_reduce_scatter_sumpostdiv_u32.compute_50.ptx, line 7103; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b07_00000000-11_reduce_scatter_sumpostdiv_u32.compute_50.ptx, line 8269; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_sumpostdiv_u64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ae5_00000000-10_reduce_scatter_sumpostdiv_i8.compute_60.ptx, line 6433; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ae5_00000000-10_reduce_scatter_sumpostdiv_i8.compute_60.ptx, line 8362; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ae5_00000000-10_reduce_scatter_sumpostdiv_i8.compute_60.ptx, line 10446; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ae5_00000000-10_reduce_scatter_sumpostdiv_i8.compute_60.ptx, line 12578; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b07_00000000-10_reduce_scatter_sumpostdiv_u32.compute_60.ptx, line 4626; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b07_00000000-10_reduce_scatter_sumpostdiv_u32.compute_60.ptx, line 5786; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b07_00000000-10_reduce_scatter_sumpostdiv_u32.compute_60.ptx, line 7103; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b07_00000000-10_reduce_scatter_sumpostdiv_u32.compute_60.ptx, line 8269; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b2d_00000000-11_reduce_scatter_sumpostdiv_u64.compute_50.ptx, line 4443; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b2d_00000000-11_reduce_scatter_sumpostdiv_u64.compute_50.ptx, line 5511; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b2d_00000000-11_reduce_scatter_sumpostdiv_u64.compute_50.ptx, line 6736; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b2d_00000000-11_reduce_scatter_sumpostdiv_u64.compute_50.ptx, line 8051; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b07_00000000-9_reduce_scatter_sumpostdiv_u32.compute_61.ptx, line 4626; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b07_00000000-9_reduce_scatter_sumpostdiv_u32.compute_61.ptx, line 5786; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b07_00000000-9_reduce_scatter_sumpostdiv_u32.compute_61.ptx, line 7103; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b07_00000000-9_reduce_scatter_sumpostdiv_u32.compute_61.ptx, line 8269; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ae5_00000000-9_reduce_scatter_sumpostdiv_i8.compute_61.ptx, line 6433; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ae5_00000000-9_reduce_scatter_sumpostdiv_i8.compute_61.ptx, line 8362; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ae5_00000000-9_reduce_scatter_sumpostdiv_i8.compute_61.ptx, line 10446; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ae5_00000000-9_reduce_scatter_sumpostdiv_i8.compute_61.ptx, line 12578; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b2d_00000000-10_reduce_scatter_sumpostdiv_u64.compute_60.ptx, line 4443; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b2d_00000000-10_reduce_scatter_sumpostdiv_u64.compute_60.ptx, line 5511; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b2d_00000000-10_reduce_scatter_sumpostdiv_u64.compute_60.ptx, line 6736; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b2d_00000000-10_reduce_scatter_sumpostdiv_u64.compute_60.ptx, line 8051; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b07_00000000-8_reduce_scatter_sumpostdiv_u32.compute_35.ptx, line 4628; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b07_00000000-8_reduce_scatter_sumpostdiv_u32.compute_35.ptx, line 5788; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b07_00000000-8_reduce_scatter_sumpostdiv_u32.compute_35.ptx, line 7105; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b07_00000000-8_reduce_scatter_sumpostdiv_u32.compute_35.ptx, line 8271; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b2d_00000000-9_reduce_scatter_sumpostdiv_u64.compute_61.ptx, line 4443; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b2d_00000000-9_reduce_scatter_sumpostdiv_u64.compute_61.ptx, line 5511; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b2d_00000000-9_reduce_scatter_sumpostdiv_u64.compute_61.ptx, line 6736; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b2d_00000000-9_reduce_scatter_sumpostdiv_u64.compute_61.ptx, line 8051; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ae5_00000000-8_reduce_scatter_sumpostdiv_i8.compute_35.ptx, line 6435; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b07_00000000-7_reduce_scatter_sumpostdiv_u32.compute_70.ptx, line 4167; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ae5_00000000-8_reduce_scatter_sumpostdiv_i8.compute_35.ptx, line 8364; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b07_00000000-7_reduce_scatter_sumpostdiv_u32.compute_70.ptx, line 5496; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ae5_00000000-8_reduce_scatter_sumpostdiv_i8.compute_35.ptx, line 10448; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ae5_00000000-8_reduce_scatter_sumpostdiv_i8.compute_35.ptx, line 12580; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b07_00000000-6_reduce_scatter_sumpostdiv_u32.compute_80.ptx, line 4263; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b07_00000000-6_reduce_scatter_sumpostdiv_u32.compute_80.ptx, line 5784; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b2d_00000000-8_reduce_scatter_sumpostdiv_u64.compute_35.ptx, line 4445; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b2d_00000000-8_reduce_scatter_sumpostdiv_u64.compute_35.ptx, line 5513; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b2d_00000000-8_reduce_scatter_sumpostdiv_u64.compute_35.ptx, line 6738; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b2d_00000000-8_reduce_scatter_sumpostdiv_u64.compute_35.ptx, line 8053; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_scatter_sumpostdiv_u8.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ae5_00000000-7_reduce_scatter_sumpostdiv_i8.compute_70.ptx, line 5765; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ae5_00000000-7_reduce_scatter_sumpostdiv_i8.compute_70.ptx, line 7861; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b2d_00000000-7_reduce_scatter_sumpostdiv_u64.compute_70.ptx, line 4016; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b2d_00000000-7_reduce_scatter_sumpostdiv_u64.compute_70.ptx, line 5253; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b2d_00000000-6_reduce_scatter_sumpostdiv_u64.compute_80.ptx, line 4080; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b2d_00000000-6_reduce_scatter_sumpostdiv_u64.compute_80.ptx, line 5425; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ae5_00000000-6_reduce_scatter_sumpostdiv_i8.compute_80.ptx, line 6085; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ae5_00000000-6_reduce_scatter_sumpostdiv_i8.compute_80.ptx, line 9069; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_sum_bf16.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_sum_f16.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b83_00000000-11_reduce_scatter_sumpostdiv_u8.compute_50.ptx, line 6433; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b83_00000000-11_reduce_scatter_sumpostdiv_u8.compute_50.ptx, line 8362; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b83_00000000-11_reduce_scatter_sumpostdiv_u8.compute_50.ptx, line 10446; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b83_00000000-11_reduce_scatter_sumpostdiv_u8.compute_50.ptx, line 12578; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002bab_00000000-11_reduce_sum_bf16.compute_50.ptx, line 6958; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002bab_00000000-11_reduce_sum_bf16.compute_50.ptx, line 10024; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002bb7_00000000-11_reduce_sum_f16.compute_50.ptx, line 5940; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002bb7_00000000-11_reduce_sum_f16.compute_50.ptx, line 8208; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b83_00000000-10_reduce_scatter_sumpostdiv_u8.compute_60.ptx, line 6433; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b83_00000000-10_reduce_scatter_sumpostdiv_u8.compute_60.ptx, line 8362; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b83_00000000-10_reduce_scatter_sumpostdiv_u8.compute_60.ptx, line 10446; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b83_00000000-10_reduce_scatter_sumpostdiv_u8.compute_60.ptx, line 12578; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002bb7_00000000-10_reduce_sum_f16.compute_60.ptx, line 5037; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002bb7_00000000-10_reduce_sum_f16.compute_60.ptx, line 6652; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002bab_00000000-10_reduce_sum_bf16.compute_60.ptx, line 6958; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002bab_00000000-10_reduce_sum_bf16.compute_60.ptx, line 10024; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b83_00000000-9_reduce_scatter_sumpostdiv_u8.compute_61.ptx, line 6433; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b83_00000000-9_reduce_scatter_sumpostdiv_u8.compute_61.ptx, line 8362; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b83_00000000-9_reduce_scatter_sumpostdiv_u8.compute_61.ptx, line 10446; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b83_00000000-9_reduce_scatter_sumpostdiv_u8.compute_61.ptx, line 12578; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002bb7_00000000-9_reduce_sum_f16.compute_61.ptx, line 5940; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002bb7_00000000-9_reduce_sum_f16.compute_61.ptx, line 8208; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002bab_00000000-9_reduce_sum_bf16.compute_61.ptx, line 6958; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002bab_00000000-9_reduce_sum_bf16.compute_61.ptx, line 10024; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002bb7_00000000-8_reduce_sum_f16.compute_35.ptx, line 5942; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002bb7_00000000-8_reduce_sum_f16.compute_35.ptx, line 8210; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b83_00000000-8_reduce_scatter_sumpostdiv_u8.compute_35.ptx, line 6435; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b83_00000000-8_reduce_scatter_sumpostdiv_u8.compute_35.ptx, line 8364; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b83_00000000-8_reduce_scatter_sumpostdiv_u8.compute_35.ptx, line 10448; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b83_00000000-8_reduce_scatter_sumpostdiv_u8.compute_35.ptx, line 12580; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002bab_00000000-8_reduce_sum_bf16.compute_35.ptx, line 6960; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002bab_00000000-8_reduce_sum_bf16.compute_35.ptx, line 10026; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002bb7_00000000-7_reduce_sum_f16.compute_70.ptx, line 5037; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002bb7_00000000-7_reduce_sum_f16.compute_70.ptx, line 6652; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002bb7_00000000-6_reduce_sum_f16.compute_80.ptx, line 5197; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002bb7_00000000-6_reduce_sum_f16.compute_80.ptx, line 7204; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002bab_00000000-7_reduce_sum_bf16.compute_70.ptx, line 6958; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002bab_00000000-7_reduce_sum_bf16.compute_70.ptx, line 10024; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b83_00000000-7_reduce_scatter_sumpostdiv_u8.compute_70.ptx, line 5765; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b83_00000000-7_reduce_scatter_sumpostdiv_u8.compute_70.ptx, line 7861; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_sum_f32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002bab_00000000-6_reduce_sum_bf16.compute_80.ptx, line 5269; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002bab_00000000-6_reduce_sum_bf16.compute_80.ptx, line 7414; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b83_00000000-6_reduce_scatter_sumpostdiv_u8.compute_80.ptx, line 6085; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002b83_00000000-6_reduce_scatter_sumpostdiv_u8.compute_80.ptx, line 9069; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_sum_f64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_sum_u32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c21_00000000-11_reduce_sum_f32.compute_50.ptx, line 4465; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c21_00000000-11_reduce_sum_f32.compute_50.ptx, line 5952; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c3d_00000000-11_reduce_sum_f64.compute_50.ptx, line 4115; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c3d_00000000-11_reduce_sum_f64.compute_50.ptx, line 5467; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c21_00000000-10_reduce_sum_f32.compute_60.ptx, line 4465; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c21_00000000-10_reduce_sum_f32.compute_60.ptx, line 5952; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c4d_00000000-11_reduce_sum_u32.compute_50.ptx, line 4358; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c4d_00000000-11_reduce_sum_u32.compute_50.ptx, line 5758; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c3d_00000000-10_reduce_sum_f64.compute_60.ptx, line 4115; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c3d_00000000-10_reduce_sum_f64.compute_60.ptx, line 5467; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c21_00000000-9_reduce_sum_f32.compute_61.ptx, line 4465; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c21_00000000-9_reduce_sum_f32.compute_61.ptx, line 5952; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c4d_00000000-10_reduce_sum_u32.compute_60.ptx, line 4358; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c4d_00000000-10_reduce_sum_u32.compute_60.ptx, line 5758; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c3d_00000000-9_reduce_sum_f64.compute_61.ptx, line 4115; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c3d_00000000-9_reduce_sum_f64.compute_61.ptx, line 5467; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c21_00000000-8_reduce_sum_f32.compute_35.ptx, line 4467; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c21_00000000-8_reduce_sum_f32.compute_35.ptx, line 5954; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c4d_00000000-9_reduce_sum_u32.compute_61.ptx, line 4358; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c4d_00000000-9_reduce_sum_u32.compute_61.ptx, line 5758; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c3d_00000000-8_reduce_sum_f64.compute_35.ptx, line 4117; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c3d_00000000-8_reduce_sum_f64.compute_35.ptx, line 5469; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c21_00000000-7_reduce_sum_f32.compute_70.ptx, line 4465; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c21_00000000-7_reduce_sum_f32.compute_70.ptx, line 5952; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c4d_00000000-8_reduce_sum_u32.compute_35.ptx, line 4360; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c4d_00000000-8_reduce_sum_u32.compute_35.ptx, line 5760; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c21_00000000-6_reduce_sum_f32.compute_80.ptx, line 4561; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c21_00000000-6_reduce_sum_f32.compute_80.ptx, line 6312; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c3d_00000000-7_reduce_sum_f64.compute_70.ptx, line 4115; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c3d_00000000-7_reduce_sum_f64.compute_70.ptx, line 5467; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c3d_00000000-6_reduce_sum_f64.compute_80.ptx, line 4179; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c3d_00000000-6_reduce_sum_f64.compute_80.ptx, line 5675; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_sum_u64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c4d_00000000-7_reduce_sum_u32.compute_70.ptx, line 4358; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c4d_00000000-7_reduce_sum_u32.compute_70.ptx, line 5758; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_sum_u8.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c4d_00000000-6_reduce_sum_u32.compute_80.ptx, line 4454; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002c4d_00000000-6_reduce_sum_u32.compute_80.ptx, line 6046; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_sumpostdiv_i32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002cbb_00000000-11_reduce_sum_u64.compute_50.ptx, line 4059; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002cbb_00000000-11_reduce_sum_u64.compute_50.ptx, line 5366; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ccd_00000000-11_reduce_sum_u8.compute_50.ptx, line 5253; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ccd_00000000-11_reduce_sum_u8.compute_50.ptx, line 7089; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002cbb_00000000-10_reduce_sum_u64.compute_60.ptx, line 4059; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002cbb_00000000-10_reduce_sum_u64.compute_60.ptx, line 5366; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ce3_00000000-11_reduce_sumpostdiv_i32.compute_50.ptx, line 4385; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ce3_00000000-11_reduce_sumpostdiv_i32.compute_50.ptx, line 5815; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ccd_00000000-10_reduce_sum_u8.compute_60.ptx, line 5253; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ccd_00000000-10_reduce_sum_u8.compute_60.ptx, line 7089; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002cbb_00000000-9_reduce_sum_u64.compute_61.ptx, line 4059; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002cbb_00000000-9_reduce_sum_u64.compute_61.ptx, line 5366; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ce3_00000000-10_reduce_sumpostdiv_i32.compute_60.ptx, line 4385; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ce3_00000000-10_reduce_sumpostdiv_i32.compute_60.ptx, line 5815; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ccd_00000000-9_reduce_sum_u8.compute_61.ptx, line 5253; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ccd_00000000-9_reduce_sum_u8.compute_61.ptx, line 7089; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002cbb_00000000-8_reduce_sum_u64.compute_35.ptx, line 4061; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002cbb_00000000-8_reduce_sum_u64.compute_35.ptx, line 5368; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ce3_00000000-9_reduce_sumpostdiv_i32.compute_61.ptx, line 4385; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ce3_00000000-9_reduce_sumpostdiv_i32.compute_61.ptx, line 5815; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002cbb_00000000-7_reduce_sum_u64.compute_70.ptx, line 4059; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002cbb_00000000-7_reduce_sum_u64.compute_70.ptx, line 5366; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ccd_00000000-8_reduce_sum_u8.compute_35.ptx, line 5255; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ccd_00000000-8_reduce_sum_u8.compute_35.ptx, line 7091; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ce3_00000000-8_reduce_sumpostdiv_i32.compute_35.ptx, line 4387; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ce3_00000000-8_reduce_sumpostdiv_i32.compute_35.ptx, line 5817; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002cbb_00000000-6_reduce_sum_u64.compute_80.ptx, line 4123; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002cbb_00000000-6_reduce_sum_u64.compute_80.ptx, line 5538; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_sumpostdiv_i64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ce3_00000000-7_reduce_sumpostdiv_i32.compute_70.ptx, line 4385; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ce3_00000000-7_reduce_sumpostdiv_i32.compute_70.ptx, line 5815; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ccd_00000000-7_reduce_sum_u8.compute_70.ptx, line 5253; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ccd_00000000-7_reduce_sum_u8.compute_70.ptx, line 7089; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ce3_00000000-6_reduce_sumpostdiv_i32.compute_80.ptx, line 4481; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ce3_00000000-6_reduce_sumpostdiv_i32.compute_80.ptx, line 6127; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ccd_00000000-6_reduce_sum_u8.compute_80.ptx, line 5573; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002ccd_00000000-6_reduce_sum_u8.compute_80.ptx, line 8041; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_sumpostdiv_i8.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_sumpostdiv_u32.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d49_00000000-11_reduce_sumpostdiv_i64.compute_50.ptx, line 4221; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d49_00000000-11_reduce_sumpostdiv_i64.compute_50.ptx, line 5812; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d49_00000000-10_reduce_sumpostdiv_i64.compute_60.ptx, line 4221; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d49_00000000-10_reduce_sumpostdiv_i64.compute_60.ptx, line 5812; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d79_00000000-11_reduce_sumpostdiv_u32.compute_50.ptx, line 4385; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d79_00000000-11_reduce_sumpostdiv_u32.compute_50.ptx, line 5815; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d6f_00000000-11_reduce_sumpostdiv_i8.compute_50.ptx, line 5978; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d6f_00000000-11_reduce_sumpostdiv_i8.compute_50.ptx, line 8359; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d49_00000000-9_reduce_sumpostdiv_i64.compute_61.ptx, line 4221; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d49_00000000-9_reduce_sumpostdiv_i64.compute_61.ptx, line 5812; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d79_00000000-10_reduce_sumpostdiv_u32.compute_60.ptx, line 4385; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d79_00000000-10_reduce_sumpostdiv_u32.compute_60.ptx, line 5815; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d49_00000000-8_reduce_sumpostdiv_i64.compute_35.ptx, line 4223; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d49_00000000-8_reduce_sumpostdiv_i64.compute_35.ptx, line 5814; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d6f_00000000-10_reduce_sumpostdiv_i8.compute_60.ptx, line 5978; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d6f_00000000-10_reduce_sumpostdiv_i8.compute_60.ptx, line 8359; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d79_00000000-9_reduce_sumpostdiv_u32.compute_61.ptx, line 4385; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d79_00000000-9_reduce_sumpostdiv_u32.compute_61.ptx, line 5815; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d49_00000000-7_reduce_sumpostdiv_i64.compute_70.ptx, line 4221; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d49_00000000-7_reduce_sumpostdiv_i64.compute_70.ptx, line 5812; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d49_00000000-6_reduce_sumpostdiv_i64.compute_80.ptx, line 4286; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d49_00000000-6_reduce_sumpostdiv_i64.compute_80.ptx, line 6175; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d79_00000000-8_reduce_sumpostdiv_u32.compute_35.ptx, line 4387; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d79_00000000-8_reduce_sumpostdiv_u32.compute_35.ptx, line 5817; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d6f_00000000-9_reduce_sumpostdiv_i8.compute_61.ptx, line 5978; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d6f_00000000-9_reduce_sumpostdiv_i8.compute_61.ptx, line 8359; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_sumpostdiv_u64.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d79_00000000-7_reduce_sumpostdiv_u32.compute_70.ptx, line 4385; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d79_00000000-7_reduce_sumpostdiv_u32.compute_70.ptx, line 5815; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d79_00000000-6_reduce_sumpostdiv_u32.compute_80.ptx, line 4481; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d79_00000000-6_reduce_sumpostdiv_u32.compute_80.ptx, line 6127; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d6f_00000000-8_reduce_sumpostdiv_i8.compute_35.ptx, line 5980; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d6f_00000000-8_reduce_sumpostdiv_i8.compute_35.ptx, line 8361; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/reduce_sumpostdiv_u8.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002dd7_00000000-11_reduce_sumpostdiv_u64.compute_50.ptx, line 4221; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002dd7_00000000-11_reduce_sumpostdiv_u64.compute_50.ptx, line 5812; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d6f_00000000-7_reduce_sumpostdiv_i8.compute_70.ptx, line 5978; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d6f_00000000-7_reduce_sumpostdiv_i8.compute_70.ptx, line 8359; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002dd7_00000000-10_reduce_sumpostdiv_u64.compute_60.ptx, line 4221; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002dd7_00000000-10_reduce_sumpostdiv_u64.compute_60.ptx, line 5812; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d6f_00000000-6_reduce_sumpostdiv_i8.compute_80.ptx, line 6298; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002d6f_00000000-6_reduce_sumpostdiv_i8.compute_80.ptx, line 9759; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002df9_00000000-11_reduce_sumpostdiv_u8.compute_50.ptx, line 5978; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002df9_00000000-11_reduce_sumpostdiv_u8.compute_50.ptx, line 8359; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002dd7_00000000-9_reduce_sumpostdiv_u64.compute_61.ptx, line 4221; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002dd7_00000000-9_reduce_sumpostdiv_u64.compute_61.ptx, line 5812; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/sendrecv.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002dd7_00000000-8_reduce_sumpostdiv_u64.compute_35.ptx, line 4223; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002dd7_00000000-8_reduce_sumpostdiv_u64.compute_35.ptx, line 5814; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002df9_00000000-10_reduce_sumpostdiv_u8.compute_60.ptx, line 5978; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002df9_00000000-10_reduce_sumpostdiv_u8.compute_60.ptx, line 8359; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002dd7_00000000-7_reduce_sumpostdiv_u64.compute_70.ptx, line 4221; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002dd7_00000000-7_reduce_sumpostdiv_u64.compute_70.ptx, line 5812; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002dd7_00000000-6_reduce_sumpostdiv_u64.compute_80.ptx, line 4286; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002dd7_00000000-6_reduce_sumpostdiv_u64.compute_80.ptx, line 6175; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002e23_00000000-11_sendrecv.compute_50.ptx, line 4047; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002e23_00000000-11_sendrecv.compute_50.ptx, line 6963; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002df9_00000000-9_reduce_sumpostdiv_u8.compute_61.ptx, line 5978; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002df9_00000000-9_reduce_sumpostdiv_u8.compute_61.ptx, line 8359; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/host_table.cc Step #3 - "compile-libfuzzer-coverage-x86_64": Compiling build/obj/device/gensrc/device_table.cu Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002e23_00000000-10_sendrecv.compute_60.ptx, line 4047; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002e23_00000000-10_sendrecv.compute_60.ptx, line 6963; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002df9_00000000-8_reduce_sumpostdiv_u8.compute_35.ptx, line 5980; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002df9_00000000-8_reduce_sumpostdiv_u8.compute_35.ptx, line 8361; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002e23_00000000-9_sendrecv.compute_61.ptx, line 4047; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002e23_00000000-9_sendrecv.compute_61.ptx, line 6963; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002df9_00000000-7_reduce_sumpostdiv_u8.compute_70.ptx, line 5978; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002df9_00000000-7_reduce_sumpostdiv_u8.compute_70.ptx, line 8359; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002df9_00000000-6_reduce_sumpostdiv_u8.compute_80.ptx, line 6298; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002df9_00000000-6_reduce_sumpostdiv_u8.compute_80.ptx, line 9759; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002e23_00000000-8_sendrecv.compute_35.ptx, line 4059; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002e23_00000000-8_sendrecv.compute_35.ptx, line 6983; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002e23_00000000-7_sendrecv.compute_70.ptx, line 4047; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002e23_00000000-7_sendrecv.compute_70.ptx, line 6963; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002e23_00000000-6_sendrecv.compute_80.ptx, line 5007; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": ptxas /tmp/tmpxft_00002e23_00000000-6_sendrecv.compute_80.ptx, line 8307; warning : ld Step #3 - "compile-libfuzzer-coverage-x86_64": nvcc warning : The 'compute_35', 'compute_37', 'compute_50', 'sm_35', 'sm_37' and 'sm_50' architectures are deprecated, and may be removed in a future release (Use -Wno-deprecated-gpu-targets to suppress warning). Step #3 - "compile-libfuzzer-coverage-x86_64": make[2]: Leaving directory '/src/nccl/src/device' Step #3 - "compile-libfuzzer-coverage-x86_64": Linking libnccl.so.2.19.4 > /src/nccl/build/lib/libnccl.so.2.19.4 Step #3 - "compile-libfuzzer-coverage-x86_64": Archiving libnccl_static.a > /src/nccl/build/lib/libnccl_static.a Step #3 - "compile-libfuzzer-coverage-x86_64": make[1]: Leaving directory '/src/nccl/src' Step #3 - "compile-libfuzzer-coverage-x86_64": + clang++ -fsanitize=fuzzer -O1 -fno-omit-frame-pointer -gline-tables-only -DFUZZING_BUILD_MODE_UNSAFE_FOR_PRODUCTION -fprofile-instr-generate -fcoverage-mapping -pthread -Wl,--no-as-needed -Wl,-ldl -Wl,-lm -Wno-unused-command-line-argument -stdlib=libc++ /src/fuzz_xml.cpp -o /workspace/out/libfuzzer-coverage-x86_64/fuzz_xml -I./src/graph/ -I./src/include -I./build/include/ -I/usr/local/cuda-11.0/targets/x86_64-linux/include/ ./build/lib/libnccl_static.a /usr/local/cuda-11.0/targets/x86_64-linux/lib/libcudart.so Step #3 - "compile-libfuzzer-coverage-x86_64": + cp /usr/local/cuda-11.0/targets/x86_64-linux/lib/libcudart.so.11.0 /workspace/out/libfuzzer-coverage-x86_64/libcudart.so.11.0 Step #3 - "compile-libfuzzer-coverage-x86_64": + cp /usr/local/cuda-11.0/targets/x86_64-linux/lib/libcudart.so /workspace/out/libfuzzer-coverage-x86_64/libcudart.so Step #3 - "compile-libfuzzer-coverage-x86_64": + patchelf --set-rpath '$ORIGIN/' /workspace/out/libfuzzer-coverage-x86_64/fuzz_xml Finished Step #3 - "compile-libfuzzer-coverage-x86_64" Starting Step #4 Step #4: Pulling image: gcr.io/oss-fuzz-base/base-runner Step #4: Using default tag: latest Step #4: latest: Pulling from oss-fuzz-base/base-runner Step #4: b549f31133a9: Already exists Step #4: 800687449569: Already exists Step #4: 67cc84ed39bf: Already exists Step #4: 4f9c5aaef41d: Pulling fs layer Step #4: 70a3154e11f3: Pulling fs layer Step #4: 4fab6a53b47e: Pulling fs layer Step #4: 2c8974b97e3f: Pulling fs layer Step #4: fa34d2d81dbe: Pulling fs layer Step #4: 25703bb604aa: Pulling fs layer Step #4: c73cf34df98f: Pulling fs layer Step #4: 52a1fd76d509: Pulling fs layer Step #4: 6887dca9f6f7: Pulling fs layer Step #4: 9d450e2f2926: Pulling fs layer Step #4: caeaffc0bf5a: Pulling fs layer Step #4: 5bddf29a1eb5: Pulling fs layer Step #4: 5123d679bab9: Pulling fs layer Step #4: cd3fe814a4bf: Pulling fs layer Step #4: 52a1fd76d509: Waiting Step #4: 6887dca9f6f7: Waiting Step #4: 9d450e2f2926: Waiting Step #4: fa34d2d81dbe: Waiting Step #4: 2c8974b97e3f: Waiting Step #4: 25703bb604aa: Waiting Step #4: 5123d679bab9: Waiting Step #4: cd3fe814a4bf: Waiting Step #4: caeaffc0bf5a: Waiting Step #4: 5bddf29a1eb5: Waiting Step #4: c73cf34df98f: Waiting Step #4: 4fab6a53b47e: Verifying Checksum Step #4: 4fab6a53b47e: Download complete Step #4: 4f9c5aaef41d: Download complete Step #4: 70a3154e11f3: Verifying Checksum Step #4: 70a3154e11f3: Download complete Step #4: fa34d2d81dbe: Verifying Checksum Step #4: fa34d2d81dbe: Download complete Step #4: 25703bb604aa: Verifying Checksum Step #4: 25703bb604aa: Download complete Step #4: 4f9c5aaef41d: Pull complete Step #4: c73cf34df98f: Verifying Checksum Step #4: c73cf34df98f: Download complete Step #4: 6887dca9f6f7: Verifying Checksum Step #4: 6887dca9f6f7: Download complete Step #4: 52a1fd76d509: Verifying Checksum Step #4: 52a1fd76d509: Download complete Step #4: 70a3154e11f3: Pull complete Step #4: caeaffc0bf5a: Verifying Checksum Step #4: caeaffc0bf5a: Download complete Step #4: 5bddf29a1eb5: Verifying Checksum Step #4: 5bddf29a1eb5: Download complete Step #4: 4fab6a53b47e: Pull complete Step #4: 2c8974b97e3f: Verifying Checksum Step #4: 2c8974b97e3f: Download complete Step #4: cd3fe814a4bf: Verifying Checksum Step #4: cd3fe814a4bf: Download complete Step #4: 9d450e2f2926: Verifying Checksum Step #4: 9d450e2f2926: Download complete Step #4: 5123d679bab9: Verifying Checksum Step #4: 5123d679bab9: Download complete Step #4: 2c8974b97e3f: Pull complete Step #4: fa34d2d81dbe: Pull complete Step #4: 25703bb604aa: Pull complete Step #4: c73cf34df98f: Pull complete Step #4: 52a1fd76d509: Pull complete Step #4: 6887dca9f6f7: Pull complete Step #4: 9d450e2f2926: Pull complete Step #4: caeaffc0bf5a: Pull complete Step #4: 5bddf29a1eb5: Pull complete Step #4: 5123d679bab9: Pull complete Step #4: cd3fe814a4bf: Pull complete Step #4: Digest: sha256:f6046c5172da95c6c285c79de830b29f4115d542fe22b864a5dbc1432da29528 Step #4: Status: Downloaded newer image for gcr.io/oss-fuzz-base/base-runner:latest Step #4: gcr.io/oss-fuzz-base/base-runner:latest Finished Step #4 Starting Step #5 Step #5: Already have image (with digest): gcr.io/oss-fuzz-base/base-runner Step #5: Running fuzz_xml Step #5: Error occured while running fuzz_xml: Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 2998906863 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: MERGE-OUTER: 1186 files, 0 in the initial corpus, 0 processed earlier Step #5: MERGE-OUTER: attempt 1 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 2998971860 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 0 processed earlier; will process 1186 files now Step #5: #1 pulse cov: 2 ft: 2 exec/s: 0 rss: 37Mb Step #5: #2 pulse cov: 2 ft: 2 exec/s: 0 rss: 37Mb Step #5: #4 pulse cov: 2 ft: 2 exec/s: 0 rss: 37Mb Step #5: #8 pulse cov: 2 ft: 2 exec/s: 0 rss: 46Mb Step #5: #16 pulse cov: 2 ft: 2 exec/s: 0 rss: 46Mb Step #5: #32 pulse cov: 2 ft: 2 exec/s: 0 rss: 46Mb Step #5: #64 pulse cov: 2 ft: 2 exec/s: 0 rss: 46Mb Step #5: #128 pulse cov: 2 ft: 2 exec/s: 0 rss: 46Mb Step #5: #256 pulse cov: 2 ft: 2 exec/s: 0 rss: 46Mb Step #5: #512 pulse cov: 2 ft: 2 exec/s: 0 rss: 46Mb Step #5: #1024 pulse cov: 2 ft: 2 exec/s: 1024 rss: 46Mb Step #5: #1186 DONE cov: 2 ft: 2 exec/s: 1186 rss: 47Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==42==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffa84fdfd0 T42) Step #5: ==42==The signal is caused by a READ memory access. Step #5: ==42==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f70f04068a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f70f0406a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f70f03e4082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==42==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 2 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3002145939 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==46==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffca7c67550 T46) Step #5: ==46==The signal is caused by a READ memory access. Step #5: ==46==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f03626fd8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f03626fda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f03626db082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==46==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 3 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3003559491 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==50==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd3bd2c1a0 T50) Step #5: ==50==The signal is caused by a READ memory access. Step #5: ==50==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8be9f908a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8be9f90a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8be9f6e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==50==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 4 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3005011768 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==54==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd2961ed50 T54) Step #5: ==54==The signal is caused by a READ memory access. Step #5: ==54==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f594ee078a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f594ee07a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f594ede5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==54==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 5 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3006433080 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==58==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc1d0dd5d0 T58) Step #5: ==58==The signal is caused by a READ memory access. Step #5: ==58==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb8597bd8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb8597bda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb85979b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==58==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 6 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3007857962 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==62==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff76bf6d90 T62) Step #5: ==62==The signal is caused by a READ memory access. Step #5: ==62==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7efd93f388a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7efd93f38a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7efd93f16082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==62==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 7 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3009221594 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==66==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffea744fbf0 T66) Step #5: ==66==The signal is caused by a READ memory access. Step #5: ==66==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fbd08cbe8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fbd08cbea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fbd08c9c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==66==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 8 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3010566908 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==70==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffff4d5f060 T70) Step #5: ==70==The signal is caused by a READ memory access. Step #5: ==70==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f36561f58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f36561f5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f36561d3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==70==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 9 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3011901374 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==74==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd26b6fcd0 T74) Step #5: ==74==The signal is caused by a READ memory access. Step #5: ==74==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8c73d468a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8c73d46a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8c73d24082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==74==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 10 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3013278193 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==78==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff449ff0a0 T78) Step #5: ==78==The signal is caused by a READ memory access. Step #5: ==78==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5976b268a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5976b26a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5976b04082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==78==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 11 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3014709219 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==82==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe7c32ae90 T82) Step #5: ==82==The signal is caused by a READ memory access. Step #5: ==82==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f72b03aa8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f72b03aaa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f72b0388082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==82==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 12 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3016095893 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==86==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd2041aa20 T86) Step #5: ==86==The signal is caused by a READ memory access. Step #5: ==86==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3ee31178a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3ee3117a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3ee30f5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==86==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 13 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3017454356 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==90==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd87257f60 T90) Step #5: ==90==The signal is caused by a READ memory access. Step #5: ==90==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f362442f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f362442fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f362440d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==90==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 14 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3018850571 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==94==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe7e8d39a0 T94) Step #5: ==94==The signal is caused by a READ memory access. Step #5: ==94==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1a2fd5d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1a2fd5da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1a2fd3b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==94==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 15 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3020235080 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==98==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffea86c9300 T98) Step #5: ==98==The signal is caused by a READ memory access. Step #5: ==98==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd6ae5378a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd6ae537a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd6ae515082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==98==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 16 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3021597967 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==102==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc5b49ab30 T102) Step #5: ==102==The signal is caused by a READ memory access. Step #5: ==102==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f49bdbdb8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f49bdbdba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f49bdbb9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==102==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 17 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3022906889 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==106==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffa9dc6c80 T106) Step #5: ==106==The signal is caused by a READ memory access. Step #5: ==106==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f47e93588a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f47e9358a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f47e9336082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==106==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 18 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3024332605 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==110==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd1abc9b00 T110) Step #5: ==110==The signal is caused by a READ memory access. Step #5: ==110==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd2dffbb8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd2dffbba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd2dff99082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==110==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 19 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3025643944 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==114==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd0df92b10 T114) Step #5: ==114==The signal is caused by a READ memory access. Step #5: ==114==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe34b14d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe34b14da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe34b12b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==114==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 20 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3027097069 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==118==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd59e80670 T118) Step #5: ==118==The signal is caused by a READ memory access. Step #5: ==118==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f476792c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f476792ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f476790a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==118==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 21 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3028429618 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==122==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc37572270 T122) Step #5: ==122==The signal is caused by a READ memory access. Step #5: ==122==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f992b02f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f992b02fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f992b00d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==122==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 22 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3029727835 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==126==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd933536e0 T126) Step #5: ==126==The signal is caused by a READ memory access. Step #5: ==126==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3c8ed998a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3c8ed99a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3c8ed77082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==126==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 23 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3031121083 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==130==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffe22332c0 T130) Step #5: ==130==The signal is caused by a READ memory access. Step #5: ==130==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f10689e08a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f10689e0a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f10689be082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==130==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 24 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3032535692 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==134==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc86b03f70 T134) Step #5: ==134==The signal is caused by a READ memory access. Step #5: ==134==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa6b4fe98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa6b4fe9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa6b4fc7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==134==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 25 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3033870842 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==138==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe384b3020 T138) Step #5: ==138==The signal is caused by a READ memory access. Step #5: ==138==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f919fafb8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f919fafba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f919fad9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==138==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 26 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3035197623 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==142==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdcffccea0 T142) Step #5: ==142==The signal is caused by a READ memory access. Step #5: ==142==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f346bca28a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f346bca2a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f346bc80082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==142==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 27 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3036491810 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==146==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcf527d4e0 T146) Step #5: ==146==The signal is caused by a READ memory access. Step #5: ==146==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5143c9d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5143c9da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5143c7b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==146==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 28 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3037801676 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==150==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc01724720 T150) Step #5: ==150==The signal is caused by a READ memory access. Step #5: ==150==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f03e25aa8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f03e25aaa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f03e2588082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==150==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 29 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3039251174 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==154==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff98790ec0 T154) Step #5: ==154==The signal is caused by a READ memory access. Step #5: ==154==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff1de03d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff1de03da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff1de01b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==154==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 30 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3040608774 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==158==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd4b844e60 T158) Step #5: ==158==The signal is caused by a READ memory access. Step #5: ==158==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff5440f58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff5440f5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff5440d3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==158==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 31 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3041933196 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==162==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdaa4e1c30 T162) Step #5: ==162==The signal is caused by a READ memory access. Step #5: ==162==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5e6ed158a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5e6ed15a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5e6ecf3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==162==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 32 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3043235555 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==166==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdb7c1a620 T166) Step #5: ==166==The signal is caused by a READ memory access. Step #5: ==166==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc48c39c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc48c39ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc48c37a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==166==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 33 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3044540903 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==170==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff4ffdb510 T170) Step #5: ==170==The signal is caused by a READ memory access. Step #5: ==170==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f63e2c568a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f63e2c56a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f63e2c34082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==170==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 34 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3045941662 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==174==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc7ee497d0 T174) Step #5: ==174==The signal is caused by a READ memory access. Step #5: ==174==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc4725408a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc472540a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc47251e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==174==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 35 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3047307161 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==178==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffde8dc060 T178) Step #5: ==178==The signal is caused by a READ memory access. Step #5: ==178==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fba8888a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fba8888aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fba88868082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==178==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 36 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3048601020 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==182==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe380aa520 T182) Step #5: ==182==The signal is caused by a READ memory access. Step #5: ==182==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f449339a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f449339aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4493378082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==182==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 37 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3049964209 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 27Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==186==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd12b64970 T186) Step #5: ==186==The signal is caused by a READ memory access. Step #5: ==186==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f80bc24c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f80bc24ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f80bc22a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==186==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 38 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3051400261 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==190==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc296f56a0 T190) Step #5: ==190==The signal is caused by a READ memory access. Step #5: ==190==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f13c02608a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f13c0260a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f13c023e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==190==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 39 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3052712124 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==194==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc541c9ef0 T194) Step #5: ==194==The signal is caused by a READ memory access. Step #5: ==194==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f14587e58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f14587e5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f14587c3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==194==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 40 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3054050434 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==198==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe9a2ac1d0 T198) Step #5: ==198==The signal is caused by a READ memory access. Step #5: ==198==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fdf28c708a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fdf28c70a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fdf28c4e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==198==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 41 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3055533360 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==202==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc58e69260 T202) Step #5: ==202==The signal is caused by a READ memory access. Step #5: ==202==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe4a9c3c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe4a9c3ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe4a9c1a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==202==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 42 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3057069763 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==206==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc5315b0c0 T206) Step #5: ==206==The signal is caused by a READ memory access. Step #5: ==206==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1d037d48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1d037d4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1d037b2082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==206==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 43 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3058629940 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==210==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe4c1363b0 T210) Step #5: ==210==The signal is caused by a READ memory access. Step #5: ==210==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3b0e8ac8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3b0e8aca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3b0e88a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==210==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 44 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3060173703 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==214==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd6d53fc80 T214) Step #5: ==214==The signal is caused by a READ memory access. Step #5: ==214==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f941f1f08a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f941f1f0a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f941f1ce082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==214==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 45 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3061651503 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==218==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff08639d20 T218) Step #5: ==218==The signal is caused by a READ memory access. Step #5: ==218==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5ddca958a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5ddca95a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5ddca73082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==218==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 46 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3063163825 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==222==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd7f813f40 T222) Step #5: ==222==The signal is caused by a READ memory access. Step #5: ==222==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7feb382268a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7feb38226a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7feb38204082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==222==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 47 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3064599560 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==226==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc16b02c60 T226) Step #5: ==226==The signal is caused by a READ memory access. Step #5: ==226==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f33552568a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3355256a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3355234082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==226==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 48 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3065480654 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==230==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff17377ad0 T230) Step #5: ==230==The signal is caused by a READ memory access. Step #5: ==230==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fbb589cd8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fbb589cda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fbb589ab082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==230==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 49 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3066362721 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==234==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd3e6b7e00 T234) Step #5: ==234==The signal is caused by a READ memory access. Step #5: ==234==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5eb331a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5eb331aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5eb32f8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==234==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 50 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3067230470 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==238==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe853f4220 T238) Step #5: ==238==The signal is caused by a READ memory access. Step #5: ==238==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc91bb958a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc91bb95a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc91bb73082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==238==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 51 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3068071393 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==242==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeb47185e0 T242) Step #5: ==242==The signal is caused by a READ memory access. Step #5: ==242==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f560167e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f560167ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f560165c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==242==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 52 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3068900662 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==246==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff578960d0 T246) Step #5: ==246==The signal is caused by a READ memory access. Step #5: ==246==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe1492db8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe1492dba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe1492b9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==246==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 53 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3069740920 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==250==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc5c0ae2c0 T250) Step #5: ==250==The signal is caused by a READ memory access. Step #5: ==250==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f82b1a778a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f82b1a77a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f82b1a55082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==250==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 54 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3070565192 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==254==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffedffcc2d0 T254) Step #5: ==254==The signal is caused by a READ memory access. Step #5: ==254==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2ed60508a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2ed6050a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2ed602e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==254==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 55 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3071402635 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==258==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffce2072fe0 T258) Step #5: ==258==The signal is caused by a READ memory access. Step #5: ==258==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f80901938a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8090193a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8090171082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==258==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 56 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3072239419 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==262==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc3366c1c0 T262) Step #5: ==262==The signal is caused by a READ memory access. Step #5: ==262==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f197ccbf8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f197ccbfa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f197cc9d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==262==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 57 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3073071630 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==266==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffbd5bda70 T266) Step #5: ==266==The signal is caused by a READ memory access. Step #5: ==266==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f35eecfd8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f35eecfda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f35eecdb082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==266==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 58 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3073903675 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==270==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe083953d0 T270) Step #5: ==270==The signal is caused by a READ memory access. Step #5: ==270==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3fb02938a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3fb0293a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3fb0271082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==270==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 59 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3074740079 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==274==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffff46a2ad0 T274) Step #5: ==274==The signal is caused by a READ memory access. Step #5: ==274==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f72a614c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f72a614ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f72a612a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==274==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 60 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3075577754 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==278==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe37afabe0 T278) Step #5: ==278==The signal is caused by a READ memory access. Step #5: ==278==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f94138cd8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f94138cda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f94138ab082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==278==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 61 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3076398157 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==282==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff8add29a0 T282) Step #5: ==282==The signal is caused by a READ memory access. Step #5: ==282==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fde4c27a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fde4c27aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fde4c258082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==282==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 62 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3077227901 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==286==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc31d8c160 T286) Step #5: ==286==The signal is caused by a READ memory access. Step #5: ==286==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8dc5b028a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8dc5b02a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8dc5ae0082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==286==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 63 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3078059920 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==290==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff1998cb00 T290) Step #5: ==290==The signal is caused by a READ memory access. Step #5: ==290==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb4634778a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb463477a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb463455082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==290==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 64 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3078890206 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==294==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd2dd52e60 T294) Step #5: ==294==The signal is caused by a READ memory access. Step #5: ==294==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3da96858a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3da9685a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3da9663082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==294==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 65 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3079718525 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==298==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff52605010 T298) Step #5: ==298==The signal is caused by a READ memory access. Step #5: ==298==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe120b2a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe120b2aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe120b08082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==298==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 66 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3080550580 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==302==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff60f1b5a0 T302) Step #5: ==302==The signal is caused by a READ memory access. Step #5: ==302==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f64f093e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f64f093ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f64f091c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==302==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 67 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3081374300 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==306==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff30852dc0 T306) Step #5: ==306==The signal is caused by a READ memory access. Step #5: ==306==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f429f63e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f429f63ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f429f61c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==306==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 68 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3082208426 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==310==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd1c21e830 T310) Step #5: ==310==The signal is caused by a READ memory access. Step #5: ==310==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1ad42fc8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1ad42fca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1ad42da082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==310==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 69 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3083040142 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==314==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffc39610e0 T314) Step #5: ==314==The signal is caused by a READ memory access. Step #5: ==314==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc045a5c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc045a5ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc045a3a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==314==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 70 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3083878028 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==318==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff837e0b60 T318) Step #5: ==318==The signal is caused by a READ memory access. Step #5: ==318==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff29bfb68a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff29bfb6a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff29bf94082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==318==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 71 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3084705970 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==322==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc3c54b120 T322) Step #5: ==322==The signal is caused by a READ memory access. Step #5: ==322==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f714525e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f714525ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f714523c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==322==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 72 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3085547924 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==326==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdcfc27670 T326) Step #5: ==326==The signal is caused by a READ memory access. Step #5: ==326==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5b363a58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5b363a5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5b36383082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==326==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 73 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3086383674 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==330==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd341080c0 T330) Step #5: ==330==The signal is caused by a READ memory access. Step #5: ==330==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc37ddb58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc37ddb5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc37dd93082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==330==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 74 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3087215247 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==334==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffde685c510 T334) Step #5: ==334==The signal is caused by a READ memory access. Step #5: ==334==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f51d13fe8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f51d13fea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f51d13dc082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==334==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 75 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3088049621 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==338==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdcc356080 T338) Step #5: ==338==The signal is caused by a READ memory access. Step #5: ==338==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff61060b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff61060ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff6105e9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==338==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 76 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3088877806 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==342==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc01edf2e0 T342) Step #5: ==342==The signal is caused by a READ memory access. Step #5: ==342==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe8e06b28a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe8e06b2a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe8e0690082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==342==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 77 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3089707091 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==346==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffde19daed0 T346) Step #5: ==346==The signal is caused by a READ memory access. Step #5: ==346==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fae65cb08a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fae65cb0a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fae65c8e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==346==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 78 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3090533553 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==350==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd5028bb80 T350) Step #5: ==350==The signal is caused by a READ memory access. Step #5: ==350==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9d7a4c08a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9d7a4c0a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9d7a49e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==350==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 79 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3091371342 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==354==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffee96cd970 T354) Step #5: ==354==The signal is caused by a READ memory access. Step #5: ==354==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f52698988a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5269898a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5269876082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==354==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 80 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3092207683 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==358==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd7b470c00 T358) Step #5: ==358==The signal is caused by a READ memory access. Step #5: ==358==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f765ee338a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f765ee33a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f765ee11082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==358==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 81 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3093044366 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==362==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcf0ca5a90 T362) Step #5: ==362==The signal is caused by a READ memory access. Step #5: ==362==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1d41cc78a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1d41cc7a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1d41ca5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==362==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 82 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3093872886 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==366==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeb725ad30 T366) Step #5: ==366==The signal is caused by a READ memory access. Step #5: ==366==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f48e3a978a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f48e3a97a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f48e3a75082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==366==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 83 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3094716234 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==370==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffce7dff410 T370) Step #5: ==370==The signal is caused by a READ memory access. Step #5: ==370==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9dae25d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9dae25da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9dae23b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==370==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 84 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3095549210 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==374==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc7b169df0 T374) Step #5: ==374==The signal is caused by a READ memory access. Step #5: ==374==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f499bb648a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f499bb64a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f499bb42082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==374==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 85 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3096380408 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==378==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffec67f81b0 T378) Step #5: ==378==The signal is caused by a READ memory access. Step #5: ==378==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc892ed68a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc892ed6a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc892eb4082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==378==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 86 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3097218083 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==382==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffc0d09840 T382) Step #5: ==382==The signal is caused by a READ memory access. Step #5: ==382==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe8feea58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe8feea5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe8fee83082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==382==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 87 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3098058049 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==386==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc06044a20 T386) Step #5: ==386==The signal is caused by a READ memory access. Step #5: ==386==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9bd390d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9bd390da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9bd38eb082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==386==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 88 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3098889525 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==390==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdbff68620 T390) Step #5: ==390==The signal is caused by a READ memory access. Step #5: ==390==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f57f927a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f57f927aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f57f9258082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==390==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 89 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3099723804 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==394==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff820ba080 T394) Step #5: ==394==The signal is caused by a READ memory access. Step #5: ==394==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ffa0c8b98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ffa0c8b9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ffa0c897082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==394==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 90 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3100558903 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==398==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff1b8453d0 T398) Step #5: ==398==The signal is caused by a READ memory access. Step #5: ==398==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4eeadae8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4eeadaea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4eead8c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==398==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 91 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3101386708 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==402==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc56768ef0 T402) Step #5: ==402==The signal is caused by a READ memory access. Step #5: ==402==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f54d38dc8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f54d38dca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f54d38ba082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==402==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 92 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3102225127 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==406==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc0fd20070 T406) Step #5: ==406==The signal is caused by a READ memory access. Step #5: ==406==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f77b79278a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f77b7927a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f77b7905082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==406==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 93 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3103071980 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==410==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd1493b370 T410) Step #5: ==410==The signal is caused by a READ memory access. Step #5: ==410==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7eff3be608a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7eff3be60a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7eff3be3e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==410==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 94 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3103904350 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==414==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd0d228060 T414) Step #5: ==414==The signal is caused by a READ memory access. Step #5: ==414==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f404fddc8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f404fddca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f404fdba082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==414==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 95 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3104735740 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==418==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc55e00f20 T418) Step #5: ==418==The signal is caused by a READ memory access. Step #5: ==418==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fcb4ce858a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fcb4ce85a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fcb4ce63082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==418==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 96 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3105571984 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==422==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc389c9e90 T422) Step #5: ==422==The signal is caused by a READ memory access. Step #5: ==422==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f58c34878a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f58c3487a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f58c3465082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==422==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 97 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3106399592 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==426==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd496482d0 T426) Step #5: ==426==The signal is caused by a READ memory access. Step #5: ==426==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f228902b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f228902ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2289009082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==426==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 98 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3107228821 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==430==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffa8ff1bd0 T430) Step #5: ==430==The signal is caused by a READ memory access. Step #5: ==430==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fda2eb778a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fda2eb77a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fda2eb55082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==430==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 99 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3108061494 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==434==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc38e0bba0 T434) Step #5: ==434==The signal is caused by a READ memory access. Step #5: ==434==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd5d6c288a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd5d6c28a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd5d6c06082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==434==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 100 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3108895910 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==438==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff2cb573b0 T438) Step #5: ==438==The signal is caused by a READ memory access. Step #5: ==438==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2665bdf8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2665bdfa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2665bbd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==438==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 101 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3109730403 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==442==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff5ca18740 T442) Step #5: ==442==The signal is caused by a READ memory access. Step #5: ==442==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0f99ff88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0f99ff8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0f99fd6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==442==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 102 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3110557244 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==446==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc422d7880 T446) Step #5: ==446==The signal is caused by a READ memory access. Step #5: ==446==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1f7bafa8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1f7bafaa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1f7bad8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==446==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 103 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3111390357 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==450==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd69032be0 T450) Step #5: ==450==The signal is caused by a READ memory access. Step #5: ==450==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8045dc58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8045dc5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8045da3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==450==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 104 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3112228745 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==454==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc82db5f60 T454) Step #5: ==454==The signal is caused by a READ memory access. Step #5: ==454==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f62e53bd8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f62e53bda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f62e539b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==454==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 105 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3113065665 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==458==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff67333660 T458) Step #5: ==458==The signal is caused by a READ memory access. Step #5: ==458==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd3fb7a88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd3fb7a8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd3fb786082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==458==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 106 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3113902297 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==462==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe22274ca0 T462) Step #5: ==462==The signal is caused by a READ memory access. Step #5: ==462==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8db29f78a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8db29f7a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8db29d5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==462==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 107 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3114731518 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==466==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc76d0c720 T466) Step #5: ==466==The signal is caused by a READ memory access. Step #5: ==466==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f33ac2078a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f33ac207a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f33ac1e5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==466==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 108 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3115554021 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==470==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd4e4e8190 T470) Step #5: ==470==The signal is caused by a READ memory access. Step #5: ==470==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f14fca2a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f14fca2aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f14fca08082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==470==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 109 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3116388072 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==474==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc60a90780 T474) Step #5: ==474==The signal is caused by a READ memory access. Step #5: ==474==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0dc8cd58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0dc8cd5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0dc8cb3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==474==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 110 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3117214843 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==478==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd9d6a1a20 T478) Step #5: ==478==The signal is caused by a READ memory access. Step #5: ==478==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3dfa6b58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3dfa6b5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3dfa693082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==478==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 111 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3118047845 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==482==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff9aa3ad10 T482) Step #5: ==482==The signal is caused by a READ memory access. Step #5: ==482==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fcbb291a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fcbb291aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fcbb28f8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==482==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 112 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3118875287 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==486==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc31705930 T486) Step #5: ==486==The signal is caused by a READ memory access. Step #5: ==486==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f28051958a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2805195a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2805173082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==486==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 113 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3119706707 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==490==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd5df28470 T490) Step #5: ==490==The signal is caused by a READ memory access. Step #5: ==490==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f105161a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f105161aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f10515f8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==490==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 114 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3120541972 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==494==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe13beea50 T494) Step #5: ==494==The signal is caused by a READ memory access. Step #5: ==494==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f385d6b08a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f385d6b0a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f385d68e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==494==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 115 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3121370668 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==498==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe90a56c00 T498) Step #5: ==498==The signal is caused by a READ memory access. Step #5: ==498==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fbe065d78a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fbe065d7a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fbe065b5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==498==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 116 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3122203181 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==502==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe3aaf3520 T502) Step #5: ==502==The signal is caused by a READ memory access. Step #5: ==502==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8b44e518a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8b44e51a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8b44e2f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==502==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 117 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3123025737 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==506==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc8246a6c0 T506) Step #5: ==506==The signal is caused by a READ memory access. Step #5: ==506==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f58507948a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5850794a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5850772082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==506==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 118 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3123861007 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==510==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc92a89960 T510) Step #5: ==510==The signal is caused by a READ memory access. Step #5: ==510==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7facfe8fa8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7facfe8faa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7facfe8d8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==510==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 119 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3124689171 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==514==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff5405d1e0 T514) Step #5: ==514==The signal is caused by a READ memory access. Step #5: ==514==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f22d42508a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f22d4250a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f22d422e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==514==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 120 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3125521332 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 27Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==518==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffed925bbc0 T518) Step #5: ==518==The signal is caused by a READ memory access. Step #5: ==518==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd53d04c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd53d04ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd53d02a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==518==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 121 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3126354394 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==522==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff8eaca9d0 T522) Step #5: ==522==The signal is caused by a READ memory access. Step #5: ==522==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f38ec53f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f38ec53fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f38ec51d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==522==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 122 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3127185310 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==526==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffc54d27a0 T526) Step #5: ==526==The signal is caused by a READ memory access. Step #5: ==526==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f804a5ae8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f804a5aea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f804a58c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==526==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 123 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3128016719 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==530==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdeeb48f10 T530) Step #5: ==530==The signal is caused by a READ memory access. Step #5: ==530==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc09bf6a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc09bf6aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc09bf48082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==530==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 124 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3128852410 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==534==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdb70700a0 T534) Step #5: ==534==The signal is caused by a READ memory access. Step #5: ==534==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc7be4e28a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc7be4e2a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc7be4c0082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==534==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 125 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3129680301 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==538==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcadafe220 T538) Step #5: ==538==The signal is caused by a READ memory access. Step #5: ==538==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f58702d38a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f58702d3a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f58702b1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==538==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 126 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3130508344 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==542==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffec6e97150 T542) Step #5: ==542==The signal is caused by a READ memory access. Step #5: ==542==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb213b248a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb213b24a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb213b02082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==542==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 127 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3131333555 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==546==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc7fa91dd0 T546) Step #5: ==546==The signal is caused by a READ memory access. Step #5: ==546==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f80d7cf38a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f80d7cf3a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f80d7cd1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==546==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 128 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3132161099 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==550==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe4e9a9260 T550) Step #5: ==550==The signal is caused by a READ memory access. Step #5: ==550==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f936c6008a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f936c600a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f936c5de082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==550==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 129 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3132998248 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==554==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc07e8e3a0 T554) Step #5: ==554==The signal is caused by a READ memory access. Step #5: ==554==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc683f708a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc683f70a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc683f4e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==554==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 130 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3133829855 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==558==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe9b45b9b0 T558) Step #5: ==558==The signal is caused by a READ memory access. Step #5: ==558==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6a895668a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6a89566a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6a89544082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==558==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 131 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3134666176 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==562==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff7b4761c0 T562) Step #5: ==562==The signal is caused by a READ memory access. Step #5: ==562==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0ba04558a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0ba0455a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0ba0433082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==562==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 132 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3135508038 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==566==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd1ac40e10 T566) Step #5: ==566==The signal is caused by a READ memory access. Step #5: ==566==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd8d7aed8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd8d7aeda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd8d7acb082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==566==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 133 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3136340496 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==570==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcd06cdb30 T570) Step #5: ==570==The signal is caused by a READ memory access. Step #5: ==570==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5aebcfb8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5aebcfba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5aebcd9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==570==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 134 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3137178995 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==574==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffda93eab30 T574) Step #5: ==574==The signal is caused by a READ memory access. Step #5: ==574==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fab09e448a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fab09e44a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fab09e22082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==574==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 135 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3138010530 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==578==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdf1bec340 T578) Step #5: ==578==The signal is caused by a READ memory access. Step #5: ==578==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1457db18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1457db1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1457d8f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==578==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 136 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3138837964 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==582==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc3cb39470 T582) Step #5: ==582==The signal is caused by a READ memory access. Step #5: ==582==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc33ea458a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc33ea45a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc33ea23082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==582==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 137 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3139664493 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==586==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe7de7a890 T586) Step #5: ==586==The signal is caused by a READ memory access. Step #5: ==586==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6f93a868a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6f93a86a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6f93a64082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==586==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 138 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3140497783 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==590==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffee093f4f0 T590) Step #5: ==590==The signal is caused by a READ memory access. Step #5: ==590==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fdeefa5f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fdeefa5fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fdeefa3d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==590==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 139 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3141335288 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==594==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc3e1fcfb0 T594) Step #5: ==594==The signal is caused by a READ memory access. Step #5: ==594==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe7c5a4e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe7c5a4ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe7c5a2c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==594==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 140 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3142171634 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==598==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe1384b980 T598) Step #5: ==598==The signal is caused by a READ memory access. Step #5: ==598==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1efbf468a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1efbf46a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1efbf24082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==598==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 141 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3143014175 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==602==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd082e9ce0 T602) Step #5: ==602==The signal is caused by a READ memory access. Step #5: ==602==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa88733c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa88733ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa88731a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==602==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 142 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3143841220 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==606==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd20f38c60 T606) Step #5: ==606==The signal is caused by a READ memory access. Step #5: ==606==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe623ca58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe623ca5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe623c83082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==606==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 143 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3144669729 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==610==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff8bcbb3e0 T610) Step #5: ==610==The signal is caused by a READ memory access. Step #5: ==610==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f48bc4658a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f48bc465a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f48bc443082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==610==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 144 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3145504633 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==614==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc066e71f0 T614) Step #5: ==614==The signal is caused by a READ memory access. Step #5: ==614==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f76908a88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f76908a8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7690886082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==614==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 145 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3146337489 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==618==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd937158c0 T618) Step #5: ==618==The signal is caused by a READ memory access. Step #5: ==618==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc9a4a8f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc9a4a8fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc9a4a6d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==618==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 146 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3147165682 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==622==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcc9ecfa30 T622) Step #5: ==622==The signal is caused by a READ memory access. Step #5: ==622==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd19e5df8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd19e5dfa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd19e5bd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==622==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 147 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3147996914 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==626==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd9c6fedb0 T626) Step #5: ==626==The signal is caused by a READ memory access. Step #5: ==626==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe866c5c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe866c5ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe866c3a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==626==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 148 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3148827368 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==630==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff7c4ad830 T630) Step #5: ==630==The signal is caused by a READ memory access. Step #5: ==630==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff4e0ea08a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff4e0ea0a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff4e0e7e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==630==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 149 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3149653999 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==634==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff29e67530 T634) Step #5: ==634==The signal is caused by a READ memory access. Step #5: ==634==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe7f0eef8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe7f0eefa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe7f0ecd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==634==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 150 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3150484961 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==638==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe4ecd3db0 T638) Step #5: ==638==The signal is caused by a READ memory access. Step #5: ==638==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8aa2fe38a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8aa2fe3a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8aa2fc1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==638==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 151 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3151317846 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==642==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd2aac0da0 T642) Step #5: ==642==The signal is caused by a READ memory access. Step #5: ==642==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb9b11318a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb9b1131a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb9b110f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==642==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 152 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3152144604 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==646==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc884c55f0 T646) Step #5: ==646==The signal is caused by a READ memory access. Step #5: ==646==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd314bb98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd314bb9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd314b97082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==646==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 153 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3152975697 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==650==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdb33a5140 T650) Step #5: ==650==The signal is caused by a READ memory access. Step #5: ==650==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2db60038a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2db6003a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2db5fe1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==650==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 154 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3153804479 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==654==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd877d7940 T654) Step #5: ==654==The signal is caused by a READ memory access. Step #5: ==654==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb85d9fb8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb85d9fba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb85d9d9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==654==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 155 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3154634913 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==658==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd97dc4180 T658) Step #5: ==658==The signal is caused by a READ memory access. Step #5: ==658==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f38dda5f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f38dda5fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f38dda3d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==658==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 156 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3155463813 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==662==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd5f0c8490 T662) Step #5: ==662==The signal is caused by a READ memory access. Step #5: ==662==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f642970a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f642970aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f64296e8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==662==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 157 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3156296644 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==666==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffef5efdc20 T666) Step #5: ==666==The signal is caused by a READ memory access. Step #5: ==666==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1b8e9d08a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1b8e9d0a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1b8e9ae082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==666==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 158 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3157122884 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==670==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcd69d8420 T670) Step #5: ==670==The signal is caused by a READ memory access. Step #5: ==670==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7faa42a9b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7faa42a9ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7faa42a79082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==670==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 159 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3157951288 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==674==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffe155b8a0 T674) Step #5: ==674==The signal is caused by a READ memory access. Step #5: ==674==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fad34c338a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fad34c33a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fad34c11082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==674==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 160 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3158775369 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==678==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffffc439c0 T678) Step #5: ==678==The signal is caused by a READ memory access. Step #5: ==678==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f71c580b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f71c580ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f71c57e9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==678==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 161 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3159611476 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==682==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffef9f64b30 T682) Step #5: ==682==The signal is caused by a READ memory access. Step #5: ==682==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd4958d38a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd4958d3a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd4958b1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==682==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 162 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3160443836 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==686==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe70532430 T686) Step #5: ==686==The signal is caused by a READ memory access. Step #5: ==686==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f946afee8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f946afeea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f946afcc082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==686==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 163 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3161276058 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==690==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd7fe9fa20 T690) Step #5: ==690==The signal is caused by a READ memory access. Step #5: ==690==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fbc7ff3d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fbc7ff3da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fbc7ff1b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==690==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 164 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3162110888 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==694==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff945eb1b0 T694) Step #5: ==694==The signal is caused by a READ memory access. Step #5: ==694==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f466231c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f466231ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f46622fa082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==694==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 165 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3162944471 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==698==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff047deea0 T698) Step #5: ==698==The signal is caused by a READ memory access. Step #5: ==698==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9d544548a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9d54454a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9d54432082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==698==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 166 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3163777318 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 27Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==702==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdb5b924a0 T702) Step #5: ==702==The signal is caused by a READ memory access. Step #5: ==702==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe69e77c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe69e77ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe69e75a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==702==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 167 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3164614395 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==706==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc82df05e0 T706) Step #5: ==706==The signal is caused by a READ memory access. Step #5: ==706==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4b9dc5a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4b9dc5aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4b9dc38082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==706==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 168 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3165449249 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==710==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffe56c2d40 T710) Step #5: ==710==The signal is caused by a READ memory access. Step #5: ==710==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7caca2b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7caca2ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7caca09082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==710==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 169 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3166279004 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==714==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc6e217760 T714) Step #5: ==714==The signal is caused by a READ memory access. Step #5: ==714==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f87b03b18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f87b03b1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f87b038f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==714==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 170 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3167113587 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==718==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff9ea669f0 T718) Step #5: ==718==The signal is caused by a READ memory access. Step #5: ==718==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7efd1a8d88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7efd1a8d8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7efd1a8b6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==718==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 171 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3167949991 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==722==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdb98d96e0 T722) Step #5: ==722==The signal is caused by a READ memory access. Step #5: ==722==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7feacb5ff8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7feacb5ffa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7feacb5dd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==722==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 172 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3168782665 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==726==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd0b1a1db0 T726) Step #5: ==726==The signal is caused by a READ memory access. Step #5: ==726==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc5d60b58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc5d60b5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc5d6093082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==726==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 173 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3169618308 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==730==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff57158020 T730) Step #5: ==730==The signal is caused by a READ memory access. Step #5: ==730==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8317b2e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8317b2ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8317b0c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==730==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 174 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3170452493 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==734==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd36b991f0 T734) Step #5: ==734==The signal is caused by a READ memory access. Step #5: ==734==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc5ae1eb8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc5ae1eba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc5ae1c9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==734==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 175 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3171284489 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==738==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc255cd220 T738) Step #5: ==738==The signal is caused by a READ memory access. Step #5: ==738==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f146971a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f146971aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f14696f8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==738==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 176 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3172114622 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==742==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffa4fe0820 T742) Step #5: ==742==The signal is caused by a READ memory access. Step #5: ==742==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f99a52698a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f99a5269a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f99a5247082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==742==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 177 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3172945823 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==746==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff17149a00 T746) Step #5: ==746==The signal is caused by a READ memory access. Step #5: ==746==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff8acb288a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff8acb28a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff8acb06082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==746==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 178 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3173771399 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==750==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd74d94a10 T750) Step #5: ==750==The signal is caused by a READ memory access. Step #5: ==750==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb9f0d568a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb9f0d56a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb9f0d34082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==750==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 179 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3174603652 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==754==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe62059310 T754) Step #5: ==754==The signal is caused by a READ memory access. Step #5: ==754==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f242299c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f242299ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f242297a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==754==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 180 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3175430183 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==758==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd897267d0 T758) Step #5: ==758==The signal is caused by a READ memory access. Step #5: ==758==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f184738f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f184738fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f184736d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==758==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 181 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3176259021 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==762==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff51ea2ed0 T762) Step #5: ==762==The signal is caused by a READ memory access. Step #5: ==762==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6ca95858a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6ca9585a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6ca9563082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==762==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 182 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3177085431 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==766==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcfbe101e0 T766) Step #5: ==766==The signal is caused by a READ memory access. Step #5: ==766==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd6433ef8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd6433efa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd6433cd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==766==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 183 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3177912171 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==770==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffef480cb00 T770) Step #5: ==770==The signal is caused by a READ memory access. Step #5: ==770==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3d2eae48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3d2eae4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3d2eac2082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==770==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 184 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3178742267 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==774==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd8493a3e0 T774) Step #5: ==774==The signal is caused by a READ memory access. Step #5: ==774==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8ad23158a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8ad2315a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8ad22f3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==774==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 185 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3179564436 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==778==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcfd991420 T778) Step #5: ==778==The signal is caused by a READ memory access. Step #5: ==778==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f70b5ee68a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f70b5ee6a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f70b5ec4082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==778==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 186 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3180396464 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==782==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffce6123c00 T782) Step #5: ==782==The signal is caused by a READ memory access. Step #5: ==782==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3627e868a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3627e86a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3627e64082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==782==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 187 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3181230254 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==786==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff45870470 T786) Step #5: ==786==The signal is caused by a READ memory access. Step #5: ==786==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0f6674e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0f6674ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0f6672c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==786==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 188 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3182059007 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==790==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeacf4c750 T790) Step #5: ==790==The signal is caused by a READ memory access. Step #5: ==790==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa17081e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa17081ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa1707fc082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==790==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 189 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3182887265 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==794==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc80d69de0 T794) Step #5: ==794==The signal is caused by a READ memory access. Step #5: ==794==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fecfcdfe8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fecfcdfea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fecfcddc082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==794==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 190 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3183719891 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==798==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe5e39bfa0 T798) Step #5: ==798==The signal is caused by a READ memory access. Step #5: ==798==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd0687218a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd068721a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd0686ff082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==798==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 191 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3184541954 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==802==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcab2a8ef0 T802) Step #5: ==802==The signal is caused by a READ memory access. Step #5: ==802==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f46cd5d18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f46cd5d1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f46cd5af082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==802==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 192 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3185376305 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==806==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe90955300 T806) Step #5: ==806==The signal is caused by a READ memory access. Step #5: ==806==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fba693528a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fba69352a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fba69330082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==806==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 193 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3186207840 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==810==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc21757140 T810) Step #5: ==810==The signal is caused by a READ memory access. Step #5: ==810==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f92e5ec58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f92e5ec5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f92e5ea3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==810==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 194 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3187032796 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==814==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc0f3e8710 T814) Step #5: ==814==The signal is caused by a READ memory access. Step #5: ==814==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe3df9c98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe3df9c9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe3df9a7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==814==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 195 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3187863672 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==818==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd0ee18270 T818) Step #5: ==818==The signal is caused by a READ memory access. Step #5: ==818==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff7c8dc08a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff7c8dc0a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff7c8d9e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==818==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 196 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3188694408 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==822==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe0a0628d0 T822) Step #5: ==822==The signal is caused by a READ memory access. Step #5: ==822==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff1f92778a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff1f9277a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff1f9255082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==822==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 197 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3189515294 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==826==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff8a9bd820 T826) Step #5: ==826==The signal is caused by a READ memory access. Step #5: ==826==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f061782c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f061782ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f061780a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==826==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 198 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3190353852 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==830==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe16823a70 T830) Step #5: ==830==The signal is caused by a READ memory access. Step #5: ==830==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f92436e38a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f92436e3a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f92436c1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==830==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 199 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3191181377 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==834==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc96fbe840 T834) Step #5: ==834==The signal is caused by a READ memory access. Step #5: ==834==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa3f5bfa8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa3f5bfaa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa3f5bd8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==834==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 200 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3192011223 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==838==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd50b1c630 T838) Step #5: ==838==The signal is caused by a READ memory access. Step #5: ==838==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb76ac0b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb76ac0ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb76abe9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==838==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 201 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3192842202 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==842==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe259d09b0 T842) Step #5: ==842==The signal is caused by a READ memory access. Step #5: ==842==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe5a43bd8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe5a43bda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe5a439b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==842==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 202 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3193672138 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==846==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc4e160100 T846) Step #5: ==846==The signal is caused by a READ memory access. Step #5: ==846==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7facbbcf78a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7facbbcf7a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7facbbcd5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==846==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 203 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3194506748 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==850==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffccb884f10 T850) Step #5: ==850==The signal is caused by a READ memory access. Step #5: ==850==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3c8038e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3c8038ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3c8036c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==850==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 204 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3195335975 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==854==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdc4268a60 T854) Step #5: ==854==The signal is caused by a READ memory access. Step #5: ==854==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6ad686b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6ad686ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6ad6849082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==854==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 205 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3196177306 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==858==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc7e7de8c0 T858) Step #5: ==858==The signal is caused by a READ memory access. Step #5: ==858==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe3b12128a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe3b1212a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe3b11f0082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==858==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 206 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3197000860 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==862==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffedae10210 T862) Step #5: ==862==The signal is caused by a READ memory access. Step #5: ==862==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb09860a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb09860aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb0985e8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==862==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 207 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3197830581 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==866==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd316f4ca0 T866) Step #5: ==866==The signal is caused by a READ memory access. Step #5: ==866==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f30cc9f38a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f30cc9f3a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f30cc9d1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==866==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 208 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3198665133 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==870==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff7413bc60 T870) Step #5: ==870==The signal is caused by a READ memory access. Step #5: ==870==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe0644568a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe064456a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe064434082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==870==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 209 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3199498974 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==874==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff020efed0 T874) Step #5: ==874==The signal is caused by a READ memory access. Step #5: ==874==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f711d5898a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f711d589a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f711d567082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==874==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 210 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3200333746 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==878==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffec5343a0 T878) Step #5: ==878==The signal is caused by a READ memory access. Step #5: ==878==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f68642298a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6864229a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6864207082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==878==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 211 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3201165976 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==882==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcc67a3310 T882) Step #5: ==882==The signal is caused by a READ memory access. Step #5: ==882==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fcdc3d328a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fcdc3d32a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fcdc3d10082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==882==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 212 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3201999743 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==886==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffd05b26d0 T886) Step #5: ==886==The signal is caused by a READ memory access. Step #5: ==886==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb3e33528a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb3e3352a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb3e3330082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==886==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 213 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3202834110 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==890==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff89764b00 T890) Step #5: ==890==The signal is caused by a READ memory access. Step #5: ==890==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5657f4f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5657f4fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5657f2d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==890==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 214 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3203657343 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==894==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffedfd14db0 T894) Step #5: ==894==The signal is caused by a READ memory access. Step #5: ==894==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7feff55098a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7feff5509a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7feff54e7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==894==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 215 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3204498474 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==898==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffec7c7bb80 T898) Step #5: ==898==The signal is caused by a READ memory access. Step #5: ==898==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4002b208a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4002b20a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4002afe082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==898==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 216 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3205337450 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==902==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffca11f8b90 T902) Step #5: ==902==The signal is caused by a READ memory access. Step #5: ==902==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe59eb388a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe59eb38a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe59eb16082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==902==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 217 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3206168227 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==906==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff13648730 T906) Step #5: ==906==The signal is caused by a READ memory access. Step #5: ==906==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fecbd72d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fecbd72da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fecbd70b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==906==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 218 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3207001643 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==910==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff615e31d0 T910) Step #5: ==910==The signal is caused by a READ memory access. Step #5: ==910==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f72df7678a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f72df767a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f72df745082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==910==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 219 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3207835229 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==914==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd0979f470 T914) Step #5: ==914==The signal is caused by a READ memory access. Step #5: ==914==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa307d238a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa307d23a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa307d01082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==914==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 220 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3208670369 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==918==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffddcbf750 T918) Step #5: ==918==The signal is caused by a READ memory access. Step #5: ==918==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5cdcc4d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5cdcc4da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5cdcc2b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==918==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 221 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3209493432 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==922==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd9ab0a420 T922) Step #5: ==922==The signal is caused by a READ memory access. Step #5: ==922==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1578bfe8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1578bfea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1578bdc082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==922==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 222 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3210320989 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==926==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcc4a39fd0 T926) Step #5: ==926==The signal is caused by a READ memory access. Step #5: ==926==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f16bebc38a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f16bebc3a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f16beba1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==926==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 223 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3211151533 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==930==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc60e4f990 T930) Step #5: ==930==The signal is caused by a READ memory access. Step #5: ==930==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f60bf9b48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f60bf9b4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f60bf992082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==930==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 224 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3211987151 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==934==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc8ed7aeb0 T934) Step #5: ==934==The signal is caused by a READ memory access. Step #5: ==934==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ffac54258a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ffac5425a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ffac5403082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==934==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 225 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3212820697 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==938==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe1ae8fb60 T938) Step #5: ==938==The signal is caused by a READ memory access. Step #5: ==938==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f35a6c948a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f35a6c94a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f35a6c72082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==938==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 226 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3213651304 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==942==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc86519d80 T942) Step #5: ==942==The signal is caused by a READ memory access. Step #5: ==942==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd8b6dea8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd8b6deaa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd8b6dc8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==942==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 227 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3214488609 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==946==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffecd9e9c20 T946) Step #5: ==946==The signal is caused by a READ memory access. Step #5: ==946==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4da626e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4da626ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4da624c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==946==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 228 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3215323034 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==950==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffaa763360 T950) Step #5: ==950==The signal is caused by a READ memory access. Step #5: ==950==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f59708b18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f59708b1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f597088f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==950==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 229 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3216150806 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==954==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd643ea5b0 T954) Step #5: ==954==The signal is caused by a READ memory access. Step #5: ==954==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9b3ebce8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9b3ebcea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9b3ebac082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==954==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 230 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3216984591 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==958==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffced651830 T958) Step #5: ==958==The signal is caused by a READ memory access. Step #5: ==958==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f57539268a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5753926a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5753904082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==958==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 231 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3217820702 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==962==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdf08d5d40 T962) Step #5: ==962==The signal is caused by a READ memory access. Step #5: ==962==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fcb75e708a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fcb75e70a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fcb75e4e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==962==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 232 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3218653149 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==966==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffea545adf0 T966) Step #5: ==966==The signal is caused by a READ memory access. Step #5: ==966==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f88802a38a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f88802a3a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8880281082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==966==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 233 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3219494240 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==970==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc627d9310 T970) Step #5: ==970==The signal is caused by a READ memory access. Step #5: ==970==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0261c5c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0261c5ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0261c3a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==970==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 234 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3220329232 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==974==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffda1dc8be0 T974) Step #5: ==974==The signal is caused by a READ memory access. Step #5: ==974==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb2455e88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb2455e8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb2455c6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==974==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 235 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3221163248 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==978==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdf60ceb70 T978) Step #5: ==978==The signal is caused by a READ memory access. Step #5: ==978==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc7921ff8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc7921ffa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc7921dd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==978==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 236 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3222001074 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==982==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeb9ab4940 T982) Step #5: ==982==The signal is caused by a READ memory access. Step #5: ==982==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f77dee1b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f77dee1ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f77dedf9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==982==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 237 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3222828094 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 27Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==986==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff76312490 T986) Step #5: ==986==The signal is caused by a READ memory access. Step #5: ==986==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5a7d77c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5a7d77ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5a7d75a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==986==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 238 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3223660859 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==990==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff2cbe9700 T990) Step #5: ==990==The signal is caused by a READ memory access. Step #5: ==990==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f497c5f98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f497c5f9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f497c5d7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==990==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 239 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3224497937 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==994==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff9f65a900 T994) Step #5: ==994==The signal is caused by a READ memory access. Step #5: ==994==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4745a3e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4745a3ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4745a1c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==994==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 240 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3225323376 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==998==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc7ed9c540 T998) Step #5: ==998==The signal is caused by a READ memory access. Step #5: ==998==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8f05a5e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8f05a5ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8f05a3c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==998==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 241 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3226156557 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1002==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc8e027020 T1002) Step #5: ==1002==The signal is caused by a READ memory access. Step #5: ==1002==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8af278a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8af278aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8af2768082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1002==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 242 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3226991309 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1006==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff28f25670 T1006) Step #5: ==1006==The signal is caused by a READ memory access. Step #5: ==1006==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff18e9538a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff18e953a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff18e931082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1006==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 243 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3227820167 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1010==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd7ef01770 T1010) Step #5: ==1010==The signal is caused by a READ memory access. Step #5: ==1010==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6929dcc8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6929dcca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6929daa082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1010==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 244 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3228652673 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1014==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffffcaffbb0 T1014) Step #5: ==1014==The signal is caused by a READ memory access. Step #5: ==1014==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f08674908a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0867490a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f086746e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1014==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 245 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3229480563 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1018==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe65916200 T1018) Step #5: ==1018==The signal is caused by a READ memory access. Step #5: ==1018==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2a41b0b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2a41b0ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2a41ae9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1018==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 246 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3230302188 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1022==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd8664aac0 T1022) Step #5: ==1022==The signal is caused by a READ memory access. Step #5: ==1022==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff033c968a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff033c96a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff033c74082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1022==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 247 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3231135177 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1026==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd2eca0a80 T1026) Step #5: ==1026==The signal is caused by a READ memory access. Step #5: ==1026==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f22b1e4e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f22b1e4ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f22b1e2c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1026==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 248 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3231963310 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1030==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeba58ff30 T1030) Step #5: ==1030==The signal is caused by a READ memory access. Step #5: ==1030==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff007cef8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff007cefa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff007ccd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1030==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 249 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3232796850 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1034==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcc4126d80 T1034) Step #5: ==1034==The signal is caused by a READ memory access. Step #5: ==1034==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fcce61ed8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fcce61eda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fcce61cb082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1034==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 250 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3233630796 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1038==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd434de8a0 T1038) Step #5: ==1038==The signal is caused by a READ memory access. Step #5: ==1038==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd38a6c98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd38a6c9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd38a6a7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1038==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 251 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3234460815 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1042==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffa7bc2af0 T1042) Step #5: ==1042==The signal is caused by a READ memory access. Step #5: ==1042==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f161e8508a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f161e850a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f161e82e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1042==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 252 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3235299421 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1046==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc9c9a1220 T1046) Step #5: ==1046==The signal is caused by a READ memory access. Step #5: ==1046==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f896c5dd8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f896c5dda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f896c5bb082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1046==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 253 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3236134315 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1050==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc850c62e0 T1050) Step #5: ==1050==The signal is caused by a READ memory access. Step #5: ==1050==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f64a30388a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f64a3038a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f64a3016082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1050==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 254 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3236972624 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1054==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff97f160c0 T1054) Step #5: ==1054==The signal is caused by a READ memory access. Step #5: ==1054==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9902f7a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9902f7aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9902f58082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1054==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 255 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3237806281 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1058==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdd3114870 T1058) Step #5: ==1058==The signal is caused by a READ memory access. Step #5: ==1058==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fcb815768a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fcb81576a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fcb81554082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1058==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 256 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3238645253 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1062==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc1dbc7f10 T1062) Step #5: ==1062==The signal is caused by a READ memory access. Step #5: ==1062==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fbd7276b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fbd7276ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fbd72749082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1062==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 257 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3239473919 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1066==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdcd1026d0 T1066) Step #5: ==1066==The signal is caused by a READ memory access. Step #5: ==1066==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa613b6a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa613b6aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa613b48082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1066==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 258 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3240308862 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1070==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc480d6b20 T1070) Step #5: ==1070==The signal is caused by a READ memory access. Step #5: ==1070==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fdb39c9a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fdb39c9aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fdb39c78082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1070==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 259 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3241140860 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1074==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffccce03530 T1074) Step #5: ==1074==The signal is caused by a READ memory access. Step #5: ==1074==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f57a02068a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f57a0206a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f57a01e4082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1074==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 260 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3241970255 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1078==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc9a8a7bf0 T1078) Step #5: ==1078==The signal is caused by a READ memory access. Step #5: ==1078==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6a546fa8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6a546faa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6a546d8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1078==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 261 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3242795569 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1082==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeaaef19a0 T1082) Step #5: ==1082==The signal is caused by a READ memory access. Step #5: ==1082==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fbb7db2a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fbb7db2aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fbb7db08082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1082==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 262 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3243633631 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1086==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc52729330 T1086) Step #5: ==1086==The signal is caused by a READ memory access. Step #5: ==1086==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f95394f38a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f95394f3a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f95394d1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1086==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 263 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3244467501 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1090==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffabdbbc30 T1090) Step #5: ==1090==The signal is caused by a READ memory access. Step #5: ==1090==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fab8294b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fab8294ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fab82929082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1090==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 264 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3245292385 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1094==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc32956fa0 T1094) Step #5: ==1094==The signal is caused by a READ memory access. Step #5: ==1094==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff5ffc0a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff5ffc0aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff5ffbe8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1094==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 265 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3246125287 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1098==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff04702f10 T1098) Step #5: ==1098==The signal is caused by a READ memory access. Step #5: ==1098==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f823785b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f823785ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8237839082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1098==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 266 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3246955379 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1102==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffea906fc10 T1102) Step #5: ==1102==The signal is caused by a READ memory access. Step #5: ==1102==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f575dae68a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f575dae6a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f575dac4082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1102==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 267 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3247786559 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1106==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffff3a303c0 T1106) Step #5: ==1106==The signal is caused by a READ memory access. Step #5: ==1106==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8d0eae88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8d0eae8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8d0eac6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1106==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 268 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3248621043 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1110==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe4c95d300 T1110) Step #5: ==1110==The signal is caused by a READ memory access. Step #5: ==1110==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f457d2e48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f457d2e4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f457d2c2082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1110==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 269 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3249448060 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1114==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcdce4f390 T1114) Step #5: ==1114==The signal is caused by a READ memory access. Step #5: ==1114==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5e5369a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5e5369aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5e53678082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1114==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 270 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3250280431 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1118==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd694bbf40 T1118) Step #5: ==1118==The signal is caused by a READ memory access. Step #5: ==1118==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fde8e8e08a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fde8e8e0a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fde8e8be082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1118==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 271 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3251115707 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1122==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdcb46a570 T1122) Step #5: ==1122==The signal is caused by a READ memory access. Step #5: ==1122==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f97b151e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f97b151ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f97b14fc082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1122==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 272 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3251949619 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1126==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffce5aa6430 T1126) Step #5: ==1126==The signal is caused by a READ memory access. Step #5: ==1126==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f09533f78a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f09533f7a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f09533d5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1126==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 273 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3252782522 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1130==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcbf2b08e0 T1130) Step #5: ==1130==The signal is caused by a READ memory access. Step #5: ==1130==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6bae02e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6bae02ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6bae00c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1130==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 274 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3253613132 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1134==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd1f19dc00 T1134) Step #5: ==1134==The signal is caused by a READ memory access. Step #5: ==1134==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fef934f48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fef934f4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fef934d2082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1134==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 275 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3254451321 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1138==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffea5981100 T1138) Step #5: ==1138==The signal is caused by a READ memory access. Step #5: ==1138==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa6f05218a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa6f0521a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa6f04ff082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1138==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 276 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3255285244 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1142==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc8adff5d0 T1142) Step #5: ==1142==The signal is caused by a READ memory access. Step #5: ==1142==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb95a9058a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb95a905a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb95a8e3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1142==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 277 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3256120454 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1146==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe0f561750 T1146) Step #5: ==1146==The signal is caused by a READ memory access. Step #5: ==1146==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9f590e68a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9f590e6a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9f590c4082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1146==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 278 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3256957965 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1150==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff39d7f4a0 T1150) Step #5: ==1150==The signal is caused by a READ memory access. Step #5: ==1150==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5d3130b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5d3130ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5d312e9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1150==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 279 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3257788579 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1154==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeedfb7330 T1154) Step #5: ==1154==The signal is caused by a READ memory access. Step #5: ==1154==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f39d51fb8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f39d51fba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f39d51d9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1154==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 280 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3258610538 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1158==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc460e4660 T1158) Step #5: ==1158==The signal is caused by a READ memory access. Step #5: ==1158==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f45d2a928a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f45d2a92a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f45d2a70082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1158==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 281 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3259438766 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1162==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe835a8370 T1162) Step #5: ==1162==The signal is caused by a READ memory access. Step #5: ==1162==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb2b34f28a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb2b34f2a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb2b34d0082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1162==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 282 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3260266497 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1166==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff90aafda0 T1166) Step #5: ==1166==The signal is caused by a READ memory access. Step #5: ==1166==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc7a3b138a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc7a3b13a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc7a3af1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1166==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 283 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3261093810 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1170==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff23f76a50 T1170) Step #5: ==1170==The signal is caused by a READ memory access. Step #5: ==1170==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f34338968a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3433896a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3433874082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1170==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 284 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3261925392 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1174==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe9a8660f0 T1174) Step #5: ==1174==The signal is caused by a READ memory access. Step #5: ==1174==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f88e412e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f88e412ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f88e410c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1174==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 285 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3262749926 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1178==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffee821f920 T1178) Step #5: ==1178==The signal is caused by a READ memory access. Step #5: ==1178==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3f388ff8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3f388ffa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3f388dd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1178==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 286 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3263577948 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1182==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcb1506900 T1182) Step #5: ==1182==The signal is caused by a READ memory access. Step #5: ==1182==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f13616f38a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f13616f3a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f13616d1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1182==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 287 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3264398743 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1186==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffca531fe50 T1186) Step #5: ==1186==The signal is caused by a READ memory access. Step #5: ==1186==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff2f87228a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff2f8722a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff2f8700082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1186==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 288 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3265221506 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1190==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffed8b9dcb0 T1190) Step #5: ==1190==The signal is caused by a READ memory access. Step #5: ==1190==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0848be48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0848be4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0848bc2082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1190==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 289 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3266053059 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1194==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd19b75860 T1194) Step #5: ==1194==The signal is caused by a READ memory access. Step #5: ==1194==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f47d31ef8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f47d31efa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f47d31cd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1194==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 290 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3266881230 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1198==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff771d98c0 T1198) Step #5: ==1198==The signal is caused by a READ memory access. Step #5: ==1198==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f64551048a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6455104a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f64550e2082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1198==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 291 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3267718531 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1202==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffee45cfa70 T1202) Step #5: ==1202==The signal is caused by a READ memory access. Step #5: ==1202==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff11239c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff11239ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff11237a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1202==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 292 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3268553252 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1206==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffedb2a1760 T1206) Step #5: ==1206==The signal is caused by a READ memory access. Step #5: ==1206==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f129bb038a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f129bb03a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f129bae1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1206==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 293 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3269384021 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1210==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffac5724c0 T1210) Step #5: ==1210==The signal is caused by a READ memory access. Step #5: ==1210==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0c93aab8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0c93aaba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0c93a89082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1210==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 294 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3270220802 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1214==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff84fe5650 T1214) Step #5: ==1214==The signal is caused by a READ memory access. Step #5: ==1214==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7007c858a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7007c85a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7007c63082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1214==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 295 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3271057861 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1218==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffca6939600 T1218) Step #5: ==1218==The signal is caused by a READ memory access. Step #5: ==1218==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9ac499c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9ac499ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9ac497a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1218==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 296 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3271883366 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1222==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff90cb79c0 T1222) Step #5: ==1222==The signal is caused by a READ memory access. Step #5: ==1222==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f49bd5408a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f49bd540a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f49bd51e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1222==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 297 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3272709277 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1226==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe70f87890 T1226) Step #5: ==1226==The signal is caused by a READ memory access. Step #5: ==1226==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff8204c58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff8204c5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff8204a3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1226==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 298 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3273540330 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1230==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff33645a80 T1230) Step #5: ==1230==The signal is caused by a READ memory access. Step #5: ==1230==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa57fff28a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa57fff2a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa57ffd0082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1230==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 299 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3274369542 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1234==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdefaa15d0 T1234) Step #5: ==1234==The signal is caused by a READ memory access. Step #5: ==1234==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f13a95be8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f13a95bea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f13a959c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1234==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 300 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3275203491 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1238==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe000551b0 T1238) Step #5: ==1238==The signal is caused by a READ memory access. Step #5: ==1238==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1fab88b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1fab88ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1fab869082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1238==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 301 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3276031810 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1242==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff0c789ae0 T1242) Step #5: ==1242==The signal is caused by a READ memory access. Step #5: ==1242==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fceeb1e18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fceeb1e1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fceeb1bf082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1242==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 302 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3276863358 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1246==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeb62a5260 T1246) Step #5: ==1246==The signal is caused by a READ memory access. Step #5: ==1246==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6a9dbbb8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6a9dbbba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6a9db99082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1246==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 303 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3277698953 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1250==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcfdc39970 T1250) Step #5: ==1250==The signal is caused by a READ memory access. Step #5: ==1250==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff636b8c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff636b8ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff636b6a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1250==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 304 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3278530940 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1254==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffc0367aa0 T1254) Step #5: ==1254==The signal is caused by a READ memory access. Step #5: ==1254==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f595c7908a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f595c790a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f595c76e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1254==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 305 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3279361820 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1258==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd9ff933a0 T1258) Step #5: ==1258==The signal is caused by a READ memory access. Step #5: ==1258==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f172dbbf8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f172dbbfa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f172db9d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1258==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 306 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3280192833 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1262==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff535b1cc0 T1262) Step #5: ==1262==The signal is caused by a READ memory access. Step #5: ==1262==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5be4ce08a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5be4ce0a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5be4cbe082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1262==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 307 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3281021016 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1266==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcd3a3b0a0 T1266) Step #5: ==1266==The signal is caused by a READ memory access. Step #5: ==1266==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9bcf9308a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9bcf930a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9bcf90e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1266==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 308 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3281855399 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1270==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffd87b02a0 T1270) Step #5: ==1270==The signal is caused by a READ memory access. Step #5: ==1270==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fcb71d768a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fcb71d76a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fcb71d54082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1270==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 309 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3282686630 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1274==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc9fa80760 T1274) Step #5: ==1274==The signal is caused by a READ memory access. Step #5: ==1274==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f96281bc8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f96281bca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f962819a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1274==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 310 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3283520561 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1278==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffefc3e890 T1278) Step #5: ==1278==The signal is caused by a READ memory access. Step #5: ==1278==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f56c827d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f56c827da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f56c825b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1278==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 311 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3284346751 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1282==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd03652330 T1282) Step #5: ==1282==The signal is caused by a READ memory access. Step #5: ==1282==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd3e0dc28a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd3e0dc2a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd3e0da0082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1282==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 312 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3285177921 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1286==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd8f1de860 T1286) Step #5: ==1286==The signal is caused by a READ memory access. Step #5: ==1286==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fce002a68a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fce002a6a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fce00284082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1286==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 313 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3286017108 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1290==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd4df23680 T1290) Step #5: ==1290==The signal is caused by a READ memory access. Step #5: ==1290==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f34dc17e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f34dc17ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f34dc15c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1290==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 314 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3286847319 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1294==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd7013f8c0 T1294) Step #5: ==1294==The signal is caused by a READ memory access. Step #5: ==1294==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f84032ef8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f84032efa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f84032cd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1294==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 315 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3287676740 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1298==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd71089d60 T1298) Step #5: ==1298==The signal is caused by a READ memory access. Step #5: ==1298==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb6baec08a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb6baec0a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb6bae9e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1298==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 316 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3288504512 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1302==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffd5fbae80 T1302) Step #5: ==1302==The signal is caused by a READ memory access. Step #5: ==1302==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7efe5e3498a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7efe5e349a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7efe5e327082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1302==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 317 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3289334358 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1306==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc78fec4a0 T1306) Step #5: ==1306==The signal is caused by a READ memory access. Step #5: ==1306==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa04e6e58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa04e6e5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa04e6c3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1306==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 318 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3290166321 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1310==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdc383d7e0 T1310) Step #5: ==1310==The signal is caused by a READ memory access. Step #5: ==1310==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7f00f388a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7f00f38a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7f00f16082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1310==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 319 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3291001980 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1314==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcf7eb86b0 T1314) Step #5: ==1314==The signal is caused by a READ memory access. Step #5: ==1314==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f73b3f0f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f73b3f0fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f73b3eed082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1314==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 320 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3291829868 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1318==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcd47d99f0 T1318) Step #5: ==1318==The signal is caused by a READ memory access. Step #5: ==1318==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f506e9248a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f506e924a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f506e902082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1318==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 321 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3292660171 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1322==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe54b06f00 T1322) Step #5: ==1322==The signal is caused by a READ memory access. Step #5: ==1322==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc8b5b328a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc8b5b32a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc8b5b10082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1322==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 322 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3293487833 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1326==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc8aa99bc0 T1326) Step #5: ==1326==The signal is caused by a READ memory access. Step #5: ==1326==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6df687b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6df687ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6df6859082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1326==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 323 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3294307289 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1330==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff1dc9e5d0 T1330) Step #5: ==1330==The signal is caused by a READ memory access. Step #5: ==1330==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f61de8d58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f61de8d5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f61de8b3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1330==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 324 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3295141151 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1334==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffca81fbf60 T1334) Step #5: ==1334==The signal is caused by a READ memory access. Step #5: ==1334==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa773b538a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa773b53a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa773b31082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1334==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 325 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3295974109 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1338==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe683829e0 T1338) Step #5: ==1338==The signal is caused by a READ memory access. Step #5: ==1338==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f73dec7e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f73dec7ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f73dec5c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1338==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 326 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3296799097 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1342==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff0f297580 T1342) Step #5: ==1342==The signal is caused by a READ memory access. Step #5: ==1342==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb18c9898a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb18c989a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb18c967082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1342==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 327 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3297627809 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1346==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff2bfeb9f0 T1346) Step #5: ==1346==The signal is caused by a READ memory access. Step #5: ==1346==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc84addb8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc84addba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc84adb9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1346==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 328 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3298460097 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1350==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd9396f160 T1350) Step #5: ==1350==The signal is caused by a READ memory access. Step #5: ==1350==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5e48f058a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5e48f05a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5e48ee3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1350==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 329 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3299285760 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1354==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffee91046c0 T1354) Step #5: ==1354==The signal is caused by a READ memory access. Step #5: ==1354==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2cef2fd8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2cef2fda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2cef2db082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1354==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 330 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3300118662 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1358==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe09b8a900 T1358) Step #5: ==1358==The signal is caused by a READ memory access. Step #5: ==1358==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f94a70208a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f94a7020a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f94a6ffe082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1358==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 331 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3300951723 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1362==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff574ee330 T1362) Step #5: ==1362==The signal is caused by a READ memory access. Step #5: ==1362==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7b53fe28a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7b53fe2a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7b53fc0082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1362==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 332 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3301783427 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1366==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe8943f8d0 T1366) Step #5: ==1366==The signal is caused by a READ memory access. Step #5: ==1366==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2cc4f038a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2cc4f03a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2cc4ee1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1366==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 333 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3302617710 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1370==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff0698b7c0 T1370) Step #5: ==1370==The signal is caused by a READ memory access. Step #5: ==1370==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2f5f4958a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2f5f495a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2f5f473082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1370==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 334 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3303448814 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1374==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffca86fc6a0 T1374) Step #5: ==1374==The signal is caused by a READ memory access. Step #5: ==1374==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f33cd92d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f33cd92da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f33cd90b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1374==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 335 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3304280887 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1378==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe870dbfa0 T1378) Step #5: ==1378==The signal is caused by a READ memory access. Step #5: ==1378==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7bdbfa98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7bdbfa9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7bdbf87082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1378==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 336 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3305108296 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1382==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc62ff2f90 T1382) Step #5: ==1382==The signal is caused by a READ memory access. Step #5: ==1382==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f00535df8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f00535dfa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f00535bd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1382==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 337 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3305942516 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1386==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd60facc70 T1386) Step #5: ==1386==The signal is caused by a READ memory access. Step #5: ==1386==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f81666618a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8166661a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f816663f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1386==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 338 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3306769578 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1390==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd565381c0 T1390) Step #5: ==1390==The signal is caused by a READ memory access. Step #5: ==1390==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9a8b6688a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9a8b668a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9a8b646082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1390==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 339 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3307600269 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1394==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff0c7a8050 T1394) Step #5: ==1394==The signal is caused by a READ memory access. Step #5: ==1394==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f14db7138a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f14db713a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f14db6f1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1394==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 340 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3308431003 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1398==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffec1e29c00 T1398) Step #5: ==1398==The signal is caused by a READ memory access. Step #5: ==1398==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6ef1fa08a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6ef1fa0a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6ef1f7e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1398==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 341 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3309270335 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1402==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd30487850 T1402) Step #5: ==1402==The signal is caused by a READ memory access. Step #5: ==1402==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4f94bc18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4f94bc1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4f94b9f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1402==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 342 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3310094356 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1406==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdfce7a0a0 T1406) Step #5: ==1406==The signal is caused by a READ memory access. Step #5: ==1406==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fcfa40098a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fcfa4009a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fcfa3fe7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1406==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 343 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3310915843 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1410==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffff96ac320 T1410) Step #5: ==1410==The signal is caused by a READ memory access. Step #5: ==1410==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe4873458a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe487345a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe487323082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1410==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 344 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3311750958 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1414==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd6926e930 T1414) Step #5: ==1414==The signal is caused by a READ memory access. Step #5: ==1414==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc05bc038a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc05bc03a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc05bbe1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1414==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 345 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3312586833 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1418==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff810dee40 T1418) Step #5: ==1418==The signal is caused by a READ memory access. Step #5: ==1418==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9d8183a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9d8183aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9d81818082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1418==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 346 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3313422945 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1422==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff35ec36f0 T1422) Step #5: ==1422==The signal is caused by a READ memory access. Step #5: ==1422==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f905fa708a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f905fa70a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f905fa4e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1422==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 347 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3314252258 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1426==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc46bdac80 T1426) Step #5: ==1426==The signal is caused by a READ memory access. Step #5: ==1426==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7b6b0a38a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7b6b0a3a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7b6b081082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1426==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 348 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3315088566 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1430==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffa160ad10 T1430) Step #5: ==1430==The signal is caused by a READ memory access. Step #5: ==1430==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd2eb7078a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd2eb707a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd2eb6e5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1430==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 349 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3315918472 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1434==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe66998760 T1434) Step #5: ==1434==The signal is caused by a READ memory access. Step #5: ==1434==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fca49a6c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fca49a6ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fca49a4a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1434==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 350 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3316744112 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1438==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff60cfe390 T1438) Step #5: ==1438==The signal is caused by a READ memory access. Step #5: ==1438==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa065ba88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa065ba8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa065b86082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1438==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 351 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3317574692 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1442==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe8922dcd0 T1442) Step #5: ==1442==The signal is caused by a READ memory access. Step #5: ==1442==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3cc19358a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3cc1935a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3cc1913082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1442==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 352 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3318393977 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1446==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd6e7ef390 T1446) Step #5: ==1446==The signal is caused by a READ memory access. Step #5: ==1446==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fdb450288a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fdb45028a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fdb45006082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1446==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 353 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3319225907 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1450==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffea87aed80 T1450) Step #5: ==1450==The signal is caused by a READ memory access. Step #5: ==1450==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f372b56e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f372b56ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f372b54c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1450==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 354 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3320051971 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1454==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc69b30770 T1454) Step #5: ==1454==The signal is caused by a READ memory access. Step #5: ==1454==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe7bd7598a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe7bd759a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe7bd737082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1454==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 355 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3320885776 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1458==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff0ffcac50 T1458) Step #5: ==1458==The signal is caused by a READ memory access. Step #5: ==1458==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fee648f98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fee648f9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fee648d7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1458==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 356 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3321718226 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1462==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd0a7dee20 T1462) Step #5: ==1462==The signal is caused by a READ memory access. Step #5: ==1462==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb9a9dc58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb9a9dc5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb9a9da3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1462==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 357 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3322548667 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1466==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff2240a420 T1466) Step #5: ==1466==The signal is caused by a READ memory access. Step #5: ==1466==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fcd978218a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fcd97821a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fcd977ff082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1466==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 358 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3323371130 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1470==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc554355c0 T1470) Step #5: ==1470==The signal is caused by a READ memory access. Step #5: ==1470==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f53ded418a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f53ded41a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f53ded1f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1470==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 359 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3324201398 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1474==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffef17cccf0 T1474) Step #5: ==1474==The signal is caused by a READ memory access. Step #5: ==1474==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f17d1cba8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f17d1cbaa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f17d1c98082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1474==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 360 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3325034010 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1478==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff6fada6f0 T1478) Step #5: ==1478==The signal is caused by a READ memory access. Step #5: ==1478==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5e89fb18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5e89fb1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5e89f8f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1478==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 361 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3325862136 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1482==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff4aac99b0 T1482) Step #5: ==1482==The signal is caused by a READ memory access. Step #5: ==1482==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9a295f18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9a295f1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9a295cf082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1482==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 362 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3326690468 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1486==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc4f5d6770 T1486) Step #5: ==1486==The signal is caused by a READ memory access. Step #5: ==1486==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0869eee8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0869eeea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0869ecc082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1486==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 363 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3327526455 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1490==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffccb618670 T1490) Step #5: ==1490==The signal is caused by a READ memory access. Step #5: ==1490==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f341814a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f341814aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3418128082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1490==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 364 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3328360773 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1494==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeb78d1250 T1494) Step #5: ==1494==The signal is caused by a READ memory access. Step #5: ==1494==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5be55d68a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5be55d6a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5be55b4082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1494==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 365 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3329192756 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1498==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcbc7d4340 T1498) Step #5: ==1498==The signal is caused by a READ memory access. Step #5: ==1498==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe6f7b168a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe6f7b16a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe6f7af4082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1498==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 366 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3330024639 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1502==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd88d207a0 T1502) Step #5: ==1502==The signal is caused by a READ memory access. Step #5: ==1502==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd19c5fa8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd19c5faa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd19c5d8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1502==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 367 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3330857125 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1506==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff4a53f9c0 T1506) Step #5: ==1506==The signal is caused by a READ memory access. Step #5: ==1506==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7d0f5d58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7d0f5d5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7d0f5b3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1506==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 368 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3331689915 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1510==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffea606d360 T1510) Step #5: ==1510==The signal is caused by a READ memory access. Step #5: ==1510==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f36454898a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3645489a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3645467082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1510==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 369 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3332509884 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1514==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff58b55c70 T1514) Step #5: ==1514==The signal is caused by a READ memory access. Step #5: ==1514==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1df169f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1df169fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1df167d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1514==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 370 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3333331185 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1518==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffceeaeb7e0 T1518) Step #5: ==1518==The signal is caused by a READ memory access. Step #5: ==1518==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f27e02668a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f27e0266a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f27e0244082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1518==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 371 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3334163851 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1522==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffccb4b930 T1522) Step #5: ==1522==The signal is caused by a READ memory access. Step #5: ==1522==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f62abaad8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f62abaada5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f62aba8b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1522==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 372 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3334998649 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1526==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff3ae3b980 T1526) Step #5: ==1526==The signal is caused by a READ memory access. Step #5: ==1526==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f657531f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f657531fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f65752fd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1526==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 373 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3335828499 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1530==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd5b9bf7b0 T1530) Step #5: ==1530==The signal is caused by a READ memory access. Step #5: ==1530==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa03afb68a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa03afb6a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa03af94082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1530==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 374 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3336663770 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1534==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd35649a30 T1534) Step #5: ==1534==The signal is caused by a READ memory access. Step #5: ==1534==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb8d6a948a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb8d6a94a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb8d6a72082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1534==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 375 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3337496088 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1538==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc4eca2ae0 T1538) Step #5: ==1538==The signal is caused by a READ memory access. Step #5: ==1538==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fac033908a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fac03390a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fac0336e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1538==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 376 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3338327508 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1542==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffee520af10 T1542) Step #5: ==1542==The signal is caused by a READ memory access. Step #5: ==1542==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f930a4e78a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f930a4e7a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f930a4c5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1542==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 377 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3339156835 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1546==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeba6f6140 T1546) Step #5: ==1546==The signal is caused by a READ memory access. Step #5: ==1546==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc1f73c28a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc1f73c2a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc1f73a0082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1546==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 378 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3339990942 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1550==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff0df08680 T1550) Step #5: ==1550==The signal is caused by a READ memory access. Step #5: ==1550==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f51a73e18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f51a73e1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f51a73bf082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1550==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 379 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3340822960 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1554==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd8bafb700 T1554) Step #5: ==1554==The signal is caused by a READ memory access. Step #5: ==1554==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff555d838a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff555d83a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff555d61082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1554==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 380 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3341651969 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1558==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc006f7b40 T1558) Step #5: ==1558==The signal is caused by a READ memory access. Step #5: ==1558==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f26260978a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2626097a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2626075082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1558==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 381 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3342486288 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1562==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeb3d42ec0 T1562) Step #5: ==1562==The signal is caused by a READ memory access. Step #5: ==1562==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa609b628a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa609b62a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa609b40082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1562==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 382 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3343314881 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1566==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd9945e720 T1566) Step #5: ==1566==The signal is caused by a READ memory access. Step #5: ==1566==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f54a7b098a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f54a7b09a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f54a7ae7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1566==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 383 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3344148916 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1570==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe08c23080 T1570) Step #5: ==1570==The signal is caused by a READ memory access. Step #5: ==1570==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7bd3fa88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7bd3fa8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7bd3f86082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1570==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 384 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3344973379 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1574==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe9ed983c0 T1574) Step #5: ==1574==The signal is caused by a READ memory access. Step #5: ==1574==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7c009a08a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7c009a0a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7c0097e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1574==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 385 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3345799943 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1578==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffea77cd310 T1578) Step #5: ==1578==The signal is caused by a READ memory access. Step #5: ==1578==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1bc7d008a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1bc7d00a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1bc7cde082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1578==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 386 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3346628055 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1582==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe9a86b9a0 T1582) Step #5: ==1582==The signal is caused by a READ memory access. Step #5: ==1582==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff88c8c48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff88c8c4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff88c8a2082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1582==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 387 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3347460673 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1586==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe28a2f420 T1586) Step #5: ==1586==The signal is caused by a READ memory access. Step #5: ==1586==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f677fb838a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f677fb83a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f677fb61082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1586==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 388 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3348290975 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1590==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd034dbdc0 T1590) Step #5: ==1590==The signal is caused by a READ memory access. Step #5: ==1590==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4931c618a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4931c61a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4931c3f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1590==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 389 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3349120203 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1594==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdaa5637a0 T1594) Step #5: ==1594==The signal is caused by a READ memory access. Step #5: ==1594==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa456cc98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa456cc9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa456ca7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1594==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 390 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3349950818 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1598==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe6cb5e040 T1598) Step #5: ==1598==The signal is caused by a READ memory access. Step #5: ==1598==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fbf82f138a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fbf82f13a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fbf82ef1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1598==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 391 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3350775087 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1602==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd047f79d0 T1602) Step #5: ==1602==The signal is caused by a READ memory access. Step #5: ==1602==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f88cb1248a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f88cb124a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f88cb102082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1602==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 392 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3351608493 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1606==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffff950c550 T1606) Step #5: ==1606==The signal is caused by a READ memory access. Step #5: ==1606==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7b51c258a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7b51c25a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7b51c03082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1606==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 393 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3352443049 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1610==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdd3cebbf0 T1610) Step #5: ==1610==The signal is caused by a READ memory access. Step #5: ==1610==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8f339778a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8f33977a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8f33955082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1610==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 394 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3353275228 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1614==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe03eebaa0 T1614) Step #5: ==1614==The signal is caused by a READ memory access. Step #5: ==1614==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f34ae45b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f34ae45ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f34ae439082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1614==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 395 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3354110583 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1618==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc102f8fd0 T1618) Step #5: ==1618==The signal is caused by a READ memory access. Step #5: ==1618==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc98542f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc98542fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc98540d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1618==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 396 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3354938555 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1622==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffee241e170 T1622) Step #5: ==1622==The signal is caused by a READ memory access. Step #5: ==1622==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fddb42dd8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fddb42dda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fddb42bb082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1622==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 397 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3355761600 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1626==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc3fba40f0 T1626) Step #5: ==1626==The signal is caused by a READ memory access. Step #5: ==1626==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc177b518a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc177b51a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc177b2f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1626==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 398 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3356592325 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1630==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffec7259590 T1630) Step #5: ==1630==The signal is caused by a READ memory access. Step #5: ==1630==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc8bb8118a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc8bb811a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc8bb7ef082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1630==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 399 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3357418078 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1634==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff3c1f3a60 T1634) Step #5: ==1634==The signal is caused by a READ memory access. Step #5: ==1634==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f570291e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f570291ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f57028fc082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1634==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 400 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3358251038 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1638==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdd8c48140 T1638) Step #5: ==1638==The signal is caused by a READ memory access. Step #5: ==1638==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc8721128a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc872112a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc8720f0082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1638==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 401 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3359083574 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1642==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffed3c65a80 T1642) Step #5: ==1642==The signal is caused by a READ memory access. Step #5: ==1642==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f976051f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f976051fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f97604fd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1642==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 402 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3359911262 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1646==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff12dae2c0 T1646) Step #5: ==1646==The signal is caused by a READ memory access. Step #5: ==1646==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f72c13088a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f72c1308a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f72c12e6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1646==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 403 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3360742311 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1650==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd90541d80 T1650) Step #5: ==1650==The signal is caused by a READ memory access. Step #5: ==1650==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc9274c88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc9274c8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc9274a6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1650==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 404 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3361568631 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1654==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdc5186d00 T1654) Step #5: ==1654==The signal is caused by a READ memory access. Step #5: ==1654==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc2246298a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc224629a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc224607082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1654==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 405 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3362403268 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1658==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff79417d80 T1658) Step #5: ==1658==The signal is caused by a READ memory access. Step #5: ==1658==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5c4ac558a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5c4ac55a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5c4ac33082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1658==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 406 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3363234758 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1662==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe693eb460 T1662) Step #5: ==1662==The signal is caused by a READ memory access. Step #5: ==1662==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fccce95e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fccce95ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fccce93c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1662==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 407 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3364067723 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1666==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc801095c0 T1666) Step #5: ==1666==The signal is caused by a READ memory access. Step #5: ==1666==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc9f8ec78a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc9f8ec7a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc9f8ea5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1666==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 408 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3364902000 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1670==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffe0387d00 T1670) Step #5: ==1670==The signal is caused by a READ memory access. Step #5: ==1670==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6a0c7d98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6a0c7d9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6a0c7b7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1670==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 409 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3365732514 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1674==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdcb4b78f0 T1674) Step #5: ==1674==The signal is caused by a READ memory access. Step #5: ==1674==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8fc136b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8fc136ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8fc1349082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1674==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 410 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3366564791 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1678==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff12601700 T1678) Step #5: ==1678==The signal is caused by a READ memory access. Step #5: ==1678==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff6322a68a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff6322a6a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff632284082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1678==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 411 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3367398023 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1682==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff98dfe7e0 T1682) Step #5: ==1682==The signal is caused by a READ memory access. Step #5: ==1682==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f84c18a58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f84c18a5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f84c1883082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1682==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 412 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3368224526 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1686==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc1c351380 T1686) Step #5: ==1686==The signal is caused by a READ memory access. Step #5: ==1686==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4b6312d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4b6312da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4b6310b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1686==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 413 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3369051919 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1690==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe538d4870 T1690) Step #5: ==1690==The signal is caused by a READ memory access. Step #5: ==1690==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff77f1c18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff77f1c1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff77f19f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1690==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 414 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3369884941 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1694==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff08575140 T1694) Step #5: ==1694==The signal is caused by a READ memory access. Step #5: ==1694==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd138d618a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd138d61a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd138d3f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1694==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 415 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3370715532 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1698==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe3876e510 T1698) Step #5: ==1698==The signal is caused by a READ memory access. Step #5: ==1698==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff41164d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff41164da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff41162b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1698==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 416 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3371545796 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1702==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc8f423e30 T1702) Step #5: ==1702==The signal is caused by a READ memory access. Step #5: ==1702==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8c5193a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8c5193aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8c51918082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1702==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 417 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3372371986 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1706==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff52162490 T1706) Step #5: ==1706==The signal is caused by a READ memory access. Step #5: ==1706==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ffaa05248a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ffaa0524a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ffaa0502082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1706==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 418 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3373194035 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1710==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdcb275e70 T1710) Step #5: ==1710==The signal is caused by a READ memory access. Step #5: ==1710==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff958edf8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff958edfa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff958ebd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1710==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 419 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3374021168 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1714==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffda5e91840 T1714) Step #5: ==1714==The signal is caused by a READ memory access. Step #5: ==1714==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f233a2da8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f233a2daa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f233a2b8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1714==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 420 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3374847191 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1718==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffbf7f8d50 T1718) Step #5: ==1718==The signal is caused by a READ memory access. Step #5: ==1718==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f38816718a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3881671a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f388164f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1718==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 421 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3375665713 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1722==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff3a735bb0 T1722) Step #5: ==1722==The signal is caused by a READ memory access. Step #5: ==1722==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f03dc2848a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f03dc284a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f03dc262082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1722==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 422 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3376495748 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1726==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc14dadd20 T1726) Step #5: ==1726==The signal is caused by a READ memory access. Step #5: ==1726==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe3c38928a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe3c3892a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe3c3870082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1726==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 423 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3377318363 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1730==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff27b7b550 T1730) Step #5: ==1730==The signal is caused by a READ memory access. Step #5: ==1730==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4a5a5558a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4a5a555a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4a5a533082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1730==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 424 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3378153627 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1734==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff2b3291a0 T1734) Step #5: ==1734==The signal is caused by a READ memory access. Step #5: ==1734==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fef8b1e38a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fef8b1e3a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fef8b1c1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1734==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 425 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3378985389 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1738==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe11b6e850 T1738) Step #5: ==1738==The signal is caused by a READ memory access. Step #5: ==1738==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8be9bb88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8be9bb8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8be9b96082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1738==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 426 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3379813399 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1742==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd950355f0 T1742) Step #5: ==1742==The signal is caused by a READ memory access. Step #5: ==1742==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f383afed8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f383afeda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f383afcb082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1742==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 427 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3380646484 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1746==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd0ceda170 T1746) Step #5: ==1746==The signal is caused by a READ memory access. Step #5: ==1746==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe7d0c388a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe7d0c38a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe7d0c16082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1746==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 428 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3381476802 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1750==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffd7378420 T1750) Step #5: ==1750==The signal is caused by a READ memory access. Step #5: ==1750==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc65bbff8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc65bbffa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc65bbdd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1750==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 429 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3382307242 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1754==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe34f6fc30 T1754) Step #5: ==1754==The signal is caused by a READ memory access. Step #5: ==1754==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1c9e82c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1c9e82ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1c9e80a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1754==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 430 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3383142972 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1758==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcd7a81490 T1758) Step #5: ==1758==The signal is caused by a READ memory access. Step #5: ==1758==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f25201c98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f25201c9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f25201a7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1758==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 431 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3383976582 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1762==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdff091410 T1762) Step #5: ==1762==The signal is caused by a READ memory access. Step #5: ==1762==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8fbb0518a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8fbb051a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8fbb02f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1762==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 432 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3384813969 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1766==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe9e6cf7f0 T1766) Step #5: ==1766==The signal is caused by a READ memory access. Step #5: ==1766==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9be510a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9be510aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9be50e8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1766==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 433 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3385637822 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1770==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffa6110a90 T1770) Step #5: ==1770==The signal is caused by a READ memory access. Step #5: ==1770==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f273864f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f273864fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f273862d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1770==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 434 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3386464722 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1774==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcc470c100 T1774) Step #5: ==1774==The signal is caused by a READ memory access. Step #5: ==1774==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2e206d88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2e206d8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2e206b6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1774==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 435 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3387286015 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1778==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffd252c470 T1778) Step #5: ==1778==The signal is caused by a READ memory access. Step #5: ==1778==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9d694358a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9d69435a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9d69413082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1778==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 436 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3388117872 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1782==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff75e95560 T1782) Step #5: ==1782==The signal is caused by a READ memory access. Step #5: ==1782==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f35edfbc8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f35edfbca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f35edf9a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1782==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 437 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3388952037 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1786==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd26b9c8f0 T1786) Step #5: ==1786==The signal is caused by a READ memory access. Step #5: ==1786==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2db70348a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2db7034a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2db7012082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1786==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 438 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3389782998 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1790==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd02a85020 T1790) Step #5: ==1790==The signal is caused by a READ memory access. Step #5: ==1790==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f74955c08a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f74955c0a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f749559e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1790==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 439 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3390617087 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1794==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe88221900 T1794) Step #5: ==1794==The signal is caused by a READ memory access. Step #5: ==1794==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2dca46b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2dca46ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2dca449082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1794==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 440 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3391445158 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1798==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff3fceefb0 T1798) Step #5: ==1798==The signal is caused by a READ memory access. Step #5: ==1798==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f183cffb8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f183cffba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f183cfd9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1798==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 441 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3392276767 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1802==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe2a7192b0 T1802) Step #5: ==1802==The signal is caused by a READ memory access. Step #5: ==1802==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fad091938a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fad09193a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fad09171082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1802==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 442 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3393113465 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1806==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdde85b570 T1806) Step #5: ==1806==The signal is caused by a READ memory access. Step #5: ==1806==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc7ba6df8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc7ba6dfa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc7ba6bd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1806==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 443 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3393943416 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1810==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffff99100a0 T1810) Step #5: ==1810==The signal is caused by a READ memory access. Step #5: ==1810==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f543f5d88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f543f5d8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f543f5b6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1810==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 444 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3394775238 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1814==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffedb0a2dc0 T1814) Step #5: ==1814==The signal is caused by a READ memory access. Step #5: ==1814==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f02100c58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f02100c5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f02100a3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1814==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 445 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3395610214 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1818==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffc974b620 T1818) Step #5: ==1818==The signal is caused by a READ memory access. Step #5: ==1818==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9bc7d438a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9bc7d43a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9bc7d21082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1818==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 446 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3396441473 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1822==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffa1cee970 T1822) Step #5: ==1822==The signal is caused by a READ memory access. Step #5: ==1822==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc4780468a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc478046a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc478024082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1822==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 447 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3397284279 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1826==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcbc25c900 T1826) Step #5: ==1826==The signal is caused by a READ memory access. Step #5: ==1826==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc242b6c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc242b6ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc242b4a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1826==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 448 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3398114520 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1830==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd72524110 T1830) Step #5: ==1830==The signal is caused by a READ memory access. Step #5: ==1830==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9cd69b98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9cd69b9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9cd6997082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1830==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 449 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3398949968 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1834==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc5fef44f0 T1834) Step #5: ==1834==The signal is caused by a READ memory access. Step #5: ==1834==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc9d192e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc9d192ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc9d190c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1834==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 450 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3399774217 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1838==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc43ada9c0 T1838) Step #5: ==1838==The signal is caused by a READ memory access. Step #5: ==1838==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fcd372928a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fcd37292a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fcd37270082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1838==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 451 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3400607395 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1842==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc7ed5d9b0 T1842) Step #5: ==1842==The signal is caused by a READ memory access. Step #5: ==1842==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f817b42c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f817b42ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f817b40a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1842==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 452 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3401445036 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1846==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd093d61f0 T1846) Step #5: ==1846==The signal is caused by a READ memory access. Step #5: ==1846==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0fd1ef98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0fd1ef9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0fd1ed7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1846==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 453 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3402282046 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1850==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffea5cbcf0 T1850) Step #5: ==1850==The signal is caused by a READ memory access. Step #5: ==1850==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fbed49108a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fbed4910a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fbed48ee082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1850==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 454 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3403112935 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1854==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcc7adc930 T1854) Step #5: ==1854==The signal is caused by a READ memory access. Step #5: ==1854==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f49729948a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4972994a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4972972082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1854==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 455 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3403939122 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1858==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe3a5e6840 T1858) Step #5: ==1858==The signal is caused by a READ memory access. Step #5: ==1858==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5e25a0f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5e25a0fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5e259ed082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1858==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 456 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3404770695 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1862==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffff5734b80 T1862) Step #5: ==1862==The signal is caused by a READ memory access. Step #5: ==1862==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3d0dc998a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3d0dc99a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3d0dc77082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1862==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 457 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3405591783 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1866==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe95db8da0 T1866) Step #5: ==1866==The signal is caused by a READ memory access. Step #5: ==1866==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f63f83a38a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f63f83a3a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f63f8381082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1866==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 458 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3406434226 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1870==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe27d06290 T1870) Step #5: ==1870==The signal is caused by a READ memory access. Step #5: ==1870==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3abcca18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3abcca1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3abcc7f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1870==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 459 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3407272200 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1874==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd4c5d17b0 T1874) Step #5: ==1874==The signal is caused by a READ memory access. Step #5: ==1874==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f526b4a68a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f526b4a6a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f526b484082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1874==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 460 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3408099063 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1878==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe595dae10 T1878) Step #5: ==1878==The signal is caused by a READ memory access. Step #5: ==1878==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0a42f758a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0a42f75a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0a42f53082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1878==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 461 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3408929663 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1882==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd315865b0 T1882) Step #5: ==1882==The signal is caused by a READ memory access. Step #5: ==1882==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f47e453e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f47e453ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f47e451c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1882==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 462 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3409764352 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1886==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffce0308c0 T1886) Step #5: ==1886==The signal is caused by a READ memory access. Step #5: ==1886==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd1b602f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd1b602fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd1b600d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1886==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 463 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3410594819 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1890==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffee47c70c0 T1890) Step #5: ==1890==The signal is caused by a READ memory access. Step #5: ==1890==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd548e1f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd548e1fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd548dfd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1890==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 464 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3411427534 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1894==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd33308b60 T1894) Step #5: ==1894==The signal is caused by a READ memory access. Step #5: ==1894==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f055f31c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f055f31ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f055f2fa082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1894==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 465 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3412265189 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1898==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff90021be0 T1898) Step #5: ==1898==The signal is caused by a READ memory access. Step #5: ==1898==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe83cedf8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe83cedfa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe83cebd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1898==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 466 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3413663698 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1902==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff355b94e0 T1902) Step #5: ==1902==The signal is caused by a READ memory access. Step #5: ==1902==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9dcffd38a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9dcffd3a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9dcffb1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1902==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 467 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3415156688 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1906==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd1d22d5d0 T1906) Step #5: ==1906==The signal is caused by a READ memory access. Step #5: ==1906==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f872ce988a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f872ce98a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f872ce76082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1906==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 468 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3416098133 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1910==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe4058f0c0 T1910) Step #5: ==1910==The signal is caused by a READ memory access. Step #5: ==1910==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc7568258a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc756825a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc756803082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1910==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 469 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3416931379 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1914==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe554056d0 T1914) Step #5: ==1914==The signal is caused by a READ memory access. Step #5: ==1914==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f964dcab8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f964dcaba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f964dc89082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1914==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 470 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3417764153 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1918==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff39cb0680 T1918) Step #5: ==1918==The signal is caused by a READ memory access. Step #5: ==1918==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6f356aa8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6f356aaa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6f35688082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1918==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 471 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3418598569 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1922==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff40a39d20 T1922) Step #5: ==1922==The signal is caused by a READ memory access. Step #5: ==1922==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5d213f88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5d213f8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5d213d6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1922==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 472 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3419425258 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1926==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd5f5ab6d0 T1926) Step #5: ==1926==The signal is caused by a READ memory access. Step #5: ==1926==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f43c22688a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f43c2268a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f43c2246082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1926==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 473 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3420255187 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1930==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdc2ace0b0 T1930) Step #5: ==1930==The signal is caused by a READ memory access. Step #5: ==1930==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc82b3cc8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc82b3cca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc82b3aa082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1930==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 474 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3421088550 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1934==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffda54f52a0 T1934) Step #5: ==1934==The signal is caused by a READ memory access. Step #5: ==1934==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc3dba878a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc3dba87a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc3dba65082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1934==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 475 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3421924683 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1938==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff85e37eb0 T1938) Step #5: ==1938==The signal is caused by a READ memory access. Step #5: ==1938==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fbf228438a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fbf22843a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fbf22821082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1938==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 476 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3422756804 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1942==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe2ce8bd40 T1942) Step #5: ==1942==The signal is caused by a READ memory access. Step #5: ==1942==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f90112ed8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f90112eda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f90112cb082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1942==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 477 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3423588780 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1946==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff2acb6c00 T1946) Step #5: ==1946==The signal is caused by a READ memory access. Step #5: ==1946==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6c551af8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6c551afa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6c5518d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1946==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 478 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3424419800 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1950==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff24783b80 T1950) Step #5: ==1950==The signal is caused by a READ memory access. Step #5: ==1950==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f142ce988a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f142ce98a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f142ce76082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1950==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 479 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3425251726 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1954==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc4987eff0 T1954) Step #5: ==1954==The signal is caused by a READ memory access. Step #5: ==1954==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2f811e98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2f811e9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2f811c7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1954==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 480 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3426080136 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1958==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd71920f20 T1958) Step #5: ==1958==The signal is caused by a READ memory access. Step #5: ==1958==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f33beb5a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f33beb5aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f33beb38082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1958==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 481 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3426906407 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1962==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc52381c70 T1962) Step #5: ==1962==The signal is caused by a READ memory access. Step #5: ==1962==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4b258dd8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4b258dda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4b258bb082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1962==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 482 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3427735787 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1966==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffe47350d0 T1966) Step #5: ==1966==The signal is caused by a READ memory access. Step #5: ==1966==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1dcd02d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1dcd02da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1dcd00b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1966==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 483 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3428572341 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1970==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd317d1c20 T1970) Step #5: ==1970==The signal is caused by a READ memory access. Step #5: ==1970==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f05625148a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0562514a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f05624f2082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1970==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 484 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3429400348 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1974==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc43df7cf0 T1974) Step #5: ==1974==The signal is caused by a READ memory access. Step #5: ==1974==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f33217388a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3321738a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3321716082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1974==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 485 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3430232453 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1978==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffff1621460 T1978) Step #5: ==1978==The signal is caused by a READ memory access. Step #5: ==1978==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5556e9c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5556e9ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5556e7a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1978==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 486 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3431062321 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1982==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe470a9d20 T1982) Step #5: ==1982==The signal is caused by a READ memory access. Step #5: ==1982==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f05a17058a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f05a1705a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f05a16e3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1982==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 487 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3431889470 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1986==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcd6ae3bb0 T1986) Step #5: ==1986==The signal is caused by a READ memory access. Step #5: ==1986==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f923d73f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f923d73fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f923d71d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1986==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 488 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3432720782 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1990==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffe6912db0 T1990) Step #5: ==1990==The signal is caused by a READ memory access. Step #5: ==1990==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fdaed0558a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fdaed055a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fdaed033082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1990==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 489 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3433543928 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1994==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc86f829d0 T1994) Step #5: ==1994==The signal is caused by a READ memory access. Step #5: ==1994==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f55032fa8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f55032faa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f55032d8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1994==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 490 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3434377952 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==1998==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff91e10030 T1998) Step #5: ==1998==The signal is caused by a READ memory access. Step #5: ==1998==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fca3306f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fca3306fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fca3304d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==1998==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 491 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3435210847 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2002==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff08674420 T2002) Step #5: ==2002==The signal is caused by a READ memory access. Step #5: ==2002==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa7be9798a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa7be979a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa7be957082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2002==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 492 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3436044371 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2006==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe8baf9310 T2006) Step #5: ==2006==The signal is caused by a READ memory access. Step #5: ==2006==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2f6ab508a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2f6ab50a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2f6ab2e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2006==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 493 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3436875211 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2010==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffecb5a1ad0 T2010) Step #5: ==2010==The signal is caused by a READ memory access. Step #5: ==2010==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f725a9b08a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f725a9b0a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f725a98e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2010==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 494 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3437714063 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2014==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd1edd52c0 T2014) Step #5: ==2014==The signal is caused by a READ memory access. Step #5: ==2014==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f284bd858a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f284bd85a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f284bd63082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2014==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 495 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3438535274 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2018==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe29195c80 T2018) Step #5: ==2018==The signal is caused by a READ memory access. Step #5: ==2018==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f740df8c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f740df8ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f740df6a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2018==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 496 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3439364258 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2022==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc414c6630 T2022) Step #5: ==2022==The signal is caused by a READ memory access. Step #5: ==2022==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe8671128a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe867112a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe8670f0082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2022==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 497 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3440194650 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2026==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff3dd12cd0 T2026) Step #5: ==2026==The signal is caused by a READ memory access. Step #5: ==2026==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f715c5cf8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f715c5cfa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f715c5ad082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2026==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 498 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3441027953 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2030==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc9b991300 T2030) Step #5: ==2030==The signal is caused by a READ memory access. Step #5: ==2030==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd2e900a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd2e900aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd2e8fe8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2030==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 499 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3441856061 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2034==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc3884e000 T2034) Step #5: ==2034==The signal is caused by a READ memory access. Step #5: ==2034==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f21a699d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f21a699da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f21a697b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2034==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 500 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3442688429 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2038==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdbb303c60 T2038) Step #5: ==2038==The signal is caused by a READ memory access. Step #5: ==2038==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f27599cd8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f27599cda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f27599ab082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2038==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 501 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3443522335 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2042==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc4dbcba80 T2042) Step #5: ==2042==The signal is caused by a READ memory access. Step #5: ==2042==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f66392138a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6639213a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f66391f1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2042==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 502 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3444352122 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2046==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffea3cc6350 T2046) Step #5: ==2046==The signal is caused by a READ memory access. Step #5: ==2046==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa20bc8f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa20bc8fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa20bc6d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2046==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 503 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3445184941 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2050==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff79bb0610 T2050) Step #5: ==2050==The signal is caused by a READ memory access. Step #5: ==2050==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0a3ff7a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0a3ff7aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0a3ff58082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2050==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 504 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3446020242 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2054==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd9c6257a0 T2054) Step #5: ==2054==The signal is caused by a READ memory access. Step #5: ==2054==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f22a7d498a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f22a7d49a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f22a7d27082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2054==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 505 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3446857411 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2058==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc3a1de440 T2058) Step #5: ==2058==The signal is caused by a READ memory access. Step #5: ==2058==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f052567c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f052567ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f052565a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2058==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 506 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3447693913 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2062==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff1824b900 T2062) Step #5: ==2062==The signal is caused by a READ memory access. Step #5: ==2062==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff319ad18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff319ad1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff319aaf082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2062==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 507 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3448527511 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2066==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe4af94700 T2066) Step #5: ==2066==The signal is caused by a READ memory access. Step #5: ==2066==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f334a2d18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f334a2d1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f334a2af082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2066==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 508 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3449364668 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2070==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff2409ba90 T2070) Step #5: ==2070==The signal is caused by a READ memory access. Step #5: ==2070==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0020eab8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0020eaba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0020e89082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2070==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 509 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3450197316 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2074==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffda4ca79a0 T2074) Step #5: ==2074==The signal is caused by a READ memory access. Step #5: ==2074==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f17f15f78a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f17f15f7a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f17f15d5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2074==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 510 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3451027579 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2078==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffdc482c10 T2078) Step #5: ==2078==The signal is caused by a READ memory access. Step #5: ==2078==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0263a228a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0263a22a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0263a00082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2078==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 511 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3451859750 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2082==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd16aa4e40 T2082) Step #5: ==2082==The signal is caused by a READ memory access. Step #5: ==2082==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb6106bf8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb6106bfa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb61069d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2082==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 512 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3452695275 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2086==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdf8bc9a00 T2086) Step #5: ==2086==The signal is caused by a READ memory access. Step #5: ==2086==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fad508e48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fad508e4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fad508c2082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2086==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 513 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3453528788 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2090==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe25d3e340 T2090) Step #5: ==2090==The signal is caused by a READ memory access. Step #5: ==2090==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f258006e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f258006ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f258004c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2090==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 514 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3454365267 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2094==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff1ae73110 T2094) Step #5: ==2094==The signal is caused by a READ memory access. Step #5: ==2094==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3791fc78a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3791fc7a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3791fa5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2094==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 515 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3455193246 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2098==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffac766e80 T2098) Step #5: ==2098==The signal is caused by a READ memory access. Step #5: ==2098==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3f66dd48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3f66dd4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3f66db2082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2098==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 516 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3456032670 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2102==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc37762cb0 T2102) Step #5: ==2102==The signal is caused by a READ memory access. Step #5: ==2102==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb59d88a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb59d88aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb59d868082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2102==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 517 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3456865529 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2106==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff4814b9b0 T2106) Step #5: ==2106==The signal is caused by a READ memory access. Step #5: ==2106==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f88f668b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f88f668ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f88f6669082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2106==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 518 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3457694128 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2110==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe979c92a0 T2110) Step #5: ==2110==The signal is caused by a READ memory access. Step #5: ==2110==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f27bfd758a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f27bfd75a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f27bfd53082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2110==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 519 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3458526051 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2114==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdcf897770 T2114) Step #5: ==2114==The signal is caused by a READ memory access. Step #5: ==2114==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6f5aa308a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6f5aa30a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6f5aa0e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2114==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 520 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3459353111 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2118==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff0a694d70 T2118) Step #5: ==2118==The signal is caused by a READ memory access. Step #5: ==2118==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f95890db8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f95890dba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f95890b9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2118==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 521 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3460191592 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2122==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe1d3f5ef0 T2122) Step #5: ==2122==The signal is caused by a READ memory access. Step #5: ==2122==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f42c6e688a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f42c6e68a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f42c6e46082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2122==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 522 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3461019419 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2126==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd99d45770 T2126) Step #5: ==2126==The signal is caused by a READ memory access. Step #5: ==2126==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f548180b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f548180ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f54817e9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2126==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 523 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3461851554 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2130==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd84031fd0 T2130) Step #5: ==2130==The signal is caused by a READ memory access. Step #5: ==2130==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fdd24ac58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fdd24ac5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fdd24aa3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2130==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 524 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3462685178 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2134==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffca6d25ef0 T2134) Step #5: ==2134==The signal is caused by a READ memory access. Step #5: ==2134==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb9244008a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb924400a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb9243de082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2134==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 525 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3463521478 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2138==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc23ed0420 T2138) Step #5: ==2138==The signal is caused by a READ memory access. Step #5: ==2138==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f05870868a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0587086a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0587064082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2138==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 526 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3464358281 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2142==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe4ffb50d0 T2142) Step #5: ==2142==The signal is caused by a READ memory access. Step #5: ==2142==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9fd04ea8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9fd04eaa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9fd04c8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2142==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 527 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3465190400 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2146==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeb3c678e0 T2146) Step #5: ==2146==The signal is caused by a READ memory access. Step #5: ==2146==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5773c978a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5773c97a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5773c75082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2146==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 528 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3466020543 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2150==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffde88b8c20 T2150) Step #5: ==2150==The signal is caused by a READ memory access. Step #5: ==2150==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f54fd4e38a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f54fd4e3a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f54fd4c1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2150==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 529 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3466852667 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2154==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe819dc1b0 T2154) Step #5: ==2154==The signal is caused by a READ memory access. Step #5: ==2154==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6ae7fba8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6ae7fbaa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6ae7f98082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2154==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 530 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3467682912 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2158==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffea4a8adc0 T2158) Step #5: ==2158==The signal is caused by a READ memory access. Step #5: ==2158==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7d25f678a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7d25f67a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7d25f45082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2158==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 531 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3468503676 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2162==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd2093dfa0 T2162) Step #5: ==2162==The signal is caused by a READ memory access. Step #5: ==2162==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f507e5b98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f507e5b9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f507e597082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2162==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 532 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3469336754 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2166==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc50b3aeb0 T2166) Step #5: ==2166==The signal is caused by a READ memory access. Step #5: ==2166==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2e1cfbb8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2e1cfbba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2e1cf99082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2166==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 533 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3470169129 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2170==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffec1720f70 T2170) Step #5: ==2170==The signal is caused by a READ memory access. Step #5: ==2170==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7faf4b5798a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7faf4b579a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7faf4b557082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2170==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 534 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3471000075 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2174==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffca7fbf9f0 T2174) Step #5: ==2174==The signal is caused by a READ memory access. Step #5: ==2174==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f785f8ff8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f785f8ffa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f785f8dd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2174==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 535 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3471829749 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2178==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffde5f76200 T2178) Step #5: ==2178==The signal is caused by a READ memory access. Step #5: ==2178==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd12431a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd12431aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd1242f8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2178==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 536 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3472660354 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2182==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff58411760 T2182) Step #5: ==2182==The signal is caused by a READ memory access. Step #5: ==2182==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7a342cc8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7a342cca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7a342aa082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2182==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 537 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3473491317 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2186==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffca3663ec0 T2186) Step #5: ==2186==The signal is caused by a READ memory access. Step #5: ==2186==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f47105908a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4710590a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f471056e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2186==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 538 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3474320843 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2190==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd20910140 T2190) Step #5: ==2190==The signal is caused by a READ memory access. Step #5: ==2190==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fccc80708a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fccc8070a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fccc804e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2190==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 539 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3475148813 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2194==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffffb4d3e30 T2194) Step #5: ==2194==The signal is caused by a READ memory access. Step #5: ==2194==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff871a778a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff871a77a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff871a55082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2194==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 540 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3475980883 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2198==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff09a77460 T2198) Step #5: ==2198==The signal is caused by a READ memory access. Step #5: ==2198==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fba4bc738a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fba4bc73a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fba4bc51082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2198==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 541 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3476809557 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2202==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffff0537990 T2202) Step #5: ==2202==The signal is caused by a READ memory access. Step #5: ==2202==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f47fe25b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f47fe25ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f47fe239082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2202==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 542 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3477644055 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2206==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcd56cea80 T2206) Step #5: ==2206==The signal is caused by a READ memory access. Step #5: ==2206==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6de6f4a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6de6f4aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6de6f28082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2206==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 543 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3478476751 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2210==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff6a94aee0 T2210) Step #5: ==2210==The signal is caused by a READ memory access. Step #5: ==2210==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7feeaa2cd8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7feeaa2cda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7feeaa2ab082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2210==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 544 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3479311450 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2214==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc8e718210 T2214) Step #5: ==2214==The signal is caused by a READ memory access. Step #5: ==2214==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc50df0f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc50df0fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc50deed082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2214==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 545 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3480138565 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2218==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe9829a270 T2218) Step #5: ==2218==The signal is caused by a READ memory access. Step #5: ==2218==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f553bbd78a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f553bbd7a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f553bbb5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2218==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 546 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3480966078 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2222==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff0f495f30 T2222) Step #5: ==2222==The signal is caused by a READ memory access. Step #5: ==2222==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ffa8a18b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ffa8a18ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ffa8a169082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2222==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 547 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3481796327 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2226==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdfc8757c0 T2226) Step #5: ==2226==The signal is caused by a READ memory access. Step #5: ==2226==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2c3be638a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2c3be63a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2c3be41082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2226==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 548 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3482623326 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2230==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffca850c3b0 T2230) Step #5: ==2230==The signal is caused by a READ memory access. Step #5: ==2230==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9ae21008a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9ae2100a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9ae20de082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2230==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 549 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3483452257 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2234==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffa7fa50e0 T2234) Step #5: ==2234==The signal is caused by a READ memory access. Step #5: ==2234==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6820c518a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6820c51a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6820c2f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2234==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 550 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3484278072 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2238==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc23e3b0a0 T2238) Step #5: ==2238==The signal is caused by a READ memory access. Step #5: ==2238==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f48eb82c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f48eb82ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f48eb80a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2238==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 551 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3485118441 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2242==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdb8697540 T2242) Step #5: ==2242==The signal is caused by a READ memory access. Step #5: ==2242==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1e8dab18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1e8dab1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1e8da8f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2242==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 552 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3485951250 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2246==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffee63712d0 T2246) Step #5: ==2246==The signal is caused by a READ memory access. Step #5: ==2246==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc84cdee8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc84cdeea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc84cdcc082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2246==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 553 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3486819697 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2250==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdc1398be0 T2250) Step #5: ==2250==The signal is caused by a READ memory access. Step #5: ==2250==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff1be0ac8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff1be0aca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff1be08a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2250==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 554 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3487670401 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2254==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff79af0420 T2254) Step #5: ==2254==The signal is caused by a READ memory access. Step #5: ==2254==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f95795a78a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f95795a7a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9579585082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2254==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 555 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3488503196 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2258==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcdf98ed80 T2258) Step #5: ==2258==The signal is caused by a READ memory access. Step #5: ==2258==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f611159a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f611159aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6111578082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2258==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 556 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3489327583 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2262==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe98d99b00 T2262) Step #5: ==2262==The signal is caused by a READ memory access. Step #5: ==2262==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7efe8e1ee8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7efe8e1eea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7efe8e1cc082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2262==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 557 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3490156480 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2266==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffebb2ab340 T2266) Step #5: ==2266==The signal is caused by a READ memory access. Step #5: ==2266==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5de703c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5de703ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5de701a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2266==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 558 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3490983683 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2270==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc942d3fc0 T2270) Step #5: ==2270==The signal is caused by a READ memory access. Step #5: ==2270==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8e0363f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8e0363fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8e0361d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2270==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 559 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3491811060 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2274==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffde27cd3b0 T2274) Step #5: ==2274==The signal is caused by a READ memory access. Step #5: ==2274==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f064e0918a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f064e091a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f064e06f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2274==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 560 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3492645062 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2278==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe3fe88b30 T2278) Step #5: ==2278==The signal is caused by a READ memory access. Step #5: ==2278==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f23a1e318a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f23a1e31a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f23a1e0f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2278==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 561 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3493472935 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2282==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffde3e0cff0 T2282) Step #5: ==2282==The signal is caused by a READ memory access. Step #5: ==2282==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fedbc8e78a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fedbc8e7a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fedbc8c5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2282==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 562 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3494299869 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2286==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcbee4e700 T2286) Step #5: ==2286==The signal is caused by a READ memory access. Step #5: ==2286==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4e0673d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4e0673da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4e0671b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2286==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 563 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3495132006 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2290==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdbd047100 T2290) Step #5: ==2290==The signal is caused by a READ memory access. Step #5: ==2290==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3e1be518a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3e1be51a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3e1be2f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2290==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 564 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3495959344 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2294==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffef4f54860 T2294) Step #5: ==2294==The signal is caused by a READ memory access. Step #5: ==2294==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f768b8e28a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f768b8e2a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f768b8c0082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2294==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 565 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3496792169 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2298==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffca338bf80 T2298) Step #5: ==2298==The signal is caused by a READ memory access. Step #5: ==2298==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f37f50db8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f37f50dba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f37f50b9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2298==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 566 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3497622671 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2302==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffebf248880 T2302) Step #5: ==2302==The signal is caused by a READ memory access. Step #5: ==2302==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7efd4e1138a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7efd4e113a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7efd4e0f1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2302==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 567 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3498460016 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2306==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffec7d2bf40 T2306) Step #5: ==2306==The signal is caused by a READ memory access. Step #5: ==2306==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd27b7448a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd27b744a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd27b722082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2306==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 568 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3499289671 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2310==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcd02be600 T2310) Step #5: ==2310==The signal is caused by a READ memory access. Step #5: ==2310==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9ad6e4e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9ad6e4ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9ad6e2c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2310==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 569 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3500118961 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2314==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff2d640130 T2314) Step #5: ==2314==The signal is caused by a READ memory access. Step #5: ==2314==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f343df528a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f343df52a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f343df30082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2314==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 570 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3500952525 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2318==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffde8d42c60 T2318) Step #5: ==2318==The signal is caused by a READ memory access. Step #5: ==2318==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8d750458a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8d75045a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8d75023082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2318==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 571 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3501786444 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2322==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd5ddaab90 T2322) Step #5: ==2322==The signal is caused by a READ memory access. Step #5: ==2322==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7feb211778a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7feb21177a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7feb21155082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2322==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 572 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3502618774 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2326==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffedb440e50 T2326) Step #5: ==2326==The signal is caused by a READ memory access. Step #5: ==2326==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8e75cbd8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8e75cbda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8e75c9b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2326==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 573 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3503452981 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2330==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd1f0945d0 T2330) Step #5: ==2330==The signal is caused by a READ memory access. Step #5: ==2330==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9b4f0728a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9b4f072a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9b4f050082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2330==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 574 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3504285287 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2334==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff42e90db0 T2334) Step #5: ==2334==The signal is caused by a READ memory access. Step #5: ==2334==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3d4c2378a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3d4c237a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3d4c215082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2334==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 575 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3505118106 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2338==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff60b51c30 T2338) Step #5: ==2338==The signal is caused by a READ memory access. Step #5: ==2338==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb7a864f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb7a864fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb7a862d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2338==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 576 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3505944939 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2342==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe65a98730 T2342) Step #5: ==2342==The signal is caused by a READ memory access. Step #5: ==2342==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f94dc16d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f94dc16da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f94dc14b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2342==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 577 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3506776920 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2346==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe4098a0c0 T2346) Step #5: ==2346==The signal is caused by a READ memory access. Step #5: ==2346==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3abd2098a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3abd209a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3abd1e7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2346==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 578 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3507607326 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2350==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff9f00bd70 T2350) Step #5: ==2350==The signal is caused by a READ memory access. Step #5: ==2350==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f384adcd8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f384adcda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f384adab082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2350==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 579 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3508439314 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2354==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffede3c8d40 T2354) Step #5: ==2354==The signal is caused by a READ memory access. Step #5: ==2354==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7feb87e638a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7feb87e63a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7feb87e41082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2354==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 580 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3509268014 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2358==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd3ec37090 T2358) Step #5: ==2358==The signal is caused by a READ memory access. Step #5: ==2358==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2cc95b78a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2cc95b7a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2cc9595082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2358==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 581 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3510099395 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2362==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff06738960 T2362) Step #5: ==2362==The signal is caused by a READ memory access. Step #5: ==2362==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f30d71518a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f30d7151a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f30d712f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2362==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 582 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3510923480 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2366==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe939be880 T2366) Step #5: ==2366==The signal is caused by a READ memory access. Step #5: ==2366==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fbc1c10e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fbc1c10ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fbc1c0ec082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2366==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 583 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3511754067 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2370==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdeb00fed0 T2370) Step #5: ==2370==The signal is caused by a READ memory access. Step #5: ==2370==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb75ba898a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb75ba89a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb75ba67082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2370==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 584 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3512581681 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2374==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd272c3280 T2374) Step #5: ==2374==The signal is caused by a READ memory access. Step #5: ==2374==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc9c707a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc9c707aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc9c7058082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2374==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 585 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3513409621 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2378==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff06ad2420 T2378) Step #5: ==2378==The signal is caused by a READ memory access. Step #5: ==2378==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f997406e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f997406ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f997404c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2378==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 586 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3514230040 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2382==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff43c16e40 T2382) Step #5: ==2382==The signal is caused by a READ memory access. Step #5: ==2382==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc67f75f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc67f75fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc67f73d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2382==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 587 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3515066867 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2386==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd8200a710 T2386) Step #5: ==2386==The signal is caused by a READ memory access. Step #5: ==2386==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4be59698a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4be5969a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4be5947082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2386==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 588 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3515894677 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2390==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffee1ff5a00 T2390) Step #5: ==2390==The signal is caused by a READ memory access. Step #5: ==2390==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f36caa8a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f36caa8aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f36caa68082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2390==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 589 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3516726204 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2394==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff63f4e5b0 T2394) Step #5: ==2394==The signal is caused by a READ memory access. Step #5: ==2394==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0e8014e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0e8014ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0e8012c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2394==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 590 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3517561663 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2398==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff9b093150 T2398) Step #5: ==2398==The signal is caused by a READ memory access. Step #5: ==2398==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc062ad58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc062ad5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc062ab3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2398==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 591 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3518390062 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2402==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc0e9607d0 T2402) Step #5: ==2402==The signal is caused by a READ memory access. Step #5: ==2402==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2209fae8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2209faea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2209f8c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2402==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 592 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3519226906 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2406==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcc73575c0 T2406) Step #5: ==2406==The signal is caused by a READ memory access. Step #5: ==2406==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa7d64e48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa7d64e4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa7d64c2082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2406==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 593 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3520058984 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2410==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffb53e5a90 T2410) Step #5: ==2410==The signal is caused by a READ memory access. Step #5: ==2410==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0174cd98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0174cd9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0174cb7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2410==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 594 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3520879491 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2414==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffcff05dd0 T2414) Step #5: ==2414==The signal is caused by a READ memory access. Step #5: ==2414==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fba8a3f98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fba8a3f9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fba8a3d7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2414==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 595 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3521712206 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2418==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd2c303e40 T2418) Step #5: ==2418==The signal is caused by a READ memory access. Step #5: ==2418==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa8c5a408a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa8c5a40a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa8c5a1e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2418==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 596 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3522543573 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2422==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffec090ffe0 T2422) Step #5: ==2422==The signal is caused by a READ memory access. Step #5: ==2422==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd7b50f18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd7b50f1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd7b50cf082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2422==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 597 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3523371503 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2426==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff84bfdc40 T2426) Step #5: ==2426==The signal is caused by a READ memory access. Step #5: ==2426==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fdd2cf1a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fdd2cf1aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fdd2cef8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2426==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 598 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3524196447 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2430==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc497797c0 T2430) Step #5: ==2430==The signal is caused by a READ memory access. Step #5: ==2430==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1d120f58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1d120f5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1d120d3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2430==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 599 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3525031242 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2434==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdd06d3670 T2434) Step #5: ==2434==The signal is caused by a READ memory access. Step #5: ==2434==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f15cfe748a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f15cfe74a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f15cfe52082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2434==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 600 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3525861101 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2438==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe18e2d7c0 T2438) Step #5: ==2438==The signal is caused by a READ memory access. Step #5: ==2438==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff646c1c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff646c1ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff646bfa082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2438==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 601 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3526682898 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2442==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff6e128d40 T2442) Step #5: ==2442==The signal is caused by a READ memory access. Step #5: ==2442==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fce27b298a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fce27b29a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fce27b07082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2442==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 602 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3527517118 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2446==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc50f88da0 T2446) Step #5: ==2446==The signal is caused by a READ memory access. Step #5: ==2446==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3f3b8858a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3f3b885a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3f3b863082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2446==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 603 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3528356309 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2450==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdfbfc65d0 T2450) Step #5: ==2450==The signal is caused by a READ memory access. Step #5: ==2450==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f075a5d48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f075a5d4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f075a5b2082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2450==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 604 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3529185479 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2454==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc8c114fc0 T2454) Step #5: ==2454==The signal is caused by a READ memory access. Step #5: ==2454==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f95be3558a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f95be355a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f95be333082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2454==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 605 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3530020255 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2458==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc4a630fc0 T2458) Step #5: ==2458==The signal is caused by a READ memory access. Step #5: ==2458==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f151caaf8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f151caafa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f151ca8d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2458==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 606 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3530855595 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2462==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffeeb38ed0 T2462) Step #5: ==2462==The signal is caused by a READ memory access. Step #5: ==2462==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1fce7dc8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1fce7dca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1fce7ba082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2462==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 607 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3531678915 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2466==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffae6c9b80 T2466) Step #5: ==2466==The signal is caused by a READ memory access. Step #5: ==2466==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd513dbe8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd513dbea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd513d9c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2466==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 608 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3532512118 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2470==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdafd8be00 T2470) Step #5: ==2470==The signal is caused by a READ memory access. Step #5: ==2470==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f45cca468a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f45cca46a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f45cca24082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2470==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 609 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3533342251 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2474==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc5f43b560 T2474) Step #5: ==2474==The signal is caused by a READ memory access. Step #5: ==2474==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ffbb6d6b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ffbb6d6ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ffbb6d49082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2474==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 610 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3534172294 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2478==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdd73f4130 T2478) Step #5: ==2478==The signal is caused by a READ memory access. Step #5: ==2478==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fab7d72a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fab7d72aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fab7d708082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2478==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 611 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3534997544 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2482==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd4d1c9810 T2482) Step #5: ==2482==The signal is caused by a READ memory access. Step #5: ==2482==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0b4db268a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0b4db26a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0b4db04082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2482==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 612 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3535827450 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2486==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc4d146a60 T2486) Step #5: ==2486==The signal is caused by a READ memory access. Step #5: ==2486==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1fc6a058a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1fc6a05a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1fc69e3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2486==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 613 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3536655355 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2490==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe69563570 T2490) Step #5: ==2490==The signal is caused by a READ memory access. Step #5: ==2490==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f498df8d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f498df8da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f498df6b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2490==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 614 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3537475570 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2494==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe011ad9f0 T2494) Step #5: ==2494==The signal is caused by a READ memory access. Step #5: ==2494==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7c9af568a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7c9af56a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7c9af34082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2494==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 615 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3538297305 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2498==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff4cc111f0 T2498) Step #5: ==2498==The signal is caused by a READ memory access. Step #5: ==2498==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f856375f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f856375fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f856373d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2498==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 616 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3539127247 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2502==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd887c2a80 T2502) Step #5: ==2502==The signal is caused by a READ memory access. Step #5: ==2502==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9a3b4628a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9a3b462a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9a3b440082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2502==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 617 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3539955533 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2506==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffcaec3730 T2506) Step #5: ==2506==The signal is caused by a READ memory access. Step #5: ==2506==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb206e278a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb206e27a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb206e05082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2506==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 618 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3540785601 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2510==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeed610240 T2510) Step #5: ==2510==The signal is caused by a READ memory access. Step #5: ==2510==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb1338258a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb133825a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb133803082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2510==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 619 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3541615689 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2514==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdf52bd7d0 T2514) Step #5: ==2514==The signal is caused by a READ memory access. Step #5: ==2514==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3f811628a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3f81162a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3f81140082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2514==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 620 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3542438827 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2518==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcec28de60 T2518) Step #5: ==2518==The signal is caused by a READ memory access. Step #5: ==2518==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f53576818a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5357681a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f535765f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2518==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 621 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3543275016 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2522==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffff824e530 T2522) Step #5: ==2522==The signal is caused by a READ memory access. Step #5: ==2522==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f040cd5c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f040cd5ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f040cd3a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2522==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 622 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3544106706 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2526==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdda7ea6e0 T2526) Step #5: ==2526==The signal is caused by a READ memory access. Step #5: ==2526==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ffb788798a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ffb78879a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ffb78857082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2526==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 623 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3544937384 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2530==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdc29d6820 T2530) Step #5: ==2530==The signal is caused by a READ memory access. Step #5: ==2530==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f37a696d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f37a696da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f37a694b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2530==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 624 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3545764770 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2534==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffee0a52830 T2534) Step #5: ==2534==The signal is caused by a READ memory access. Step #5: ==2534==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa0af7148a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa0af714a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa0af6f2082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2534==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 625 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3546594377 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2538==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff1fbd6cf0 T2538) Step #5: ==2538==The signal is caused by a READ memory access. Step #5: ==2538==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7facc7ceb8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7facc7ceba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7facc7cc9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2538==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 626 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3547425129 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2542==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff5ff7fc70 T2542) Step #5: ==2542==The signal is caused by a READ memory access. Step #5: ==2542==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe183c708a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe183c70a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe183c4e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2542==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 627 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3548249009 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2546==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffefa2a7730 T2546) Step #5: ==2546==The signal is caused by a READ memory access. Step #5: ==2546==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5a779f48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5a779f4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5a779d2082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2546==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 628 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3549077860 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2550==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd158baf80 T2550) Step #5: ==2550==The signal is caused by a READ memory access. Step #5: ==2550==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc4c15888a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc4c1588a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc4c1566082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2550==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 629 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3549904927 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2554==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe41cefbe0 T2554) Step #5: ==2554==The signal is caused by a READ memory access. Step #5: ==2554==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc0b70de8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc0b70dea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc0b70bc082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2554==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 630 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3550738844 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2558==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffda43c87b0 T2558) Step #5: ==2558==The signal is caused by a READ memory access. Step #5: ==2558==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1e1ac858a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1e1ac85a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1e1ac63082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2558==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 631 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3551567129 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2562==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd4a641890 T2562) Step #5: ==2562==The signal is caused by a READ memory access. Step #5: ==2562==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1b8b68e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1b8b68ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1b8b66c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2562==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 632 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3552402762 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2566==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd0ff36b00 T2566) Step #5: ==2566==The signal is caused by a READ memory access. Step #5: ==2566==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa8f3ff98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa8f3ff9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa8f3fd7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2566==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 633 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3553246463 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2570==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff6aade510 T2570) Step #5: ==2570==The signal is caused by a READ memory access. Step #5: ==2570==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fcfa07b98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fcfa07b9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fcfa0797082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2570==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 634 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3554077585 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2574==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd0fe13890 T2574) Step #5: ==2574==The signal is caused by a READ memory access. Step #5: ==2574==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f191b4ad8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f191b4ada5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f191b48b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2574==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 635 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3554909095 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2578==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe28961010 T2578) Step #5: ==2578==The signal is caused by a READ memory access. Step #5: ==2578==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7f349538a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7f34953a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7f34931082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2578==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 636 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3555728045 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2582==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd58ed9320 T2582) Step #5: ==2582==The signal is caused by a READ memory access. Step #5: ==2582==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f066a4328a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f066a432a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f066a410082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2582==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 637 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3556558294 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2586==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe6405c510 T2586) Step #5: ==2586==The signal is caused by a READ memory access. Step #5: ==2586==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f960d23e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f960d23ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f960d21c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2586==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 638 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3557391134 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2590==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff8edd6d20 T2590) Step #5: ==2590==The signal is caused by a READ memory access. Step #5: ==2590==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f950e8428a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f950e842a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f950e820082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2590==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 639 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3558223342 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2594==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdeffaed60 T2594) Step #5: ==2594==The signal is caused by a READ memory access. Step #5: ==2594==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff3e9aa58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff3e9aa5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff3e9a83082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2594==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 640 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3559050459 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2598==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff6c8fbdb0 T2598) Step #5: ==2598==The signal is caused by a READ memory access. Step #5: ==2598==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4f351a58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4f351a5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4f35183082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2598==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 641 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3559883166 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2602==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd53aecc00 T2602) Step #5: ==2602==The signal is caused by a READ memory access. Step #5: ==2602==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7bcb7678a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7bcb767a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7bcb745082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2602==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 642 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3560719418 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2606==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffa74e3b60 T2606) Step #5: ==2606==The signal is caused by a READ memory access. Step #5: ==2606==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc4567728a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc456772a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc456750082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2606==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 643 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3561560359 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2610==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff9a8ee450 T2610) Step #5: ==2610==The signal is caused by a READ memory access. Step #5: ==2610==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f60286488a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6028648a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6028626082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2610==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 644 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3562388051 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2614==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffd7e62ab0 T2614) Step #5: ==2614==The signal is caused by a READ memory access. Step #5: ==2614==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f00525868a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0052586a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0052564082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2614==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 645 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3563220807 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2618==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe9cf6c600 T2618) Step #5: ==2618==The signal is caused by a READ memory access. Step #5: ==2618==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f31c0db08a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f31c0db0a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f31c0d8e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2618==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 646 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3564057475 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2622==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd83b598d0 T2622) Step #5: ==2622==The signal is caused by a READ memory access. Step #5: ==2622==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7eeada08a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7eeada0a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7eead7e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2622==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 647 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3564888120 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2626==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc330340d0 T2626) Step #5: ==2626==The signal is caused by a READ memory access. Step #5: ==2626==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f56f2a5f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f56f2a5fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f56f2a3d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2626==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 648 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3565720136 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2630==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcd3ce3380 T2630) Step #5: ==2630==The signal is caused by a READ memory access. Step #5: ==2630==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2f427088a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2f42708a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2f426e6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2630==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 649 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3566544925 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2634==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc8b064f80 T2634) Step #5: ==2634==The signal is caused by a READ memory access. Step #5: ==2634==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb02930b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb02930ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb0292e9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2634==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 650 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3567373031 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2638==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe266864b0 T2638) Step #5: ==2638==The signal is caused by a READ memory access. Step #5: ==2638==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe9d1dce8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe9d1dcea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe9d1dac082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2638==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 651 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3568205010 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2642==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffd2c68070 T2642) Step #5: ==2642==The signal is caused by a READ memory access. Step #5: ==2642==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f13db1e98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f13db1e9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f13db1c7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2642==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 652 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3569031151 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2646==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd6514da50 T2646) Step #5: ==2646==The signal is caused by a READ memory access. Step #5: ==2646==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0ee19288a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0ee1928a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0ee1906082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2646==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 653 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3569863645 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2650==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd693c4900 T2650) Step #5: ==2650==The signal is caused by a READ memory access. Step #5: ==2650==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f481986d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f481986da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f481984b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2650==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 654 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3570690797 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2654==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc08320fc0 T2654) Step #5: ==2654==The signal is caused by a READ memory access. Step #5: ==2654==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7ffd3458a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7ffd345a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7ffd323082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2654==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 655 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3571525236 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2658==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcc0c15480 T2658) Step #5: ==2658==The signal is caused by a READ memory access. Step #5: ==2658==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8e46abb8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8e46abba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8e46a99082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2658==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 656 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3572358262 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2662==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffda78c2790 T2662) Step #5: ==2662==The signal is caused by a READ memory access. Step #5: ==2662==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1bd5ff18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1bd5ff1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1bd5fcf082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2662==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 657 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3573190397 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2666==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe8950f040 T2666) Step #5: ==2666==The signal is caused by a READ memory access. Step #5: ==2666==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0a8e55a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0a8e55aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0a8e538082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2666==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 658 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3574021305 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2670==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd09f70810 T2670) Step #5: ==2670==The signal is caused by a READ memory access. Step #5: ==2670==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fadb70dc8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fadb70dca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fadb70ba082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2670==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 659 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3574851882 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2674==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffed49af6a0 T2674) Step #5: ==2674==The signal is caused by a READ memory access. Step #5: ==2674==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f37090558a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3709055a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3709033082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2674==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 660 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3575683892 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2678==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd66567c30 T2678) Step #5: ==2678==The signal is caused by a READ memory access. Step #5: ==2678==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3eded368a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3eded36a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3eded14082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2678==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 661 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3576517495 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2682==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffce7d83de0 T2682) Step #5: ==2682==The signal is caused by a READ memory access. Step #5: ==2682==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2a8f6f88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2a8f6f8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2a8f6d6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2682==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 662 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3577354079 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2686==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffc714c1f0 T2686) Step #5: ==2686==The signal is caused by a READ memory access. Step #5: ==2686==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f50d14328a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f50d1432a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f50d1410082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2686==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 663 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3578189547 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2690==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe22840dc0 T2690) Step #5: ==2690==The signal is caused by a READ memory access. Step #5: ==2690==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f82281188a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8228118a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f82280f6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2690==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 664 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3579016946 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2694==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd60612c50 T2694) Step #5: ==2694==The signal is caused by a READ memory access. Step #5: ==2694==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2aa31908a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2aa3190a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2aa316e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2694==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 665 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3579847051 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2698==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff63dc0440 T2698) Step #5: ==2698==The signal is caused by a READ memory access. Step #5: ==2698==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff6094fb8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff6094fba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff6094d9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2698==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 666 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3580681001 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2702==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcb25d2c90 T2702) Step #5: ==2702==The signal is caused by a READ memory access. Step #5: ==2702==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fcf903d48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fcf903d4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fcf903b2082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2702==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 667 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3581512304 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2706==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffbb096310 T2706) Step #5: ==2706==The signal is caused by a READ memory access. Step #5: ==2706==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fbc0e27e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fbc0e27ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fbc0e25c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2706==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 668 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3582348525 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2710==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc4159a5f0 T2710) Step #5: ==2710==The signal is caused by a READ memory access. Step #5: ==2710==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f13bdf6f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f13bdf6fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f13bdf4d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2710==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 669 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3583178526 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2714==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd708ce2d0 T2714) Step #5: ==2714==The signal is caused by a READ memory access. Step #5: ==2714==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe9a56188a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe9a5618a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe9a55f6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2714==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 670 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3584011735 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2718==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc3c1dd940 T2718) Step #5: ==2718==The signal is caused by a READ memory access. Step #5: ==2718==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2c45c988a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2c45c98a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2c45c76082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2718==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 671 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3584849539 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2722==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe37b2e930 T2722) Step #5: ==2722==The signal is caused by a READ memory access. Step #5: ==2722==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f091ae028a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f091ae02a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f091ade0082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2722==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 672 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3585686083 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2726==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffff0b238e0 T2726) Step #5: ==2726==The signal is caused by a READ memory access. Step #5: ==2726==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fed5e5288a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fed5e528a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fed5e506082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2726==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 673 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3586516453 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2730==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcebdeada0 T2730) Step #5: ==2730==The signal is caused by a READ memory access. Step #5: ==2730==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6b938818a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6b93881a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6b9385f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2730==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 674 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3587335140 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2734==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff460ff110 T2734) Step #5: ==2734==The signal is caused by a READ memory access. Step #5: ==2734==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6c0751d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6c0751da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6c074fb082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2734==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 675 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3588172866 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2738==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffde7f4cad0 T2738) Step #5: ==2738==The signal is caused by a READ memory access. Step #5: ==2738==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8545b588a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8545b58a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8545b36082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2738==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 676 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3589007371 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2742==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcc8fd68c0 T2742) Step #5: ==2742==The signal is caused by a READ memory access. Step #5: ==2742==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0e9b8368a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0e9b836a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0e9b814082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2742==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 677 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3589845759 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2746==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff968c25c0 T2746) Step #5: ==2746==The signal is caused by a READ memory access. Step #5: ==2746==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc0fc83f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc0fc83fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc0fc81d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2746==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 678 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3590677617 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2750==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe2b92e790 T2750) Step #5: ==2750==The signal is caused by a READ memory access. Step #5: ==2750==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fcdece878a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fcdece87a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fcdece65082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2750==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 679 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3591509292 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2754==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe4fa30aa0 T2754) Step #5: ==2754==The signal is caused by a READ memory access. Step #5: ==2754==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f08207d48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f08207d4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f08207b2082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2754==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 680 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3592346793 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2758==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffda9dae360 T2758) Step #5: ==2758==The signal is caused by a READ memory access. Step #5: ==2758==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1fd7bd28a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1fd7bd2a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1fd7bb0082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2758==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 681 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3593175117 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2762==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc44a43390 T2762) Step #5: ==2762==The signal is caused by a READ memory access. Step #5: ==2762==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3276ff78a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3276ff7a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3276fd5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2762==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 682 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3594007944 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2766==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffca23051d0 T2766) Step #5: ==2766==The signal is caused by a READ memory access. Step #5: ==2766==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f54ad9ab8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f54ad9aba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f54ad989082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2766==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 683 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3594836415 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2770==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd7a7c5140 T2770) Step #5: ==2770==The signal is caused by a READ memory access. Step #5: ==2770==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6293b318a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6293b31a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6293b0f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2770==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 684 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3595669347 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2774==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc96089d00 T2774) Step #5: ==2774==The signal is caused by a READ memory access. Step #5: ==2774==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7febc08288a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7febc0828a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7febc0806082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2774==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 685 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3596501519 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2778==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe3ea1be10 T2778) Step #5: ==2778==The signal is caused by a READ memory access. Step #5: ==2778==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6d4134f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6d4134fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6d4132d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2778==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 686 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3597323506 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2782==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc6704ce50 T2782) Step #5: ==2782==The signal is caused by a READ memory access. Step #5: ==2782==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc37fb688a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc37fb68a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc37fb46082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2782==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 687 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3598161160 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2786==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc256b41e0 T2786) Step #5: ==2786==The signal is caused by a READ memory access. Step #5: ==2786==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f964cbd88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f964cbd8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f964cbb6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2786==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 688 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3599000156 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2790==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd4a241a30 T2790) Step #5: ==2790==The signal is caused by a READ memory access. Step #5: ==2790==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6805ce08a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6805ce0a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6805cbe082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2790==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 689 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3599829143 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2794==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeefa9fe30 T2794) Step #5: ==2794==The signal is caused by a READ memory access. Step #5: ==2794==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f84daa298a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f84daa29a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f84daa07082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2794==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 690 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3600660174 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2798==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc37525c20 T2798) Step #5: ==2798==The signal is caused by a READ memory access. Step #5: ==2798==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fedad78a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fedad78aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fedad768082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2798==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 691 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3601494980 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2802==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffddd4cb50 T2802) Step #5: ==2802==The signal is caused by a READ memory access. Step #5: ==2802==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f397e0a28a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f397e0a2a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f397e080082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2802==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 692 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3602328717 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2806==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd008cc4f0 T2806) Step #5: ==2806==The signal is caused by a READ memory access. Step #5: ==2806==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc1f266a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc1f266aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc1f2648082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2806==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 693 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3603158203 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2810==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeec916d40 T2810) Step #5: ==2810==The signal is caused by a READ memory access. Step #5: ==2810==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2c8c2188a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2c8c218a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2c8c1f6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2810==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 694 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3603990469 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2814==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff883a9770 T2814) Step #5: ==2814==The signal is caused by a READ memory access. Step #5: ==2814==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc553b378a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc553b37a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc553b15082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2814==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 695 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3604820398 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2818==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc64f9aaf0 T2818) Step #5: ==2818==The signal is caused by a READ memory access. Step #5: ==2818==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f88e1d398a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f88e1d39a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f88e1d17082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2818==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 696 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3605655158 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2822==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc03ff6c10 T2822) Step #5: ==2822==The signal is caused by a READ memory access. Step #5: ==2822==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc6ef84f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc6ef84fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc6ef82d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2822==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 697 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3606486814 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2826==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd73772c80 T2826) Step #5: ==2826==The signal is caused by a READ memory access. Step #5: ==2826==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1aed0558a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1aed055a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1aed033082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2826==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 698 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3607316932 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2830==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc9713aa30 T2830) Step #5: ==2830==The signal is caused by a READ memory access. Step #5: ==2830==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa760ee18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa760ee1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa760ebf082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2830==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 699 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3608154731 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2834==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff317d37f0 T2834) Step #5: ==2834==The signal is caused by a READ memory access. Step #5: ==2834==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3bd81c68a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3bd81c6a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3bd81a4082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2834==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 700 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3608989624 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2838==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc2f09b220 T2838) Step #5: ==2838==The signal is caused by a READ memory access. Step #5: ==2838==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa1cbcc78a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa1cbcc7a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa1cbca5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2838==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 701 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3609813428 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2842==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffda33ec060 T2842) Step #5: ==2842==The signal is caused by a READ memory access. Step #5: ==2842==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4c44d628a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4c44d62a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4c44d40082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2842==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 702 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3610641976 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2846==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe52209090 T2846) Step #5: ==2846==The signal is caused by a READ memory access. Step #5: ==2846==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f025363d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f025363da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f025361b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2846==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 703 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3611475838 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2850==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcaa7f12a0 T2850) Step #5: ==2850==The signal is caused by a READ memory access. Step #5: ==2850==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fcb3af5c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fcb3af5ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fcb3af3a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2850==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 704 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3612314748 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2854==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd62037500 T2854) Step #5: ==2854==The signal is caused by a READ memory access. Step #5: ==2854==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f178e3588a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f178e358a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f178e336082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2854==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 705 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3613145429 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2858==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff275e46f0 T2858) Step #5: ==2858==The signal is caused by a READ memory access. Step #5: ==2858==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f14542b88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f14542b8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1454296082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2858==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 706 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3613983842 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2862==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff3143fb90 T2862) Step #5: ==2862==The signal is caused by a READ memory access. Step #5: ==2862==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1d1248f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1d1248fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1d1246d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2862==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 707 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3614812312 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2866==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc8a4a51a0 T2866) Step #5: ==2866==The signal is caused by a READ memory access. Step #5: ==2866==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f389feee8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f389feeea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f389fecc082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2866==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 708 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3615639802 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2870==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd540ef200 T2870) Step #5: ==2870==The signal is caused by a READ memory access. Step #5: ==2870==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f234b3368a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f234b336a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f234b314082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2870==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 709 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3616468180 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2874==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdc1cfcca0 T2874) Step #5: ==2874==The signal is caused by a READ memory access. Step #5: ==2874==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f00e50d48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f00e50d4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f00e50b2082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2874==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 710 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3617301591 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2878==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcccf16fe0 T2878) Step #5: ==2878==The signal is caused by a READ memory access. Step #5: ==2878==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8ca1cea8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8ca1ceaa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8ca1cc8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2878==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 711 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3618131466 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2882==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffca57b460 T2882) Step #5: ==2882==The signal is caused by a READ memory access. Step #5: ==2882==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f366d5468a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f366d546a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f366d524082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2882==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 712 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3618963798 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2886==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcce0fd1c0 T2886) Step #5: ==2886==The signal is caused by a READ memory access. Step #5: ==2886==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fbb3e0348a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fbb3e034a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fbb3e012082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2886==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 713 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3619797472 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2890==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeca17c880 T2890) Step #5: ==2890==The signal is caused by a READ memory access. Step #5: ==2890==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe22c1208a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe22c120a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe22c0fe082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2890==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 714 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3620636302 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2894==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc0c3412d0 T2894) Step #5: ==2894==The signal is caused by a READ memory access. Step #5: ==2894==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f91fd4d18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f91fd4d1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f91fd4af082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2894==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 715 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3621469368 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 27Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2898==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff561fe680 T2898) Step #5: ==2898==The signal is caused by a READ memory access. Step #5: ==2898==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f496bd7c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f496bd7ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f496bd5a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2898==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 716 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3622302050 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2902==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffea50766d0 T2902) Step #5: ==2902==The signal is caused by a READ memory access. Step #5: ==2902==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fbc54c0b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fbc54c0ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fbc54be9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2902==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 717 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3623134086 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2906==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe252f4a10 T2906) Step #5: ==2906==The signal is caused by a READ memory access. Step #5: ==2906==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f18195c88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f18195c8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f18195a6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2906==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 718 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3623965772 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2910==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe4bfa51c0 T2910) Step #5: ==2910==The signal is caused by a READ memory access. Step #5: ==2910==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fab41dc38a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fab41dc3a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fab41da1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2910==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 719 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3624789216 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2914==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcd1366ab0 T2914) Step #5: ==2914==The signal is caused by a READ memory access. Step #5: ==2914==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fdc46e858a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fdc46e85a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fdc46e63082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2914==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 720 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3625611516 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2918==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd863dea70 T2918) Step #5: ==2918==The signal is caused by a READ memory access. Step #5: ==2918==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa086efe8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa086efea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa086edc082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2918==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 721 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3626440329 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2922==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd5644b750 T2922) Step #5: ==2922==The signal is caused by a READ memory access. Step #5: ==2922==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4f9da8b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4f9da8ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4f9da69082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2922==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 722 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3627273225 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2926==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdf5dc96f0 T2926) Step #5: ==2926==The signal is caused by a READ memory access. Step #5: ==2926==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f63054898a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6305489a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6305467082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2926==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 723 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3628103811 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2930==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffe834ad50 T2930) Step #5: ==2930==The signal is caused by a READ memory access. Step #5: ==2930==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f40e0adf8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f40e0adfa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f40e0abd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2930==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 724 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3628940792 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 27Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2934==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd25837950 T2934) Step #5: ==2934==The signal is caused by a READ memory access. Step #5: ==2934==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2a832498a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2a83249a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2a83227082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2934==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 725 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3629777951 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2938==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff10a35150 T2938) Step #5: ==2938==The signal is caused by a READ memory access. Step #5: ==2938==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0c7fbb38a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0c7fbb3a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0c7fb91082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2938==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 726 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3630615152 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2942==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeab405be0 T2942) Step #5: ==2942==The signal is caused by a READ memory access. Step #5: ==2942==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f72306278a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7230627a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7230605082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2942==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 727 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3631448101 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2946==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffb0bbe720 T2946) Step #5: ==2946==The signal is caused by a READ memory access. Step #5: ==2946==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f413e9b58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f413e9b5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f413e993082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2946==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 728 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3632284618 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2950==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe76cd22a0 T2950) Step #5: ==2950==The signal is caused by a READ memory access. Step #5: ==2950==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5d71a348a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5d71a34a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5d71a12082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2950==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 729 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3633112230 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2954==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcf211ff10 T2954) Step #5: ==2954==The signal is caused by a READ memory access. Step #5: ==2954==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f15bd7c48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f15bd7c4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f15bd7a2082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2954==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 730 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3633946219 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2958==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffce2a00560 T2958) Step #5: ==2958==The signal is caused by a READ memory access. Step #5: ==2958==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6e66e868a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6e66e86a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6e66e64082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2958==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 731 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3634783730 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2962==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffa19e2c30 T2962) Step #5: ==2962==The signal is caused by a READ memory access. Step #5: ==2962==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8ed417a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8ed417aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8ed4158082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2962==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 732 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3635614826 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2966==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe05d57440 T2966) Step #5: ==2966==The signal is caused by a READ memory access. Step #5: ==2966==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1832efb8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1832efba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1832ed9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2966==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 733 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3636447074 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2970==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdf2df1500 T2970) Step #5: ==2970==The signal is caused by a READ memory access. Step #5: ==2970==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8b4f52d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8b4f52da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8b4f50b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2970==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 734 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3637285714 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2974==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeb54c98d0 T2974) Step #5: ==2974==The signal is caused by a READ memory access. Step #5: ==2974==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f22f0dc88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f22f0dc8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f22f0da6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2974==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 735 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3638117781 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2978==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff65793330 T2978) Step #5: ==2978==The signal is caused by a READ memory access. Step #5: ==2978==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f79e05888a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f79e0588a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f79e0566082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2978==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 736 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3638950960 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2982==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc04f5b8c0 T2982) Step #5: ==2982==The signal is caused by a READ memory access. Step #5: ==2982==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe218f018a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe218f01a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe218edf082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2982==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 737 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3639789078 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2986==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe56595ea0 T2986) Step #5: ==2986==The signal is caused by a READ memory access. Step #5: ==2986==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f655f7648a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f655f764a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f655f742082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2986==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 738 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3640621937 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2990==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd66814480 T2990) Step #5: ==2990==The signal is caused by a READ memory access. Step #5: ==2990==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f06998228a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0699822a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0699800082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2990==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 739 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3641444828 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2994==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeec7f0d20 T2994) Step #5: ==2994==The signal is caused by a READ memory access. Step #5: ==2994==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f361e86a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f361e86aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f361e848082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2994==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 740 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3642284290 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==2998==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffee89a12d0 T2998) Step #5: ==2998==The signal is caused by a READ memory access. Step #5: ==2998==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4ad60178a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4ad6017a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4ad5ff5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==2998==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 741 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3643119423 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3002==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff302c0ff0 T3002) Step #5: ==3002==The signal is caused by a READ memory access. Step #5: ==3002==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc78edaa8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc78edaaa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc78ed88082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3002==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 742 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3643946317 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3006==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffa36f23c0 T3006) Step #5: ==3006==The signal is caused by a READ memory access. Step #5: ==3006==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f053072a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f053072aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0530708082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3006==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 743 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3644776150 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3010==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe12f0a600 T3010) Step #5: ==3010==The signal is caused by a READ memory access. Step #5: ==3010==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f026db818a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f026db81a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f026db5f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3010==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 744 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3645607678 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3014==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffa57db220 T3014) Step #5: ==3014==The signal is caused by a READ memory access. Step #5: ==3014==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f84edb038a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f84edb03a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f84edae1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3014==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 745 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3646437230 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3018==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffd11c7550 T3018) Step #5: ==3018==The signal is caused by a READ memory access. Step #5: ==3018==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f92b3de98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f92b3de9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f92b3dc7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3018==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 746 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3647273407 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3022==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff8695fa00 T3022) Step #5: ==3022==The signal is caused by a READ memory access. Step #5: ==3022==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f30bdc2d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f30bdc2da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f30bdc0b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3022==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 747 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3648109840 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3026==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffefde7b2c0 T3026) Step #5: ==3026==The signal is caused by a READ memory access. Step #5: ==3026==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9211c148a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9211c14a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9211bf2082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3026==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 748 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3648945369 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3030==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd6a5a59d0 T3030) Step #5: ==3030==The signal is caused by a READ memory access. Step #5: ==3030==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff26c8a88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff26c8a8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff26c886082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3030==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 749 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3649778477 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3034==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd0c384840 T3034) Step #5: ==3034==The signal is caused by a READ memory access. Step #5: ==3034==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb7d8fb48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb7d8fb4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb7d8f92082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3034==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 750 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3650600530 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3038==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd0d544f30 T3038) Step #5: ==3038==The signal is caused by a READ memory access. Step #5: ==3038==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa52cab78a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa52cab7a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa52ca95082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3038==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 751 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3651435135 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3042==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd3ebe6640 T3042) Step #5: ==3042==The signal is caused by a READ memory access. Step #5: ==3042==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f30ea13b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f30ea13ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f30ea119082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3042==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 752 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3652270896 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3046==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc0cd3ce00 T3046) Step #5: ==3046==The signal is caused by a READ memory access. Step #5: ==3046==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2720e3f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2720e3fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2720e1d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3046==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 753 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3653103075 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3050==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe40362e30 T3050) Step #5: ==3050==The signal is caused by a READ memory access. Step #5: ==3050==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f91505338a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9150533a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9150511082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3050==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 754 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3653939137 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3054==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdde8ac160 T3054) Step #5: ==3054==The signal is caused by a READ memory access. Step #5: ==3054==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3c6a3108a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3c6a310a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3c6a2ee082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3054==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 755 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3654766152 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3058==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffc744f0d0 T3058) Step #5: ==3058==The signal is caused by a READ memory access. Step #5: ==3058==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f45aa24e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f45aa24ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f45aa22c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3058==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 756 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3655600641 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3062==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe1536da10 T3062) Step #5: ==3062==The signal is caused by a READ memory access. Step #5: ==3062==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0fc519d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0fc519da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0fc517b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3062==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 757 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3656436882 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3066==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffce81fff30 T3066) Step #5: ==3066==The signal is caused by a READ memory access. Step #5: ==3066==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f32a56a28a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f32a56a2a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f32a5680082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3066==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 758 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3657266513 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3070==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffd89e2600 T3070) Step #5: ==3070==The signal is caused by a READ memory access. Step #5: ==3070==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff16aec18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff16aec1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff16ae9f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3070==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 759 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3658097839 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3074==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdd2dd23b0 T3074) Step #5: ==3074==The signal is caused by a READ memory access. Step #5: ==3074==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4d186d08a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4d186d0a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4d186ae082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3074==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 760 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3658930771 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3078==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff6f0168f0 T3078) Step #5: ==3078==The signal is caused by a READ memory access. Step #5: ==3078==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1a486a48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1a486a4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1a48682082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3078==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 761 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3659760029 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3082==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe74801770 T3082) Step #5: ==3082==The signal is caused by a READ memory access. Step #5: ==3082==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fcde820b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fcde820ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fcde81e9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3082==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 762 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3660582593 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3086==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff8e25d320 T3086) Step #5: ==3086==The signal is caused by a READ memory access. Step #5: ==3086==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4c53a818a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4c53a81a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4c53a5f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3086==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 763 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3661419096 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3090==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff76625850 T3090) Step #5: ==3090==The signal is caused by a READ memory access. Step #5: ==3090==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2ae356f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2ae356fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2ae354d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3090==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 764 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3662245347 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3094==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff73c59820 T3094) Step #5: ==3094==The signal is caused by a READ memory access. Step #5: ==3094==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8894eb28a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8894eb2a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8894e90082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3094==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 765 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3663080377 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3098==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe3e0bb610 T3098) Step #5: ==3098==The signal is caused by a READ memory access. Step #5: ==3098==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6642d5f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6642d5fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6642d3d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3098==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 766 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3663912093 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3102==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff7e7bcdb0 T3102) Step #5: ==3102==The signal is caused by a READ memory access. Step #5: ==3102==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fdef90258a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fdef9025a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fdef9003082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3102==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 767 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3664741075 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3106==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe7732d660 T3106) Step #5: ==3106==The signal is caused by a READ memory access. Step #5: ==3106==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7faf7e5dc8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7faf7e5dca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7faf7e5ba082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3106==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 768 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3665566953 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3110==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff05ed5e10 T3110) Step #5: ==3110==The signal is caused by a READ memory access. Step #5: ==3110==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7feac0b548a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7feac0b54a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7feac0b32082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3110==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 769 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3666396033 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3114==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffda8a29970 T3114) Step #5: ==3114==The signal is caused by a READ memory access. Step #5: ==3114==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f500c0d28a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f500c0d2a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f500c0b0082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3114==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 770 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3667354464 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3118==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd710c15a0 T3118) Step #5: ==3118==The signal is caused by a READ memory access. Step #5: ==3118==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1c47dea8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1c47deaa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1c47dc8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3118==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 771 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3668708881 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3122==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdeba6f150 T3122) Step #5: ==3122==The signal is caused by a READ memory access. Step #5: ==3122==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4f833748a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4f83374a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4f83352082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3122==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 772 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3670107663 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3126==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc9878bc10 T3126) Step #5: ==3126==The signal is caused by a READ memory access. Step #5: ==3126==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f87b9d7a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f87b9d7aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f87b9d58082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3126==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 773 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3671507749 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3130==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd67de8670 T3130) Step #5: ==3130==The signal is caused by a READ memory access. Step #5: ==3130==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb9f5d508a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb9f5d50a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb9f5d2e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3130==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 774 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3672887249 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3134==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe8f0e2330 T3134) Step #5: ==3134==The signal is caused by a READ memory access. Step #5: ==3134==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4550c5e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4550c5ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4550c3c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3134==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 775 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3674310478 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3138==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd65ca39f0 T3138) Step #5: ==3138==The signal is caused by a READ memory access. Step #5: ==3138==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f015ebc88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f015ebc8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f015eba6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3138==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 776 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3675669877 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3142==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd8af56cb0 T3142) Step #5: ==3142==The signal is caused by a READ memory access. Step #5: ==3142==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7faf56a938a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7faf56a93a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7faf56a71082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3142==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 777 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3677068556 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3146==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd73e5e370 T3146) Step #5: ==3146==The signal is caused by a READ memory access. Step #5: ==3146==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5c45d0d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5c45d0da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5c45ceb082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3146==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 778 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3678372122 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3150==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffef745c0e0 T3150) Step #5: ==3150==The signal is caused by a READ memory access. Step #5: ==3150==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f42afa238a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f42afa23a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f42afa01082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3150==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 779 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3679749826 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3154==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff5d9aa8b0 T3154) Step #5: ==3154==The signal is caused by a READ memory access. Step #5: ==3154==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8159cbe8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8159cbea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8159c9c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3154==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 780 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3681085820 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3158==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc4f7963f0 T3158) Step #5: ==3158==The signal is caused by a READ memory access. Step #5: ==3158==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fefc3c148a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fefc3c14a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fefc3bf2082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3158==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 781 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3682371446 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3162==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffd52cd810 T3162) Step #5: ==3162==The signal is caused by a READ memory access. Step #5: ==3162==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f294a60d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f294a60da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f294a5eb082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3162==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 782 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3683777490 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3166==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdd43d7520 T3166) Step #5: ==3166==The signal is caused by a READ memory access. Step #5: ==3166==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa4808ff8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa4808ffa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa4808dd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3166==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 783 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3685196260 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3170==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd736b50b0 T3170) Step #5: ==3170==The signal is caused by a READ memory access. Step #5: ==3170==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6bac89e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6bac89ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6bac87c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3170==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 784 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3686514474 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3174==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe52f10f30 T3174) Step #5: ==3174==The signal is caused by a READ memory access. Step #5: ==3174==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff99c9758a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff99c975a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff99c953082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3174==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 785 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3687853163 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3178==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff11ba6690 T3178) Step #5: ==3178==The signal is caused by a READ memory access. Step #5: ==3178==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff6bc2858a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff6bc285a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff6bc263082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3178==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 786 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3689251142 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3182==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd35948450 T3182) Step #5: ==3182==The signal is caused by a READ memory access. Step #5: ==3182==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ffb223268a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ffb22326a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ffb22304082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3182==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 787 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3690624685 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3186==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd26971e50 T3186) Step #5: ==3186==The signal is caused by a READ memory access. Step #5: ==3186==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fda03c958a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fda03c95a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fda03c73082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3186==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 788 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3692070627 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3190==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc110a5390 T3190) Step #5: ==3190==The signal is caused by a READ memory access. Step #5: ==3190==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f70373bd8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f70373bda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f703739b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3190==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 789 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3693492498 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3194==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcf50dceb0 T3194) Step #5: ==3194==The signal is caused by a READ memory access. Step #5: ==3194==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fcb99c888a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fcb99c88a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fcb99c66082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3194==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 790 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3694901280 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3198==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe9cd70c60 T3198) Step #5: ==3198==The signal is caused by a READ memory access. Step #5: ==3198==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6569ea98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6569ea9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6569e87082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3198==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 791 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3696216997 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3202==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe9dfb4570 T3202) Step #5: ==3202==The signal is caused by a READ memory access. Step #5: ==3202==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa1379c38a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa1379c3a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa1379a1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3202==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 792 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3697643201 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3206==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc2bb93390 T3206) Step #5: ==3206==The signal is caused by a READ memory access. Step #5: ==3206==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f091ff108a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f091ff10a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f091feee082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3206==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 793 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3699007181 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3210==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd567ee2c0 T3210) Step #5: ==3210==The signal is caused by a READ memory access. Step #5: ==3210==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb759d828a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb759d82a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb759d60082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3210==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 794 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3700417482 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3214==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffa7cad7b0 T3214) Step #5: ==3214==The signal is caused by a READ memory access. Step #5: ==3214==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f80167b58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f80167b5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8016793082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3214==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 795 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3701735052 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3218==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd5532ac30 T3218) Step #5: ==3218==The signal is caused by a READ memory access. Step #5: ==3218==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6dd9bee8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6dd9beea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6dd9bcc082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3218==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 796 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3703040774 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3222==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe665134d0 T3222) Step #5: ==3222==The signal is caused by a READ memory access. Step #5: ==3222==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f50ba8be8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f50ba8bea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f50ba89c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3222==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 797 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3704422543 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3226==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc717f5820 T3226) Step #5: ==3226==The signal is caused by a READ memory access. Step #5: ==3226==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7efec59da8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7efec59daa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7efec59b8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3226==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 798 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3705806933 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3230==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffea13be5e0 T3230) Step #5: ==3230==The signal is caused by a READ memory access. Step #5: ==3230==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe16ff378a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe16ff37a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe16ff15082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3230==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 799 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3707115918 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3234==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffd271ac40 T3234) Step #5: ==3234==The signal is caused by a READ memory access. Step #5: ==3234==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8245bd98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8245bd9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8245bb7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3234==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 800 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3708503351 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3238==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffede92180 T3238) Step #5: ==3238==The signal is caused by a READ memory access. Step #5: ==3238==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3b153068a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3b15306a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3b152e4082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3238==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 801 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3709839062 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3242==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdb2191e30 T3242) Step #5: ==3242==The signal is caused by a READ memory access. Step #5: ==3242==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7c822cf8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7c822cfa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7c822ad082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3242==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 802 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3711160871 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3246==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe334a0300 T3246) Step #5: ==3246==The signal is caused by a READ memory access. Step #5: ==3246==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1eb13fd8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1eb13fda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1eb13db082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3246==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 803 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3712480986 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3250==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcb13bd070 T3250) Step #5: ==3250==The signal is caused by a READ memory access. Step #5: ==3250==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9f86b1e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9f86b1ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9f86afc082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3250==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 804 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3713894879 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3254==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe2853c610 T3254) Step #5: ==3254==The signal is caused by a READ memory access. Step #5: ==3254==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff9a77468a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff9a7746a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff9a7724082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3254==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 805 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3715315489 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3258==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffffb071e0 T3258) Step #5: ==3258==The signal is caused by a READ memory access. Step #5: ==3258==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f538f4d58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f538f4d5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f538f4b3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3258==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 806 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3716671824 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3262==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcf1e6a1c0 T3262) Step #5: ==3262==The signal is caused by a READ memory access. Step #5: ==3262==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2debf698a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2debf69a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2debf47082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3262==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 807 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3718054080 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3266==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd793a7810 T3266) Step #5: ==3266==The signal is caused by a READ memory access. Step #5: ==3266==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa6143ad8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa6143ada5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa61438b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3266==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 808 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3719472869 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3270==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd9bf83c00 T3270) Step #5: ==3270==The signal is caused by a READ memory access. Step #5: ==3270==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe3f0cc28a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe3f0cc2a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe3f0ca0082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3270==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 809 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3720843095 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3274==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe1d73a6a0 T3274) Step #5: ==3274==The signal is caused by a READ memory access. Step #5: ==3274==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fdf864378a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fdf86437a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fdf86415082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3274==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 810 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3722146279 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3278==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe71d59b00 T3278) Step #5: ==3278==The signal is caused by a READ memory access. Step #5: ==3278==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9da945d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9da945da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9da943b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3278==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 811 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3723505627 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3282==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd8f8ee160 T3282) Step #5: ==3282==The signal is caused by a READ memory access. Step #5: ==3282==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f42d05628a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f42d0562a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f42d0540082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3282==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 812 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3724832686 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3286==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffce5c37900 T3286) Step #5: ==3286==The signal is caused by a READ memory access. Step #5: ==3286==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ffa7422d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ffa7422da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ffa7420b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3286==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 813 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3726224523 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3290==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcabf118f0 T3290) Step #5: ==3290==The signal is caused by a READ memory access. Step #5: ==3290==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f561053c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f561053ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f561051a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3290==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 814 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3727657599 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3294==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe9597e9d0 T3294) Step #5: ==3294==The signal is caused by a READ memory access. Step #5: ==3294==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff0719b08a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff0719b0a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff07198e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3294==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 815 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3729002996 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3298==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffc9fb5270 T3298) Step #5: ==3298==The signal is caused by a READ memory access. Step #5: ==3298==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8cc9a0b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8cc9a0ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8cc99e9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3298==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 816 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3730388300 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3302==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe1f8cc810 T3302) Step #5: ==3302==The signal is caused by a READ memory access. Step #5: ==3302==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5cb5f5f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5cb5f5fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5cb5f3d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3302==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 817 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3731744998 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3306==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffb50b9370 T3306) Step #5: ==3306==The signal is caused by a READ memory access. Step #5: ==3306==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f33433d28a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f33433d2a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f33433b0082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3306==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 818 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3733120024 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3310==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc9ee7a370 T3310) Step #5: ==3310==The signal is caused by a READ memory access. Step #5: ==3310==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f01306078a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0130607a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f01305e5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3310==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 819 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3734456715 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3314==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd70ed4810 T3314) Step #5: ==3314==The signal is caused by a READ memory access. Step #5: ==3314==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd75dd528a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd75dd52a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd75dd30082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3314==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 820 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3735848020 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3318==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffec71fb870 T3318) Step #5: ==3318==The signal is caused by a READ memory access. Step #5: ==3318==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fcb3df528a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fcb3df52a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fcb3df30082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3318==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 821 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3737231739 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3322==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffbd3006c0 T3322) Step #5: ==3322==The signal is caused by a READ memory access. Step #5: ==3322==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f63107598a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6310759a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6310737082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3322==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 822 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3738509314 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3326==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff29ae3710 T3326) Step #5: ==3326==The signal is caused by a READ memory access. Step #5: ==3326==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f49778208a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4977820a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f49777fe082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3326==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 823 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3739885975 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3330==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffa879ab40 T3330) Step #5: ==3330==The signal is caused by a READ memory access. Step #5: ==3330==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6c63a5e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6c63a5ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6c63a3c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3330==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 824 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3741400728 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3334==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc18d6cbe0 T3334) Step #5: ==3334==The signal is caused by a READ memory access. Step #5: ==3334==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f71d155f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f71d155fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f71d153d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3334==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 825 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3742934926 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3338==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd11b3a630 T3338) Step #5: ==3338==The signal is caused by a READ memory access. Step #5: ==3338==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5d802578a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5d80257a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5d80235082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3338==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 826 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3744426920 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3342==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcc32af1b0 T3342) Step #5: ==3342==The signal is caused by a READ memory access. Step #5: ==3342==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc2cb0be8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc2cb0bea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc2cb09c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3342==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 827 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3745317970 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3346==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffda40cd60 T3346) Step #5: ==3346==The signal is caused by a READ memory access. Step #5: ==3346==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f880d4068a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f880d406a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f880d3e4082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3346==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 828 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3746205045 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3350==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff06b47570 T3350) Step #5: ==3350==The signal is caused by a READ memory access. Step #5: ==3350==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f108b5d08a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f108b5d0a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f108b5ae082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3350==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 829 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3747059065 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3354==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffce8421c10 T3354) Step #5: ==3354==The signal is caused by a READ memory access. Step #5: ==3354==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8f14ffb8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8f14ffba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8f14fd9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3354==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 830 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3747910799 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3358==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff3b9186e0 T3358) Step #5: ==3358==The signal is caused by a READ memory access. Step #5: ==3358==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3ca695a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3ca695aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3ca6938082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3358==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 831 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3748745818 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3362==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc894d6310 T3362) Step #5: ==3362==The signal is caused by a READ memory access. Step #5: ==3362==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3bf50bf8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3bf50bfa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3bf509d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3362==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 832 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3749575417 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3366==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd1c4aa3f0 T3366) Step #5: ==3366==The signal is caused by a READ memory access. Step #5: ==3366==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f04b6c2c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f04b6c2ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f04b6c0a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3366==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 833 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3750414525 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3370==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffde9616740 T3370) Step #5: ==3370==The signal is caused by a READ memory access. Step #5: ==3370==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd3492618a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd349261a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd34923f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3370==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 834 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3751253649 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3374==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd2b1b1a00 T3374) Step #5: ==3374==The signal is caused by a READ memory access. Step #5: ==3374==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7f666918a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7f66691a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7f6666f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3374==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 835 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3752088375 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3378==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc87b1ac80 T3378) Step #5: ==3378==The signal is caused by a READ memory access. Step #5: ==3378==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f087e8978a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f087e897a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f087e875082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3378==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 836 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3752920145 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3382==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcb2cb78f0 T3382) Step #5: ==3382==The signal is caused by a READ memory access. Step #5: ==3382==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4ef68678a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4ef6867a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4ef6845082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3382==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 837 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3753755675 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3386==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd5c1dfd80 T3386) Step #5: ==3386==The signal is caused by a READ memory access. Step #5: ==3386==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa97d8ef8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa97d8efa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa97d8cd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3386==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 838 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3754593946 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3390==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffc8a59220 T3390) Step #5: ==3390==The signal is caused by a READ memory access. Step #5: ==3390==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1ffa0a58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1ffa0a5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1ffa083082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3390==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 839 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3755426380 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3394==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd568ff6d0 T3394) Step #5: ==3394==The signal is caused by a READ memory access. Step #5: ==3394==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe0d5b2d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe0d5b2da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe0d5b0b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3394==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 840 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3756259449 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3398==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffebb704d00 T3398) Step #5: ==3398==The signal is caused by a READ memory access. Step #5: ==3398==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f651d56e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f651d56ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f651d54c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3398==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 841 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3757097987 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3402==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd353cf660 T3402) Step #5: ==3402==The signal is caused by a READ memory access. Step #5: ==3402==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f18346b18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f18346b1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f183468f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3402==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 842 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3757928548 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3406==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffa4c71950 T3406) Step #5: ==3406==The signal is caused by a READ memory access. Step #5: ==3406==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f95ea0168a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f95ea016a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f95e9ff4082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3406==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 843 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3758760587 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 29Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3410==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffebf61c000 T3410) Step #5: ==3410==The signal is caused by a READ memory access. Step #5: ==3410==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6e785fc8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6e785fca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6e785da082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3410==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 844 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3759587675 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3414==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffd1444cb0 T3414) Step #5: ==3414==The signal is caused by a READ memory access. Step #5: ==3414==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa5d1e0c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa5d1e0ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa5d1dea082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3414==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 845 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3760422597 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3418==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd7e34c1a0 T3418) Step #5: ==3418==The signal is caused by a READ memory access. Step #5: ==3418==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb10ac608a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb10ac60a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb10ac3e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3418==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 846 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3761259613 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3422==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe8df31e60 T3422) Step #5: ==3422==The signal is caused by a READ memory access. Step #5: ==3422==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f70a5e468a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f70a5e46a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f70a5e24082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3422==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 847 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3762087966 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3426==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff4153b440 T3426) Step #5: ==3426==The signal is caused by a READ memory access. Step #5: ==3426==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7febb99cf8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7febb99cfa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7febb99ad082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3426==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 848 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3762922162 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3430==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcff808c80 T3430) Step #5: ==3430==The signal is caused by a READ memory access. Step #5: ==3430==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5adbbf28a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5adbbf2a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5adbbd0082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3430==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 849 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3763757549 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3434==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd4a2be330 T3434) Step #5: ==3434==The signal is caused by a READ memory access. Step #5: ==3434==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc4fea9f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc4fea9fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc4fea7d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3434==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 850 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3764590850 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3438==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd335ce200 T3438) Step #5: ==3438==The signal is caused by a READ memory access. Step #5: ==3438==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9a97fde8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9a97fdea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9a97fbc082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3438==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 851 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3765417664 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3442==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd76cc26b0 T3442) Step #5: ==3442==The signal is caused by a READ memory access. Step #5: ==3442==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9b6b9cc8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9b6b9cca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9b6b9aa082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3442==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 852 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3766243938 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3446==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcbc7400c0 T3446) Step #5: ==3446==The signal is caused by a READ memory access. Step #5: ==3446==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa74e7638a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa74e763a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa74e741082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3446==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 853 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3767075872 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3450==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd5f616290 T3450) Step #5: ==3450==The signal is caused by a READ memory access. Step #5: ==3450==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6f8644a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6f8644aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6f86428082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3450==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 854 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3767908048 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3454==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff488ba250 T3454) Step #5: ==3454==The signal is caused by a READ memory access. Step #5: ==3454==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4b08e118a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4b08e11a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4b08def082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3454==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 855 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3768740104 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3458==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff52d13df0 T3458) Step #5: ==3458==The signal is caused by a READ memory access. Step #5: ==3458==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb5c5d868a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb5c5d86a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb5c5d64082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3458==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 856 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3769575789 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3462==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcf0b31800 T3462) Step #5: ==3462==The signal is caused by a READ memory access. Step #5: ==3462==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f187c54b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f187c54ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f187c529082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3462==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 857 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3770410736 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3466==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd675ee6b0 T3466) Step #5: ==3466==The signal is caused by a READ memory access. Step #5: ==3466==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f84a0c9f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f84a0c9fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f84a0c7d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3466==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 858 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3771246828 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3470==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcac00ac80 T3470) Step #5: ==3470==The signal is caused by a READ memory access. Step #5: ==3470==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4d8ca188a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4d8ca18a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4d8c9f6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3470==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 859 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3772079943 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3474==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe36b1e290 T3474) Step #5: ==3474==The signal is caused by a READ memory access. Step #5: ==3474==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe51b9228a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe51b922a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe51b900082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3474==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 860 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3772907952 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3478==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffdbe10ad0 T3478) Step #5: ==3478==The signal is caused by a READ memory access. Step #5: ==3478==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fba6b0c48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fba6b0c4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fba6b0a2082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3478==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 861 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3773740033 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3482==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffac75b100 T3482) Step #5: ==3482==The signal is caused by a READ memory access. Step #5: ==3482==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff6d38878a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff6d3887a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff6d3865082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3482==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 862 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3774571823 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3486==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff33c21720 T3486) Step #5: ==3486==The signal is caused by a READ memory access. Step #5: ==3486==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3a89b5a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3a89b5aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3a89b38082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3486==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 863 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3775404550 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3490==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc39968390 T3490) Step #5: ==3490==The signal is caused by a READ memory access. Step #5: ==3490==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3d615238a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3d61523a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3d61501082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3490==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 864 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3776237664 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3494==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcb7d7f830 T3494) Step #5: ==3494==The signal is caused by a READ memory access. Step #5: ==3494==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd12aab68a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd12aab6a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd12aa94082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3494==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 865 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3777069646 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3498==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe6ae12470 T3498) Step #5: ==3498==The signal is caused by a READ memory access. Step #5: ==3498==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f460044b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f460044ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4600429082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3498==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 866 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3777897270 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3502==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff7867db10 T3502) Step #5: ==3502==The signal is caused by a READ memory access. Step #5: ==3502==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f873ddb48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f873ddb4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f873dd92082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3502==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 867 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3778730677 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 27Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3506==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeabfa8800 T3506) Step #5: ==3506==The signal is caused by a READ memory access. Step #5: ==3506==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fae60e498a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fae60e49a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fae60e27082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3506==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 868 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3779558812 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3510==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd99e53870 T3510) Step #5: ==3510==The signal is caused by a READ memory access. Step #5: ==3510==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7fe3dea8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7fe3deaa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7fe3dc8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3510==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 869 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3780385078 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3514==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe20447870 T3514) Step #5: ==3514==The signal is caused by a READ memory access. Step #5: ==3514==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f71b18d28a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f71b18d2a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f71b18b0082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3514==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 870 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3781219757 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3518==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeb2549f30 T3518) Step #5: ==3518==The signal is caused by a READ memory access. Step #5: ==3518==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff69f4ef8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff69f4efa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff69f4cd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3518==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 871 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3782050260 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3522==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffda02f1e00 T3522) Step #5: ==3522==The signal is caused by a READ memory access. Step #5: ==3522==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fccb8cd98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fccb8cd9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fccb8cb7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3522==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 872 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3782881126 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3526==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffda6c31a70 T3526) Step #5: ==3526==The signal is caused by a READ memory access. Step #5: ==3526==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6dc36088a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6dc3608a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6dc35e6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3526==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 873 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3783710501 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3530==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd4c1f1d90 T3530) Step #5: ==3530==The signal is caused by a READ memory access. Step #5: ==3530==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3e7957a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3e7957aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3e79558082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3530==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 874 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3784545145 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3534==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc879177c0 T3534) Step #5: ==3534==The signal is caused by a READ memory access. Step #5: ==3534==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f14295b88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f14295b8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1429596082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3534==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 875 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3785378525 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3538==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe94b24e00 T3538) Step #5: ==3538==The signal is caused by a READ memory access. Step #5: ==3538==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f92dbc1e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f92dbc1ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f92dbbfc082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3538==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 876 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3786208171 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3542==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcdb1cbd80 T3542) Step #5: ==3542==The signal is caused by a READ memory access. Step #5: ==3542==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f31d985d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f31d985da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f31d983b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3542==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 877 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3787035543 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3546==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff01fcdd90 T3546) Step #5: ==3546==The signal is caused by a READ memory access. Step #5: ==3546==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa22f0b58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa22f0b5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa22f093082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3546==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 878 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3787864787 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3550==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd96d2c840 T3550) Step #5: ==3550==The signal is caused by a READ memory access. Step #5: ==3550==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa26bc1d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa26bc1da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa26bbfb082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3550==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 879 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3788696156 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3554==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc29beeda0 T3554) Step #5: ==3554==The signal is caused by a READ memory access. Step #5: ==3554==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f875346e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f875346ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f875344c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3554==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 880 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3789529238 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3558==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc24dcab90 T3558) Step #5: ==3558==The signal is caused by a READ memory access. Step #5: ==3558==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1c3c7bb8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1c3c7bba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1c3c799082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3558==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 881 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3790358006 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3562==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffafe79fd0 T3562) Step #5: ==3562==The signal is caused by a READ memory access. Step #5: ==3562==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f895d2198a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f895d219a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f895d1f7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3562==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 882 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3791191640 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3566==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdc19cb830 T3566) Step #5: ==3566==The signal is caused by a READ memory access. Step #5: ==3566==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9be26ea8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9be26eaa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9be26c8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3566==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 883 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3792019713 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3570==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe5fe41ae0 T3570) Step #5: ==3570==The signal is caused by a READ memory access. Step #5: ==3570==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8f5fb468a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8f5fb46a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8f5fb24082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3570==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 884 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3792852289 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3574==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc037c1180 T3574) Step #5: ==3574==The signal is caused by a READ memory access. Step #5: ==3574==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1bf34748a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1bf3474a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1bf3452082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3574==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 885 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3793678504 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3578==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdeb65e920 T3578) Step #5: ==3578==The signal is caused by a READ memory access. Step #5: ==3578==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f676a3d98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f676a3d9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f676a3b7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3578==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 886 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3794508188 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3582==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd5d4eff80 T3582) Step #5: ==3582==The signal is caused by a READ memory access. Step #5: ==3582==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f580dde18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f580dde1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f580ddbf082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3582==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 887 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3795341287 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3586==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd9e4f17a0 T3586) Step #5: ==3586==The signal is caused by a READ memory access. Step #5: ==3586==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4911b048a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4911b04a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4911ae2082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3586==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 888 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3796170847 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3590==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff620b30b0 T3590) Step #5: ==3590==The signal is caused by a READ memory access. Step #5: ==3590==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7efccfd248a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7efccfd24a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7efccfd02082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3590==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 889 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3797001726 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3594==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe5dd70240 T3594) Step #5: ==3594==The signal is caused by a READ memory access. Step #5: ==3594==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7face28d98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7face28d9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7face28b7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3594==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 890 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3797837280 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3598==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff5b953910 T3598) Step #5: ==3598==The signal is caused by a READ memory access. Step #5: ==3598==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff8c6c788a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff8c6c78a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff8c6c56082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3598==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 891 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3798668089 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3602==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc78e82e00 T3602) Step #5: ==3602==The signal is caused by a READ memory access. Step #5: ==3602==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd03bb3d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd03bb3da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd03bb1b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3602==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 892 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3799505666 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3606==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc9e5d12a0 T3606) Step #5: ==3606==The signal is caused by a READ memory access. Step #5: ==3606==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa999f028a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa999f02a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa999ee0082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3606==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 893 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3800339362 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3610==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffd0f2ce70 T3610) Step #5: ==3610==The signal is caused by a READ memory access. Step #5: ==3610==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7faf50aae8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7faf50aaea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7faf50a8c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3610==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 894 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3801168269 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3614==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc2db940c0 T3614) Step #5: ==3614==The signal is caused by a READ memory access. Step #5: ==3614==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ffa0c96e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ffa0c96ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ffa0c94c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3614==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 895 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3801998457 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3618==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffea7f20cd0 T3618) Step #5: ==3618==The signal is caused by a READ memory access. Step #5: ==3618==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb08684e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb08684ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb08682c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3618==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 896 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3802830736 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3622==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff8c4d55e0 T3622) Step #5: ==3622==The signal is caused by a READ memory access. Step #5: ==3622==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2ddc2d38a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2ddc2d3a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2ddc2b1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3622==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 897 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3803657512 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3626==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffec349f4b0 T3626) Step #5: ==3626==The signal is caused by a READ memory access. Step #5: ==3626==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f97067288a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9706728a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9706706082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3626==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 898 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3804492044 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3630==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff0d232b40 T3630) Step #5: ==3630==The signal is caused by a READ memory access. Step #5: ==3630==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff3639998a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff363999a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff363977082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3630==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 899 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3805327462 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3634==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff3aaa8980 T3634) Step #5: ==3634==The signal is caused by a READ memory access. Step #5: ==3634==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe8213f58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe8213f5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe8213d3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3634==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 900 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3806161169 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3638==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc95089fa0 T3638) Step #5: ==3638==The signal is caused by a READ memory access. Step #5: ==3638==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7fc5fd58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7fc5fd5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7fc5fb3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3638==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 901 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3806993469 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3642==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff14684510 T3642) Step #5: ==3642==The signal is caused by a READ memory access. Step #5: ==3642==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8d23db58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8d23db5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8d23d93082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3642==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 902 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3807822359 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3646==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe5eba5680 T3646) Step #5: ==3646==The signal is caused by a READ memory access. Step #5: ==3646==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa38f4dd8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa38f4dda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa38f4bb082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3646==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 903 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3808656879 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3650==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd39367b50 T3650) Step #5: ==3650==The signal is caused by a READ memory access. Step #5: ==3650==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2b4e5fc8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2b4e5fca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2b4e5da082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3650==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 904 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3809480663 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3654==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe7f22eb60 T3654) Step #5: ==3654==The signal is caused by a READ memory access. Step #5: ==3654==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fee7b23c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fee7b23ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fee7b21a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3654==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 905 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3810309052 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3658==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffe8427be0 T3658) Step #5: ==3658==The signal is caused by a READ memory access. Step #5: ==3658==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb51f6a88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb51f6a8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb51f686082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3658==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 906 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3811155286 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3662==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc1634a260 T3662) Step #5: ==3662==The signal is caused by a READ memory access. Step #5: ==3662==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f303a7738a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f303a773a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f303a751082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3662==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 907 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3811981964 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3666==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffec82fd540 T3666) Step #5: ==3666==The signal is caused by a READ memory access. Step #5: ==3666==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9f8f3788a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9f8f378a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9f8f356082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3666==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 908 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3812816698 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3670==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe46f2a840 T3670) Step #5: ==3670==The signal is caused by a READ memory access. Step #5: ==3670==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fee550658a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fee55065a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fee55043082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3670==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 909 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3813643553 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3674==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff2799bd20 T3674) Step #5: ==3674==The signal is caused by a READ memory access. Step #5: ==3674==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f00772e88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f00772e8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f00772c6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3674==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 910 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3814473727 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3678==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdc46b32a0 T3678) Step #5: ==3678==The signal is caused by a READ memory access. Step #5: ==3678==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f07709618a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0770961a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f077093f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3678==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 911 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3815301287 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3682==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc84863df0 T3682) Step #5: ==3682==The signal is caused by a READ memory access. Step #5: ==3682==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f384eb0f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f384eb0fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f384eaed082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3682==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 912 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3816130198 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3686==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe672622e0 T3686) Step #5: ==3686==The signal is caused by a READ memory access. Step #5: ==3686==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8fe330b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8fe330ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8fe32e9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3686==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 913 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3816963564 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3690==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffda3f49490 T3690) Step #5: ==3690==The signal is caused by a READ memory access. Step #5: ==3690==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7390efa8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7390efaa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7390ed8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3690==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 914 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3817801556 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3694==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd96844220 T3694) Step #5: ==3694==The signal is caused by a READ memory access. Step #5: ==3694==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f29831608a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2983160a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f298313e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3694==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 915 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3818644951 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 27Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3698==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffbd49adc0 T3698) Step #5: ==3698==The signal is caused by a READ memory access. Step #5: ==3698==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f15636498a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1563649a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1563627082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3698==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 916 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3819467138 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3702==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd50e83070 T3702) Step #5: ==3702==The signal is caused by a READ memory access. Step #5: ==3702==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0ac06108a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0ac0610a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0ac05ee082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3702==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 917 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3820290412 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3706==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff33214f00 T3706) Step #5: ==3706==The signal is caused by a READ memory access. Step #5: ==3706==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9676e5d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9676e5da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9676e3b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3706==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 918 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3821119119 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3710==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc13677fc0 T3710) Step #5: ==3710==The signal is caused by a READ memory access. Step #5: ==3710==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc922f688a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc922f68a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc922f46082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3710==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 919 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3821950683 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3714==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd4ebe1670 T3714) Step #5: ==3714==The signal is caused by a READ memory access. Step #5: ==3714==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd07a0188a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd07a018a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd079ff6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3714==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 920 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3822783920 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3718==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe5c134430 T3718) Step #5: ==3718==The signal is caused by a READ memory access. Step #5: ==3718==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fbb823048a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fbb82304a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fbb822e2082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3718==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 921 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3823612468 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3722==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff14ef8950 T3722) Step #5: ==3722==The signal is caused by a READ memory access. Step #5: ==3722==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f57047088a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5704708a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f57046e6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3722==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 922 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3824446440 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3726==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd773add20 T3726) Step #5: ==3726==The signal is caused by a READ memory access. Step #5: ==3726==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1806e308a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1806e30a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1806e0e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3726==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 923 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3825278637 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3730==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff56a140c0 T3730) Step #5: ==3730==The signal is caused by a READ memory access. Step #5: ==3730==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f14638018a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1463801a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f14637df082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3730==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 924 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3826105797 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3734==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffca751fc50 T3734) Step #5: ==3734==The signal is caused by a READ memory access. Step #5: ==3734==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f91f01638a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f91f0163a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f91f0141082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3734==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 925 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3826937758 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3738==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffeef52450 T3738) Step #5: ==3738==The signal is caused by a READ memory access. Step #5: ==3738==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb88c2278a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb88c227a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb88c205082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3738==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 926 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3827770850 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3742==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcf448f430 T3742) Step #5: ==3742==The signal is caused by a READ memory access. Step #5: ==3742==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f78129908a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7812990a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f781296e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3742==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 927 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3828592981 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3746==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd181a55a0 T3746) Step #5: ==3746==The signal is caused by a READ memory access. Step #5: ==3746==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9b397248a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9b39724a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9b39702082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3746==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 928 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3829413430 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3750==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcf0b8adf0 T3750) Step #5: ==3750==The signal is caused by a READ memory access. Step #5: ==3750==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f686d2988a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f686d298a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f686d276082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3750==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 929 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3830248367 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3754==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeff27d940 T3754) Step #5: ==3754==The signal is caused by a READ memory access. Step #5: ==3754==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f35251b58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f35251b5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3525193082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3754==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 930 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3831078188 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3758==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdbc4fd250 T3758) Step #5: ==3758==The signal is caused by a READ memory access. Step #5: ==3758==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f19eee778a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f19eee77a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f19eee55082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3758==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 931 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3831902970 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3762==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffca8b33f20 T3762) Step #5: ==3762==The signal is caused by a READ memory access. Step #5: ==3762==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1f188f08a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1f188f0a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1f188ce082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3762==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 932 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3832729590 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3766==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd7b9a5e80 T3766) Step #5: ==3766==The signal is caused by a READ memory access. Step #5: ==3766==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f37bbea88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f37bbea8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f37bbe86082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3766==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 933 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3833557647 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3770==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd45d9f5a0 T3770) Step #5: ==3770==The signal is caused by a READ memory access. Step #5: ==3770==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f30de3ed8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f30de3eda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f30de3cb082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3770==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 934 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3834393435 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3774==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc98587ae0 T3774) Step #5: ==3774==The signal is caused by a READ memory access. Step #5: ==3774==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7efefdc8c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7efefdc8ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7efefdc6a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3774==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 935 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3835230528 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3778==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdf99bf250 T3778) Step #5: ==3778==The signal is caused by a READ memory access. Step #5: ==3778==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f77e35d88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f77e35d8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f77e35b6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3778==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 936 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3836060278 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3782==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffee0af1680 T3782) Step #5: ==3782==The signal is caused by a READ memory access. Step #5: ==3782==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0131f898a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0131f89a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0131f67082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3782==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 937 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3836892588 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3786==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe3e76fbb0 T3786) Step #5: ==3786==The signal is caused by a READ memory access. Step #5: ==3786==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6474c208a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6474c20a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6474bfe082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3786==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 938 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3837723940 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3790==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd105fcc60 T3790) Step #5: ==3790==The signal is caused by a READ memory access. Step #5: ==3790==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd13fd078a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd13fd07a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd13fce5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3790==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 939 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3838553294 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3794==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffde1f65a20 T3794) Step #5: ==3794==The signal is caused by a READ memory access. Step #5: ==3794==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7faabb3b48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7faabb3b4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7faabb392082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3794==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 940 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3839381281 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3798==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc14bdca30 T3798) Step #5: ==3798==The signal is caused by a READ memory access. Step #5: ==3798==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f17e8e9b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f17e8e9ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f17e8e79082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3798==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 941 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3840216762 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3802==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff2c055c00 T3802) Step #5: ==3802==The signal is caused by a READ memory access. Step #5: ==3802==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fca98cce8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fca98ccea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fca98cac082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3802==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 942 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3841048860 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3806==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe20b91cc0 T3806) Step #5: ==3806==The signal is caused by a READ memory access. Step #5: ==3806==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe28b1088a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe28b108a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe28b0e6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3806==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 943 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3841884085 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3810==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd289eea80 T3810) Step #5: ==3810==The signal is caused by a READ memory access. Step #5: ==3810==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6c35a718a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6c35a71a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6c35a4f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3810==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 944 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3842710130 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3814==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff769868f0 T3814) Step #5: ==3814==The signal is caused by a READ memory access. Step #5: ==3814==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fab5e9468a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fab5e946a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fab5e924082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3814==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 945 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3843543151 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3818==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd945d7fd0 T3818) Step #5: ==3818==The signal is caused by a READ memory access. Step #5: ==3818==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fadc4eaa8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fadc4eaaa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fadc4e88082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3818==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 946 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3844374055 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3822==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc65c164b0 T3822) Step #5: ==3822==The signal is caused by a READ memory access. Step #5: ==3822==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc70989c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc70989ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc70987a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3822==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 947 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3845205740 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3826==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd149c21a0 T3826) Step #5: ==3826==The signal is caused by a READ memory access. Step #5: ==3826==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5d17baf8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5d17bafa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5d17b8d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3826==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 948 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3846035129 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3830==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff6cb4a6b0 T3830) Step #5: ==3830==The signal is caused by a READ memory access. Step #5: ==3830==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fbab71858a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fbab7185a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fbab7163082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3830==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 949 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3846860153 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3834==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffcf871fa0 T3834) Step #5: ==3834==The signal is caused by a READ memory access. Step #5: ==3834==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f10f22848a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f10f2284a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f10f2262082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3834==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 950 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3847691143 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3838==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff6918d190 T3838) Step #5: ==3838==The signal is caused by a READ memory access. Step #5: ==3838==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd839e248a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd839e24a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd839e02082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3838==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 951 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3848522488 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3842==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc2f416a90 T3842) Step #5: ==3842==The signal is caused by a READ memory access. Step #5: ==3842==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2d8a83b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2d8a83ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2d8a819082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3842==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 952 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3849349404 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3846==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffde21381f0 T3846) Step #5: ==3846==The signal is caused by a READ memory access. Step #5: ==3846==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f697241c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f697241ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f69723fa082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3846==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 953 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3850177157 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3850==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc2fc5aa60 T3850) Step #5: ==3850==The signal is caused by a READ memory access. Step #5: ==3850==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fbf78d3d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fbf78d3da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fbf78d1b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3850==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 954 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3851007332 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3854==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd1af902e0 T3854) Step #5: ==3854==The signal is caused by a READ memory access. Step #5: ==3854==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f90a3b5e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f90a3b5ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f90a3b3c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3854==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 955 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3851841568 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3858==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe10d8d240 T3858) Step #5: ==3858==The signal is caused by a READ memory access. Step #5: ==3858==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f35c76748a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f35c7674a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f35c7652082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3858==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 956 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3852672574 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3862==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffd880a220 T3862) Step #5: ==3862==The signal is caused by a READ memory access. Step #5: ==3862==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f93d254e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f93d254ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f93d252c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3862==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 957 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3853505814 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3866==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcc50fc4f0 T3866) Step #5: ==3866==The signal is caused by a READ memory access. Step #5: ==3866==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4065d938a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4065d93a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4065d71082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3866==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 958 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3854338216 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3870==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd7663fe20 T3870) Step #5: ==3870==The signal is caused by a READ memory access. Step #5: ==3870==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8c180f18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8c180f1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8c180cf082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3870==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 959 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3855167080 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3874==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdf4dfbb10 T3874) Step #5: ==3874==The signal is caused by a READ memory access. Step #5: ==3874==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8fd88b88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8fd88b8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8fd8896082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3874==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 960 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3855998062 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3878==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd6278d670 T3878) Step #5: ==3878==The signal is caused by a READ memory access. Step #5: ==3878==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f035191b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f035191ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f03518f9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3878==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 961 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3856830788 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3882==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff32d04140 T3882) Step #5: ==3882==The signal is caused by a READ memory access. Step #5: ==3882==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fea4dc6f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fea4dc6fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fea4dc4d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3882==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 962 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3857664567 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3886==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd657b8ac0 T3886) Step #5: ==3886==The signal is caused by a READ memory access. Step #5: ==3886==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ffbc6ff48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ffbc6ff4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ffbc6fd2082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3886==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 963 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3858501395 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3890==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffed9756780 T3890) Step #5: ==3890==The signal is caused by a READ memory access. Step #5: ==3890==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f35b81c98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f35b81c9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f35b81a7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3890==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 964 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3859330906 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3894==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd97fac100 T3894) Step #5: ==3894==The signal is caused by a READ memory access. Step #5: ==3894==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fcb3d81f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fcb3d81fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fcb3d7fd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3894==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 965 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3860155022 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3898==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe7efda500 T3898) Step #5: ==3898==The signal is caused by a READ memory access. Step #5: ==3898==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f73bad2a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f73bad2aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f73bad08082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3898==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 966 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3860982397 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3902==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff4348f590 T3902) Step #5: ==3902==The signal is caused by a READ memory access. Step #5: ==3902==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f32846448a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3284644a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3284622082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3902==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 967 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3861813860 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3906==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffdca7c690 T3906) Step #5: ==3906==The signal is caused by a READ memory access. Step #5: ==3906==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0a7ef5a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0a7ef5aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0a7ef38082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3906==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 968 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3862643135 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3910==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffffc4d44f0 T3910) Step #5: ==3910==The signal is caused by a READ memory access. Step #5: ==3910==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9e6574a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9e6574aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9e65728082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3910==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 969 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3863478893 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3914==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe17019b10 T3914) Step #5: ==3914==The signal is caused by a READ memory access. Step #5: ==3914==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f53deb988a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f53deb98a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f53deb76082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3914==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 970 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3864304433 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3918==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffee5c29470 T3918) Step #5: ==3918==The signal is caused by a READ memory access. Step #5: ==3918==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f126e6508a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f126e650a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f126e62e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3918==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 971 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3865138230 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3922==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeacbcc540 T3922) Step #5: ==3922==The signal is caused by a READ memory access. Step #5: ==3922==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd64a1d88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd64a1d8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd64a1b6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3922==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 972 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3865971840 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3926==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe71f4fd70 T3926) Step #5: ==3926==The signal is caused by a READ memory access. Step #5: ==3926==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f40534328a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4053432a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4053410082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3926==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 973 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3866808714 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3930==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcca944ee0 T3930) Step #5: ==3930==The signal is caused by a READ memory access. Step #5: ==3930==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8f4a2b58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8f4a2b5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8f4a293082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3930==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 974 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3867636950 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3934==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe406375f0 T3934) Step #5: ==3934==The signal is caused by a READ memory access. Step #5: ==3934==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4c6903b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4c6903ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4c69019082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3934==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 975 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3868469551 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3938==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc6dbb2cd0 T3938) Step #5: ==3938==The signal is caused by a READ memory access. Step #5: ==3938==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4fec0a88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4fec0a8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4fec086082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3938==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 976 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3869305469 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3942==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff9bf1ade0 T3942) Step #5: ==3942==The signal is caused by a READ memory access. Step #5: ==3942==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc5031618a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc503161a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc50313f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3942==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 977 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3870135352 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3946==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcb6256680 T3946) Step #5: ==3946==The signal is caused by a READ memory access. Step #5: ==3946==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f09972098a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0997209a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f09971e7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3946==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 978 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3870968809 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3950==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffdf9398e0 T3950) Step #5: ==3950==The signal is caused by a READ memory access. Step #5: ==3950==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f503fcc48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f503fcc4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f503fca2082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3950==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 979 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3871798777 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3954==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd0c9e88f0 T3954) Step #5: ==3954==The signal is caused by a READ memory access. Step #5: ==3954==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0b5e3af8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0b5e3afa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0b5e38d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3954==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 980 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3872632475 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3958==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff4e63c310 T3958) Step #5: ==3958==The signal is caused by a READ memory access. Step #5: ==3958==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f977d9878a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f977d987a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f977d965082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3958==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 981 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3873453953 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3962==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc17ed5680 T3962) Step #5: ==3962==The signal is caused by a READ memory access. Step #5: ==3962==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f45ee9e78a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f45ee9e7a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f45ee9c5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3962==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 982 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3874286954 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3966==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe8c06d4b0 T3966) Step #5: ==3966==The signal is caused by a READ memory access. Step #5: ==3966==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7deb3a08a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7deb3a0a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7deb37e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3966==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 983 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3875118928 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3970==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc1d11cff0 T3970) Step #5: ==3970==The signal is caused by a READ memory access. Step #5: ==3970==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fcf280768a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fcf28076a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fcf28054082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3970==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 984 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3875944394 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3974==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd55ab0690 T3974) Step #5: ==3974==The signal is caused by a READ memory access. Step #5: ==3974==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f06698ca8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f06698caa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f06698a8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3974==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 985 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3876773134 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3978==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffee8af5bc0 T3978) Step #5: ==3978==The signal is caused by a READ memory access. Step #5: ==3978==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f26307d18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f26307d1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f26307af082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3978==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 986 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3877593464 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3982==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdd5e0dd70 T3982) Step #5: ==3982==The signal is caused by a READ memory access. Step #5: ==3982==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f26d501d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f26d501da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f26d4ffb082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3982==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 987 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3878421353 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3986==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd15d35cd0 T3986) Step #5: ==3986==The signal is caused by a READ memory access. Step #5: ==3986==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f427213b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f427213ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4272119082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3986==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 988 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3879259738 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3990==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffb3a24600 T3990) Step #5: ==3990==The signal is caused by a READ memory access. Step #5: ==3990==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7e764608a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7e76460a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7e7643e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3990==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 989 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3880087802 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3994==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd6c1e8190 T3994) Step #5: ==3994==The signal is caused by a READ memory access. Step #5: ==3994==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f81382d88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f81382d8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f81382b6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3994==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 990 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3880925152 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==3998==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffea8ddbef0 T3998) Step #5: ==3998==The signal is caused by a READ memory access. Step #5: ==3998==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2cb34008a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2cb3400a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2cb33de082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==3998==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 991 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3881752480 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4002==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd0532fef0 T4002) Step #5: ==4002==The signal is caused by a READ memory access. Step #5: ==4002==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff2d3a178a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff2d3a17a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff2d39f5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4002==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 992 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3882577063 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4006==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd5d6edf10 T4006) Step #5: ==4006==The signal is caused by a READ memory access. Step #5: ==4006==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f45e854c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f45e854ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f45e852a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4006==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 993 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3883413779 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4010==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff217ba1e0 T4010) Step #5: ==4010==The signal is caused by a READ memory access. Step #5: ==4010==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc7c440d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc7c440da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc7c43eb082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4010==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 994 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3884238712 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4014==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd240b8cb0 T4014) Step #5: ==4014==The signal is caused by a READ memory access. Step #5: ==4014==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4493a9b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4493a9ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4493a79082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4014==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 995 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3885072001 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4018==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe70f6e490 T4018) Step #5: ==4018==The signal is caused by a READ memory access. Step #5: ==4018==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f98680ac8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f98680aca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f986808a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4018==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 996 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3885908516 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4022==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe72e3df00 T4022) Step #5: ==4022==The signal is caused by a READ memory access. Step #5: ==4022==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff829aa18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff829aa1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff829a7f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4022==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 997 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3886737518 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4026==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe3c8e4b10 T4026) Step #5: ==4026==The signal is caused by a READ memory access. Step #5: ==4026==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f077efbf8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f077efbfa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f077ef9d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4026==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 998 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3887569816 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4030==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcbb8c8c10 T4030) Step #5: ==4030==The signal is caused by a READ memory access. Step #5: ==4030==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f32f2d008a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f32f2d00a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f32f2cde082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4030==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 999 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3888406412 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4034==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd8d71bb70 T4034) Step #5: ==4034==The signal is caused by a READ memory access. Step #5: ==4034==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9f77ec58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9f77ec5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9f77ea3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4034==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1000 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3889234358 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4038==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd68e3e980 T4038) Step #5: ==4038==The signal is caused by a READ memory access. Step #5: ==4038==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f797800f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f797800fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7977fed082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4038==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1001 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3890066677 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4042==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffda6c15ce0 T4042) Step #5: ==4042==The signal is caused by a READ memory access. Step #5: ==4042==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fbff67b38a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fbff67b3a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fbff6791082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4042==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1002 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3890903496 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4046==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcfecdafd0 T4046) Step #5: ==4046==The signal is caused by a READ memory access. Step #5: ==4046==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb6f2eba8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb6f2ebaa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb6f2e98082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4046==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1003 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3891727692 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4050==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffed6180840 T4050) Step #5: ==4050==The signal is caused by a READ memory access. Step #5: ==4050==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f97533408a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9753340a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f975331e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4050==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1004 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3892556207 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4054==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffce1cf23c0 T4054) Step #5: ==4054==The signal is caused by a READ memory access. Step #5: ==4054==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fbcc6fa38a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fbcc6fa3a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fbcc6f81082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4054==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1005 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3893386469 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4058==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcae37fb30 T4058) Step #5: ==4058==The signal is caused by a READ memory access. Step #5: ==4058==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f63fcdf18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f63fcdf1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f63fcdcf082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4058==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1006 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3894211645 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4062==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc7de87780 T4062) Step #5: ==4062==The signal is caused by a READ memory access. Step #5: ==4062==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc3b49ee8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc3b49eea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc3b49cc082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4062==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1007 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3895045152 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4066==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd55ebad00 T4066) Step #5: ==4066==The signal is caused by a READ memory access. Step #5: ==4066==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc3ad26e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc3ad26ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc3ad24c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4066==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1008 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3895872700 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4070==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc790bbbc0 T4070) Step #5: ==4070==The signal is caused by a READ memory access. Step #5: ==4070==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc80bddd8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc80bddda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc80bdbb082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4070==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1009 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3896695795 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4074==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffc3921e40 T4074) Step #5: ==4074==The signal is caused by a READ memory access. Step #5: ==4074==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6aa14678a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6aa1467a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6aa1445082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4074==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1010 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3897525095 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4078==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe8ed90110 T4078) Step #5: ==4078==The signal is caused by a READ memory access. Step #5: ==4078==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f56a0fa58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f56a0fa5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f56a0f83082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4078==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1011 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3898361076 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4082==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff212fc290 T4082) Step #5: ==4082==The signal is caused by a READ memory access. Step #5: ==4082==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1686e158a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1686e15a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1686df3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4082==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1012 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3899195022 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4086==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc7c70cb60 T4086) Step #5: ==4086==The signal is caused by a READ memory access. Step #5: ==4086==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fbd229428a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fbd22942a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fbd22920082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4086==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1013 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3900020879 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4090==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffda5644630 T4090) Step #5: ==4090==The signal is caused by a READ memory access. Step #5: ==4090==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f79e83e18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f79e83e1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f79e83bf082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4090==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1014 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3900843592 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4094==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffe66b8480 T4094) Step #5: ==4094==The signal is caused by a READ memory access. Step #5: ==4094==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fdeb30e88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fdeb30e8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fdeb30c6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4094==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1015 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3901675447 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4098==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe7d879b30 T4098) Step #5: ==4098==The signal is caused by a READ memory access. Step #5: ==4098==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6c2e11d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6c2e11da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6c2e0fb082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4098==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1016 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3902512431 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4102==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc3a468b70 T4102) Step #5: ==4102==The signal is caused by a READ memory access. Step #5: ==4102==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5a26e688a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5a26e68a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5a26e46082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4102==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1017 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3903340972 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4106==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdd22b3550 T4106) Step #5: ==4106==The signal is caused by a READ memory access. Step #5: ==4106==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f787bde78a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f787bde7a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f787bdc5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4106==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1018 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3904173444 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4110==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffae7ab840 T4110) Step #5: ==4110==The signal is caused by a READ memory access. Step #5: ==4110==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa6220118a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa622011a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa621fef082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4110==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1019 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3905002391 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4114==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff88738a00 T4114) Step #5: ==4114==The signal is caused by a READ memory access. Step #5: ==4114==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f68c63f18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f68c63f1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f68c63cf082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4114==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1020 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3905834276 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4118==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffff861f550 T4118) Step #5: ==4118==The signal is caused by a READ memory access. Step #5: ==4118==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3b731558a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3b73155a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3b73133082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4118==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1021 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3906670758 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4122==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff7900e070 T4122) Step #5: ==4122==The signal is caused by a READ memory access. Step #5: ==4122==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5f9ded58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5f9ded5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5f9deb3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4122==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1022 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3907505293 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4126==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff28910160 T4126) Step #5: ==4126==The signal is caused by a READ memory access. Step #5: ==4126==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9da6e808a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9da6e80a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9da6e5e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4126==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1023 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3908336968 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4130==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeebb721c0 T4130) Step #5: ==4130==The signal is caused by a READ memory access. Step #5: ==4130==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2bafc278a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2bafc27a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2bafc05082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4130==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1024 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3909161073 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4134==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff2ce30f50 T4134) Step #5: ==4134==The signal is caused by a READ memory access. Step #5: ==4134==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff0232718a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff023271a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff02324f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4134==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1025 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3909998448 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4138==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff6ed1fd60 T4138) Step #5: ==4138==The signal is caused by a READ memory access. Step #5: ==4138==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f107b72b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f107b72ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f107b709082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4138==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1026 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3910829947 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4142==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcdd7045e0 T4142) Step #5: ==4142==The signal is caused by a READ memory access. Step #5: ==4142==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd5b1cf98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd5b1cf9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd5b1cd7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4142==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1027 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3911660727 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4146==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff99e221f0 T4146) Step #5: ==4146==The signal is caused by a READ memory access. Step #5: ==4146==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0c5a5ea8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0c5a5eaa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0c5a5c8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4146==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1028 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3912494661 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4150==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd3008a0a0 T4150) Step #5: ==4150==The signal is caused by a READ memory access. Step #5: ==4150==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fad93ca18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fad93ca1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fad93c7f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4150==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1029 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3913333689 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4154==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffff9a31230 T4154) Step #5: ==4154==The signal is caused by a READ memory access. Step #5: ==4154==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9a8d3af8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9a8d3afa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9a8d38d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4154==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1030 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3914165011 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4158==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc79bd15e0 T4158) Step #5: ==4158==The signal is caused by a READ memory access. Step #5: ==4158==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5dbed178a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5dbed17a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5dbecf5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4158==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1031 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3914993976 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4162==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffecccb8fe0 T4162) Step #5: ==4162==The signal is caused by a READ memory access. Step #5: ==4162==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd0ae3528a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd0ae352a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd0ae330082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4162==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1032 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3915831039 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4166==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd6403f630 T4166) Step #5: ==4166==The signal is caused by a READ memory access. Step #5: ==4166==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff709f398a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff709f39a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff709f17082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4166==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1033 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3916657089 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4170==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd6af3b4c0 T4170) Step #5: ==4170==The signal is caused by a READ memory access. Step #5: ==4170==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7feb6378d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7feb6378da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7feb6376b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4170==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1034 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3917494440 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4174==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe746d8040 T4174) Step #5: ==4174==The signal is caused by a READ memory access. Step #5: ==4174==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff2648958a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff264895a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff264873082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4174==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1035 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3918330574 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4178==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcc76e09b0 T4178) Step #5: ==4178==The signal is caused by a READ memory access. Step #5: ==4178==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f081d83b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f081d83ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f081d819082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4178==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1036 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3919165922 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4182==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffddbf4d750 T4182) Step #5: ==4182==The signal is caused by a READ memory access. Step #5: ==4182==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1e844088a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1e84408a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1e843e6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4182==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1037 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3919995759 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4186==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd248fd160 T4186) Step #5: ==4186==The signal is caused by a READ memory access. Step #5: ==4186==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f37a263a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f37a263aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f37a2618082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4186==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1038 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3920827146 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4190==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc67069cc0 T4190) Step #5: ==4190==The signal is caused by a READ memory access. Step #5: ==4190==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f86861778a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8686177a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8686155082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4190==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1039 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3921663664 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4194==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff1054e160 T4194) Step #5: ==4194==The signal is caused by a READ memory access. Step #5: ==4194==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6c5da7a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6c5da7aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6c5da58082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4194==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1040 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3922500143 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4198==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcba2bbaf0 T4198) Step #5: ==4198==The signal is caused by a READ memory access. Step #5: ==4198==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4b4d2628a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4b4d262a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4b4d240082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4198==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1041 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3923328410 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4202==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd7f363840 T4202) Step #5: ==4202==The signal is caused by a READ memory access. Step #5: ==4202==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f658ffd78a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f658ffd7a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f658ffb5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4202==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1042 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3924168384 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4206==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff58821df0 T4206) Step #5: ==4206==The signal is caused by a READ memory access. Step #5: ==4206==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f39cf7ed8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f39cf7eda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f39cf7cb082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4206==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1043 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3924998647 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4210==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffee5da6ba0 T4210) Step #5: ==4210==The signal is caused by a READ memory access. Step #5: ==4210==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fde19db48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fde19db4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fde19d92082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4210==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1044 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3925831983 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4214==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff808aff30 T4214) Step #5: ==4214==The signal is caused by a READ memory access. Step #5: ==4214==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb10f4cf8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb10f4cfa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb10f4ad082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4214==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1045 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3926664757 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4218==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc647e82a0 T4218) Step #5: ==4218==The signal is caused by a READ memory access. Step #5: ==4218==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f18d13888a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f18d1388a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f18d1366082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4218==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1046 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3927497542 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4222==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffec8c43280 T4222) Step #5: ==4222==The signal is caused by a READ memory access. Step #5: ==4222==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7efff923a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7efff923aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7efff9218082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4222==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1047 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3928328665 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4226==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdd4a2cb70 T4226) Step #5: ==4226==The signal is caused by a READ memory access. Step #5: ==4226==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff676ca28a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff676ca2a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff676c80082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4226==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1048 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3929160638 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4230==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd8c99b1a0 T4230) Step #5: ==4230==The signal is caused by a READ memory access. Step #5: ==4230==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f877a3168a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f877a316a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f877a2f4082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4230==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1049 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3929993543 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4234==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcb4f9b010 T4234) Step #5: ==4234==The signal is caused by a READ memory access. Step #5: ==4234==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f08c92928a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f08c9292a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f08c9270082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4234==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1050 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3930824643 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4238==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd07a8f530 T4238) Step #5: ==4238==The signal is caused by a READ memory access. Step #5: ==4238==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3a4a7df8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3a4a7dfa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3a4a7bd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4238==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1051 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3931650872 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4242==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcaf2dd8c0 T4242) Step #5: ==4242==The signal is caused by a READ memory access. Step #5: ==4242==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0b8c11a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0b8c11aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0b8c0f8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4242==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1052 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3932484698 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4246==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd54d69e50 T4246) Step #5: ==4246==The signal is caused by a READ memory access. Step #5: ==4246==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa3fe8d38a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa3fe8d3a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa3fe8b1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4246==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1053 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3933318157 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4250==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc6b7043d0 T4250) Step #5: ==4250==The signal is caused by a READ memory access. Step #5: ==4250==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f95690928a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9569092a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9569070082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4250==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1054 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3934155196 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4254==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffef25a6c40 T4254) Step #5: ==4254==The signal is caused by a READ memory access. Step #5: ==4254==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f12dccda8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f12dccdaa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f12dccb8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4254==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1055 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3934985815 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4258==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd49c8b180 T4258) Step #5: ==4258==The signal is caused by a READ memory access. Step #5: ==4258==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f17a23708a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f17a2370a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f17a234e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4258==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1056 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3935815744 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4262==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc176a45d0 T4262) Step #5: ==4262==The signal is caused by a READ memory access. Step #5: ==4262==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fbbb173f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fbbb173fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fbbb171d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4262==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1057 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3936644295 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4266==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff05637f00 T4266) Step #5: ==4266==The signal is caused by a READ memory access. Step #5: ==4266==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f031beaf8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f031beafa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f031be8d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4266==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1058 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3937473495 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4270==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc34ed6bd0 T4270) Step #5: ==4270==The signal is caused by a READ memory access. Step #5: ==4270==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa985f878a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa985f87a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa985f65082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4270==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1059 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3938295376 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4274==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd50fb1a20 T4274) Step #5: ==4274==The signal is caused by a READ memory access. Step #5: ==4274==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f93a67f48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f93a67f4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f93a67d2082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4274==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1060 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3939130993 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4278==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdf2597570 T4278) Step #5: ==4278==The signal is caused by a READ memory access. Step #5: ==4278==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f03fb6e18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f03fb6e1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f03fb6bf082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4278==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1061 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3939961595 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4282==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc47e65740 T4282) Step #5: ==4282==The signal is caused by a READ memory access. Step #5: ==4282==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7ec20e98a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7ec20e9a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7ec20c7082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4282==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1062 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3940800368 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4286==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd2bad4410 T4286) Step #5: ==4286==The signal is caused by a READ memory access. Step #5: ==4286==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7efeb00308a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7efeb0030a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7efeb000e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4286==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1063 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3941638736 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4290==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd82dbe480 T4290) Step #5: ==4290==The signal is caused by a READ memory access. Step #5: ==4290==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f688b9a88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f688b9a8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f688b986082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4290==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1064 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3942471084 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4294==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe59ab9680 T4294) Step #5: ==4294==The signal is caused by a READ memory access. Step #5: ==4294==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5421ddf8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5421ddfa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5421dbd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4294==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1065 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3943299034 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4298==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc0d74e850 T4298) Step #5: ==4298==The signal is caused by a READ memory access. Step #5: ==4298==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7eff0f2c68a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7eff0f2c6a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7eff0f2a4082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4298==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1066 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3944135920 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4302==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff5fc6a920 T4302) Step #5: ==4302==The signal is caused by a READ memory access. Step #5: ==4302==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6f10b258a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6f10b25a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6f10b03082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4302==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1067 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3944974905 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4306==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdc5e4bc90 T4306) Step #5: ==4306==The signal is caused by a READ memory access. Step #5: ==4306==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9dcebcf8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9dcebcfa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9dcebad082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4306==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1068 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3945798134 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4310==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffa9729f30 T4310) Step #5: ==4310==The signal is caused by a READ memory access. Step #5: ==4310==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2c11bd88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2c11bd8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2c11bb6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4310==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1069 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3946625459 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4314==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe5230c290 T4314) Step #5: ==4314==The signal is caused by a READ memory access. Step #5: ==4314==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7f73c5d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7f73c5da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7f73c3b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4314==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1070 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3947455531 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4318==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcd0ec8b10 T4318) Step #5: ==4318==The signal is caused by a READ memory access. Step #5: ==4318==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f46aa5b18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f46aa5b1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f46aa58f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4318==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1071 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3948283939 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4322==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff4a5e1b90 T4322) Step #5: ==4322==The signal is caused by a READ memory access. Step #5: ==4322==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4214e1d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4214e1da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4214dfb082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4322==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1072 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3949115836 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4326==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdcd957280 T4326) Step #5: ==4326==The signal is caused by a READ memory access. Step #5: ==4326==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4041eaf8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4041eafa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4041e8d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4326==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1073 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3949945251 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4330==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcb7334aa0 T4330) Step #5: ==4330==The signal is caused by a READ memory access. Step #5: ==4330==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f122f4c18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f122f4c1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f122f49f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4330==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1074 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3950773285 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4334==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc8e5f7e10 T4334) Step #5: ==4334==The signal is caused by a READ memory access. Step #5: ==4334==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f37007698a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3700769a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3700747082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4334==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1075 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3951602987 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4338==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffefa2c1370 T4338) Step #5: ==4338==The signal is caused by a READ memory access. Step #5: ==4338==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fef01c0a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fef01c0aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fef01be8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4338==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1076 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3952430986 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4342==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffce6e17390 T4342) Step #5: ==4342==The signal is caused by a READ memory access. Step #5: ==4342==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f12f0a6b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f12f0a6ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f12f0a49082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4342==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1077 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3953264850 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4346==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc5a1fa2d0 T4346) Step #5: ==4346==The signal is caused by a READ memory access. Step #5: ==4346==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f10050548a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1005054a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1005032082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4346==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1078 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3954098964 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4350==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc6ecf6d70 T4350) Step #5: ==4350==The signal is caused by a READ memory access. Step #5: ==4350==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f76e070e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f76e070ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f76e06ec082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4350==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1079 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3954935152 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4354==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffedbe973f0 T4354) Step #5: ==4354==The signal is caused by a READ memory access. Step #5: ==4354==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ffb6c1a68a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ffb6c1a6a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ffb6c184082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4354==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1080 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3955759478 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4358==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc1427c900 T4358) Step #5: ==4358==The signal is caused by a READ memory access. Step #5: ==4358==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb2176d28a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb2176d2a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb2176b0082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4358==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1081 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3956591633 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4362==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffce4b03dc0 T4362) Step #5: ==4362==The signal is caused by a READ memory access. Step #5: ==4362==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8a299418a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8a29941a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8a2991f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4362==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1082 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3957424533 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4366==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd3e4537e0 T4366) Step #5: ==4366==The signal is caused by a READ memory access. Step #5: ==4366==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5db47908a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5db4790a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5db476e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4366==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1083 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3958259224 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4370==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff297dd7b0 T4370) Step #5: ==4370==The signal is caused by a READ memory access. Step #5: ==4370==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff3ae4788a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff3ae478a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff3ae456082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4370==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1084 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3959095385 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4374==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc8848e8b0 T4374) Step #5: ==4374==The signal is caused by a READ memory access. Step #5: ==4374==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f643ff088a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f643ff08a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f643fee6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4374==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1085 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3959926577 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4378==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffec678e320 T4378) Step #5: ==4378==The signal is caused by a READ memory access. Step #5: ==4378==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f49a13738a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f49a1373a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f49a1351082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4378==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1086 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3960755157 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4382==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe96c22e30 T4382) Step #5: ==4382==The signal is caused by a READ memory access. Step #5: ==4382==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb8b66988a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb8b6698a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb8b6676082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4382==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1087 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3961588218 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4386==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc185f6b60 T4386) Step #5: ==4386==The signal is caused by a READ memory access. Step #5: ==4386==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f815e02a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f815e02aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f815e008082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4386==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1088 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3962423687 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4390==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdaa49e7d0 T4390) Step #5: ==4390==The signal is caused by a READ memory access. Step #5: ==4390==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7235b4d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7235b4da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7235b2b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4390==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1089 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3963255378 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4394==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe2d758e60 T4394) Step #5: ==4394==The signal is caused by a READ memory access. Step #5: ==4394==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f74189cc8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f74189cca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f74189aa082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4394==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1090 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3964093357 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4398==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff840c5600 T4398) Step #5: ==4398==The signal is caused by a READ memory access. Step #5: ==4398==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe4ad8d08a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe4ad8d0a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe4ad8ae082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4398==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1091 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3964925490 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4402==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffc63f3120 T4402) Step #5: ==4402==The signal is caused by a READ memory access. Step #5: ==4402==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3d88c838a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3d88c83a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3d88c61082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4402==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1092 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3965750900 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4406==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdbdf34a10 T4406) Step #5: ==4406==The signal is caused by a READ memory access. Step #5: ==4406==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fadecccf8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fadecccfa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fadeccad082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4406==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1093 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3966585551 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4410==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc5b641950 T4410) Step #5: ==4410==The signal is caused by a READ memory access. Step #5: ==4410==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f58097d28a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f58097d2a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f58097b0082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4410==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1094 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3967413439 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4414==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe6563e630 T4414) Step #5: ==4414==The signal is caused by a READ memory access. Step #5: ==4414==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fbdf59fe8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fbdf59fea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fbdf59dc082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4414==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1095 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3968250490 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4418==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd0d09ab40 T4418) Step #5: ==4418==The signal is caused by a READ memory access. Step #5: ==4418==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f85ea9028a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f85ea902a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f85ea8e0082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4418==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1096 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3969088101 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4422==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeb099db20 T4422) Step #5: ==4422==The signal is caused by a READ memory access. Step #5: ==4422==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9bb52658a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9bb5265a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9bb5243082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4422==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1097 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3969916217 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4426==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffb0c6a130 T4426) Step #5: ==4426==The signal is caused by a READ memory access. Step #5: ==4426==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1228dee8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1228deea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1228dcc082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4426==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1098 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3970747499 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4430==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff25a506a0 T4430) Step #5: ==4430==The signal is caused by a READ memory access. Step #5: ==4430==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0e52f898a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0e52f89a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0e52f67082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4430==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1099 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3971583903 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4434==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff1253ee60 T4434) Step #5: ==4434==The signal is caused by a READ memory access. Step #5: ==4434==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff1b7a8b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff1b7a8ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff1b7a69082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4434==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1100 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3972407875 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4438==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd53112670 T4438) Step #5: ==4438==The signal is caused by a READ memory access. Step #5: ==4438==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1d193d58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1d193d5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1d193b3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4438==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1101 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3973236270 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4442==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffb521eba0 T4442) Step #5: ==4442==The signal is caused by a READ memory access. Step #5: ==4442==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f68b15608a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f68b1560a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f68b153e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4442==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1102 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3974070061 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4446==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdbecd8070 T4446) Step #5: ==4446==The signal is caused by a READ memory access. Step #5: ==4446==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f689be548a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f689be54a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f689be32082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4446==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1103 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3974903299 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4450==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeb225c060 T4450) Step #5: ==4450==The signal is caused by a READ memory access. Step #5: ==4450==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff3dd48e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff3dd48ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff3dd46c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4450==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1104 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3975740548 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4454==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffef1404aa0 T4454) Step #5: ==4454==The signal is caused by a READ memory access. Step #5: ==4454==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7effa76738a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7effa7673a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7effa7651082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4454==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1105 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3976568472 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4458==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffefe418730 T4458) Step #5: ==4458==The signal is caused by a READ memory access. Step #5: ==4458==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc027fe88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc027fe8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc027fc6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4458==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1106 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3977395453 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4462==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd3ec277c0 T4462) Step #5: ==4462==The signal is caused by a READ memory access. Step #5: ==4462==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7e803a78a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7e803a7a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7e80385082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4462==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1107 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3978236087 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4466==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdc964f1f0 T4466) Step #5: ==4466==The signal is caused by a READ memory access. Step #5: ==4466==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f9844dd78a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9844dd7a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9844db5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4466==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1108 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3979065413 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4470==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffedae3ec80 T4470) Step #5: ==4470==The signal is caused by a READ memory access. Step #5: ==4470==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f13922448a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1392244a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1392222082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4470==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1109 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3979893524 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4474==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd9f7349d0 T4474) Step #5: ==4474==The signal is caused by a READ memory access. Step #5: ==4474==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fae245658a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fae24565a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fae24543082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4474==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1110 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3980714197 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4478==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdf68275a0 T4478) Step #5: ==4478==The signal is caused by a READ memory access. Step #5: ==4478==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3d04a808a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3d04a80a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3d04a5e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4478==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1111 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3981544813 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4482==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc0bb66e80 T4482) Step #5: ==4482==The signal is caused by a READ memory access. Step #5: ==4482==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f45d64a48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f45d64a4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f45d6482082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4482==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1112 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3982371839 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4486==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd44aab3d0 T4486) Step #5: ==4486==The signal is caused by a READ memory access. Step #5: ==4486==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fae519ed8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fae519eda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fae519cb082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4486==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1113 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3983193491 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4490==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd7dee5d40 T4490) Step #5: ==4490==The signal is caused by a READ memory access. Step #5: ==4490==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe4bec0b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe4bec0ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe4bebe9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4490==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1114 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3984024715 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4494==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdb06f7f30 T4494) Step #5: ==4494==The signal is caused by a READ memory access. Step #5: ==4494==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f68b5f358a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f68b5f35a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f68b5f13082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4494==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1115 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3984859231 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4498==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff37def5e0 T4498) Step #5: ==4498==The signal is caused by a READ memory access. Step #5: ==4498==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb8cda658a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb8cda65a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb8cda43082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4498==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1116 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3985691763 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4502==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffd8aad290 T4502) Step #5: ==4502==The signal is caused by a READ memory access. Step #5: ==4502==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fea593628a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fea59362a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fea59340082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4502==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1117 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3986531026 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4506==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdc1ee1930 T4506) Step #5: ==4506==The signal is caused by a READ memory access. Step #5: ==4506==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f54882158a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5488215a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f54881f3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4506==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1118 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3987357366 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4510==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcc4d1fdf0 T4510) Step #5: ==4510==The signal is caused by a READ memory access. Step #5: ==4510==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f636c3128a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f636c312a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f636c2f0082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4510==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1119 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3988184366 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4514==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffda8e051e0 T4514) Step #5: ==4514==The signal is caused by a READ memory access. Step #5: ==4514==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4844f878a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4844f87a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4844f65082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4514==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1120 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3989022973 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4518==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc530285c0 T4518) Step #5: ==4518==The signal is caused by a READ memory access. Step #5: ==4518==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f79f1d4e8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f79f1d4ea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f79f1d2c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4518==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1121 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3989856676 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4522==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff51599940 T4522) Step #5: ==4522==The signal is caused by a READ memory access. Step #5: ==4522==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2785a228a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2785a22a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2785a00082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4522==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1122 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3990687937 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4526==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcd115ee50 T4526) Step #5: ==4526==The signal is caused by a READ memory access. Step #5: ==4526==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6aa98cb8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6aa98cba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6aa98a9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4526==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1123 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3991520444 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4530==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcaf09fe40 T4530) Step #5: ==4530==The signal is caused by a READ memory access. Step #5: ==4530==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5e14d018a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5e14d01a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5e14cdf082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4530==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1124 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3992352828 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4534==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe7e695ae0 T4534) Step #5: ==4534==The signal is caused by a READ memory access. Step #5: ==4534==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f810af8a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f810af8aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f810af68082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4534==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1125 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3993177554 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4538==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc6cda6b10 T4538) Step #5: ==4538==The signal is caused by a READ memory access. Step #5: ==4538==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f03c08578a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f03c0857a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f03c0835082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4538==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1126 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3994008268 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4542==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe2999a800 T4542) Step #5: ==4542==The signal is caused by a READ memory access. Step #5: ==4542==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5cf5ffc8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5cf5ffca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5cf5fda082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4542==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1127 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3994837457 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4546==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffccd253be0 T4546) Step #5: ==4546==The signal is caused by a READ memory access. Step #5: ==4546==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6879bd58a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6879bd5a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6879bb3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4546==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1128 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3995662912 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4550==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff2ed5a140 T4550) Step #5: ==4550==The signal is caused by a READ memory access. Step #5: ==4550==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5f114ae8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5f114aea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5f1148c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4550==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1129 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3996494919 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4554==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff951f93f0 T4554) Step #5: ==4554==The signal is caused by a READ memory access. Step #5: ==4554==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3069fba8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3069fbaa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3069f98082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4554==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1130 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3997331142 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4558==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcaccee260 T4558) Step #5: ==4558==The signal is caused by a READ memory access. Step #5: ==4558==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f0ac7c018a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f0ac7c01a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f0ac7bdf082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4558==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1131 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3998158900 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4562==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdd9ec1930 T4562) Step #5: ==4562==The signal is caused by a READ memory access. Step #5: ==4562==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7efddb23d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7efddb23da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7efddb21b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4562==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1132 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3998988917 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4566==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcdf3d3bf0 T4566) Step #5: ==4566==The signal is caused by a READ memory access. Step #5: ==4566==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2a822778a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2a82277a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2a82255082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4566==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1133 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 3999822668 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4570==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffa3e54550 T4570) Step #5: ==4570==The signal is caused by a READ memory access. Step #5: ==4570==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fc6a53ce8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fc6a53cea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fc6a53ac082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4570==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1134 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4000652149 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4574==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffde0d7d040 T4574) Step #5: ==4574==The signal is caused by a READ memory access. Step #5: ==4574==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6a40fb78a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6a40fb7a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6a40f95082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4574==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1135 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4001479375 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4578==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff37081420 T4578) Step #5: ==4578==The signal is caused by a READ memory access. Step #5: ==4578==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8d4ba4f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8d4ba4fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8d4ba2d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4578==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1136 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4002303003 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4582==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc876275d0 T4582) Step #5: ==4582==The signal is caused by a READ memory access. Step #5: ==4582==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe7f50b38a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe7f50b3a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe7f5091082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4582==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1137 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4003134375 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4586==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffd0637e10 T4586) Step #5: ==4586==The signal is caused by a READ memory access. Step #5: ==4586==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2bdcd718a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2bdcd71a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2bdcd4f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4586==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1138 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4003964228 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4590==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeb963aaa0 T4590) Step #5: ==4590==The signal is caused by a READ memory access. Step #5: ==4590==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb1a2eae8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb1a2eaea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb1a2e8c082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4590==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1139 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4004792334 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4594==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdb7c2da00 T4594) Step #5: ==4594==The signal is caused by a READ memory access. Step #5: ==4594==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fd3de9a18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fd3de9a1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fd3de97f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4594==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1140 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4005617456 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4598==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe1be66b60 T4598) Step #5: ==4598==The signal is caused by a READ memory access. Step #5: ==4598==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6401c468a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6401c46a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6401c24082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4598==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1141 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4006446009 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4602==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc3f133110 T4602) Step #5: ==4602==The signal is caused by a READ memory access. Step #5: ==4602==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f86b8e1a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f86b8e1aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f86b8df8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4602==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1142 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4007280819 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4606==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc8a33e7a0 T4606) Step #5: ==4606==The signal is caused by a READ memory access. Step #5: ==4606==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff5554a48a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff5554a4a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff555482082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4606==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1143 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4008112398 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4610==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe654e70b0 T4610) Step #5: ==4610==The signal is caused by a READ memory access. Step #5: ==4610==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8af8ad28a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8af8ad2a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8af8ab0082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4610==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1144 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4008942875 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4614==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe45dc29c0 T4614) Step #5: ==4614==The signal is caused by a READ memory access. Step #5: ==4614==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f785f6e78a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f785f6e7a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f785f6c5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4614==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1145 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4009780332 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4618==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe43551950 T4618) Step #5: ==4618==The signal is caused by a READ memory access. Step #5: ==4618==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8ab66af8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8ab66afa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8ab668d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4618==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1146 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4010614587 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4622==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc8d132e20 T4622) Step #5: ==4622==The signal is caused by a READ memory access. Step #5: ==4622==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1215ae18a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1215ae1a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1215abf082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4622==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1147 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4011442280 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4626==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeaa799db0 T4626) Step #5: ==4626==The signal is caused by a READ memory access. Step #5: ==4626==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fedff5458a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fedff545a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fedff523082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4626==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1148 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4012279460 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4630==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd59e802c0 T4630) Step #5: ==4630==The signal is caused by a READ memory access. Step #5: ==4630==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fb9bc39a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fb9bc39aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fb9bc378082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4630==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1149 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4013113337 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4634==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe24da5fb0 T4634) Step #5: ==4634==The signal is caused by a READ memory access. Step #5: ==4634==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f54792138a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5479213a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f54791f1082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4634==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1150 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4013947177 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4638==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff7821e6a0 T4638) Step #5: ==4638==The signal is caused by a READ memory access. Step #5: ==4638==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fbdbcb158a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fbdbcb15a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fbdbcaf3082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4638==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1151 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4014774955 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4642==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe1e628020 T4642) Step #5: ==4642==The signal is caused by a READ memory access. Step #5: ==4642==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f6a37f398a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f6a37f39a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f6a37f17082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4642==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1152 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4015605607 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4646==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffff3ede050 T4646) Step #5: ==4646==The signal is caused by a READ memory access. Step #5: ==4646==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f57283368a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5728336a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5728314082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4646==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1153 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4016436404 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4650==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd991389c0 T4650) Step #5: ==4650==The signal is caused by a READ memory access. Step #5: ==4650==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f097fee88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f097fee8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f097fec6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4650==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1154 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4017258179 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4654==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd4afd5550 T4654) Step #5: ==4654==The signal is caused by a READ memory access. Step #5: ==4654==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f93627928a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f9362792a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f9362770082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4654==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1155 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4018081474 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4658==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe7305a440 T4658) Step #5: ==4658==The signal is caused by a READ memory access. Step #5: ==4658==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f38519bb8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f38519bba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3851999082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4658==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1156 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4018911895 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4662==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd1ed3e4d0 T4662) Step #5: ==4662==The signal is caused by a READ memory access. Step #5: ==4662==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f7cb3a178a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f7cb3a17a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f7cb39f5082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4662==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1157 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4019732430 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4666==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff3fbbecf0 T4666) Step #5: ==4666==The signal is caused by a READ memory access. Step #5: ==4666==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f412209f8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f412209fa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f412207d082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4666==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1158 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4020557337 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4670==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcfe586e00 T4670) Step #5: ==4670==The signal is caused by a READ memory access. Step #5: ==4670==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7ff4263a78a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7ff4263a7a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7ff426385082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4670==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1159 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4021400109 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4674==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffca54f9dd0 T4674) Step #5: ==4674==The signal is caused by a READ memory access. Step #5: ==4674==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f33e97ca8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f33e97caa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f33e97a8082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4674==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1160 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4022229884 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4678==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc4bc4b490 T4678) Step #5: ==4678==The signal is caused by a READ memory access. Step #5: ==4678==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f5c274d68a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f5c274d6a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f5c274b4082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4678==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1161 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4023064272 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4682==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeeaf3cd10 T4682) Step #5: ==4682==The signal is caused by a READ memory access. Step #5: ==4682==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa56b9468a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa56b946a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa56b924082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4682==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1162 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4023895737 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4686==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc591321c0 T4686) Step #5: ==4686==The signal is caused by a READ memory access. Step #5: ==4686==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f700f1368a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f700f136a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f700f114082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4686==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1163 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4024725035 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4690==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdbf9383b0 T4690) Step #5: ==4690==The signal is caused by a READ memory access. Step #5: ==4690==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f3d7076d8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3d7076da5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3d7074b082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4690==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1164 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4025557978 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4694==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffa7429d20 T4694) Step #5: ==4694==The signal is caused by a READ memory access. Step #5: ==4694==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f2ea38fe8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f2ea38fea5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f2ea38dc082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4694==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1165 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4026391216 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4698==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff56456ed0 T4698) Step #5: ==4698==The signal is caused by a READ memory access. Step #5: ==4698==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f24810d88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f24810d8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f24810b6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4698==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1166 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4027222296 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4702==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc9a0a01d0 T4702) Step #5: ==4702==The signal is caused by a READ memory access. Step #5: ==4702==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f441c3598a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f441c359a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f441c337082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4702==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1167 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4028059969 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4706==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe86b54760 T4706) Step #5: ==4706==The signal is caused by a READ memory access. Step #5: ==4706==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f1236cf68a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f1236cf6a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f1236cd4082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4706==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1168 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4028889361 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4710==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe75c45d00 T4710) Step #5: ==4710==The signal is caused by a READ memory access. Step #5: ==4710==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f19450c88a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f19450c8a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f19450a6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4710==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1169 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4029712675 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4714==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc6a555070 T4714) Step #5: ==4714==The signal is caused by a READ memory access. Step #5: ==4714==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa7a11638a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa7a1163a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa7a1141082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4714==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1170 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4030538588 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4718==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe04aa8510 T4718) Step #5: ==4718==The signal is caused by a READ memory access. Step #5: ==4718==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f47d31ef8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f47d31efa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f47d31cd082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4718==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1171 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4031371557 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4722==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdfc484700 T4722) Step #5: ==4722==The signal is caused by a READ memory access. Step #5: ==4722==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f203ab488a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f203ab48a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f203ab26082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4722==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1172 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4032197970 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4726==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffeafcb3040 T4726) Step #5: ==4726==The signal is caused by a READ memory access. Step #5: ==4726==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f8c30a938a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f8c30a93a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f8c30a71082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4726==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1173 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4033032311 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4730==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff6ff84680 T4730) Step #5: ==4730==The signal is caused by a READ memory access. Step #5: ==4730==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f39932858a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f3993285a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f3993263082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4730==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1174 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4033861863 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4734==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffff5ea5510 T4734) Step #5: ==4734==The signal is caused by a READ memory access. Step #5: ==4734==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fdae785a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fdae785aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fdae7838082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4734==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1175 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4034689406 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4738==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffcdd123b50 T4738) Step #5: ==4738==The signal is caused by a READ memory access. Step #5: ==4738==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fadcdc858a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fadcdc85a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fadcdc63082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4738==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1176 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4035515545 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4742==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffc5d6b34a0 T4742) Step #5: ==4742==The signal is caused by a READ memory access. Step #5: ==4742==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fbb5e41b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fbb5e41ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fbb5e3f9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4742==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1177 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4036354266 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4746==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fffb41920b0 T4746) Step #5: ==4746==The signal is caused by a READ memory access. Step #5: ==4746==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f17c267a8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f17c267aa5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f17c2658082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4746==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1178 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4037183963 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4750==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff88a28e70 T4750) Step #5: ==4750==The signal is caused by a READ memory access. Step #5: ==4750==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f4ae85db8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f4ae85dba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f4ae85b9082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4750==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1179 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4038008375 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4754==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff0add0900 T4754) Step #5: ==4754==The signal is caused by a READ memory access. Step #5: ==4754==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f936bb508a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f936bb50a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f936bb2e082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4754==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1180 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4038837744 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4758==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffdd3ec30e0 T4758) Step #5: ==4758==The signal is caused by a READ memory access. Step #5: ==4758==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe5e35328a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe5e3532a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe5e3510082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4758==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1181 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4039660246 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4762==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd22f3d400 T4762) Step #5: ==4762==The signal is caused by a READ memory access. Step #5: ==4762==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fe7245cd8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fe7245cda5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fe7245ab082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4762==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1182 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4040495248 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4766==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd828ca000 T4766) Step #5: ==4766==The signal is caused by a READ memory access. Step #5: ==4766==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f53ee5188a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f53ee518a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f53ee4f6082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4766==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1183 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4041325529 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4770==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe71420d70 T4770) Step #5: ==4770==The signal is caused by a READ memory access. Step #5: ==4770==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fa33234c8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fa33234ca5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fa33232a082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4770==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1184 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4042156085 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4774==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffe16f368b0 T4774) Step #5: ==4774==The signal is caused by a READ memory access. Step #5: ==4774==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7fcf35c938a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7fcf35c93a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7fcf35c71082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4774==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1185 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4042984163 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4778==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffda29ac420 T4778) Step #5: ==4778==The signal is caused by a READ memory access. Step #5: ==4778==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f35e663b8a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f35e663ba5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7f35e6619082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4778==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: attempt 1186 Step #5: INFO: Running with entropic power schedule (0xFF, 100). Step #5: INFO: Seed: 4043812403 Step #5: INFO: Loaded 1 modules (733 inline 8-bit counters): 733 [0x5a5678, 0x5a5955), Step #5: INFO: Loaded 1 PC tables (733 PCs): 733 [0x55a5e0,0x55d3b0), Step #5: INFO: -max_len is not provided; libFuzzer will not generate inputs larger than 1048576 bytes Step #5: MERGE-INNER: using the control file '/tmp/libFuzzerTemp.Merge39.txt' Step #5: MERGE-INNER: 1186 total files; 1186 processed earlier; will process 0 files now Step #5: #0 DONE exec/s: 0 rss: 28Mb Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==4782==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7ffd17a552e0 T4782) Step #5: ==4782==The signal is caused by a READ memory access. Step #5: ==4782==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7faf918818a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7faf91881a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x417548 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:887:5 Step #5: #8 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #9 0x7faf9185f082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #10 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==4782==ABORTING Step #5: MS: 0 ; base unit: 0000000000000000000000000000000000000000 Step #5: Step #5: Step #5: artifact_prefix='./'; Test unit written to ./crash-da39a3ee5e6b4b0d3255bfef95601890afd80709 Step #5: Base64: Step #5: MERGE-OUTER: the control file has 104877 bytes Step #5: MERGE-OUTER: consumed 0Mb (30Mb rss) to parse the control file Step #5: MERGE-OUTER: 1 new files with 2 new features added; 2 new coverage edges Step #5: UndefinedBehaviorSanitizer:DEADLYSIGNAL Step #5: ==39==ERROR: UndefinedBehaviorSanitizer: SEGV on unknown address (pc 0x0000004d5001 bp 0x00000000326c sp 0x7fff3eef3520 T39) Step #5: ==39==The signal is caused by a READ memory access. Step #5: ==39==Hint: this fault was caused by a dereference of a high value address (see register values below). Disassemble the provided pc to learn which register was used. Step #5: #0 0x4d5001 in __llvm_write_binary_ids (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) Step #5: #1 0x4d4496 in lprofWriteDataImpl (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d4496) Step #5: #2 0x4d434b in lprofWriteData (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d434b) Step #5: #3 0x4d2e9d in writeFile InstrProfilingFile.c Step #5: #4 0x4d2c01 in __llvm_profile_write_file (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d2c01) Step #5: #5 0x7f04183e08a6 (/lib/x86_64-linux-gnu/libc.so.6+0x468a6) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #6 0x7f04183e0a5f in exit (/lib/x86_64-linux-gnu/libc.so.6+0x46a5f) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #7 0x413e0b in fuzzer::Merge(fuzzer::Fuzzer*, fuzzer::FuzzingOptions&, std::__Fuzzer::vector, std::__Fuzzer::allocator >, std::__Fuzzer::allocator, std::__Fuzzer::allocator > > > const&, std::__Fuzzer::vector, std::__Fuzzer::allocator >, std::__Fuzzer::allocator, std::__Fuzzer::allocator > > > const&, char const*) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:533:3 Step #5: #8 0x4174e0 in fuzzer::FuzzerDriver(int*, char***, int (*)(unsigned char const*, unsigned long)) /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerDriver.cpp:878:5 Step #5: #9 0x440be2 in main /src/llvm-project/compiler-rt/lib/fuzzer/FuzzerMain.cpp:20:10 Step #5: #10 0x7f04183be082 in __libc_start_main (/lib/x86_64-linux-gnu/libc.so.6+0x24082) (BuildId: e678fe54a5d2c2092f8e47eb0b33105e380f7340) Step #5: #11 0x407fcd in _start (out/libfuzzer-coverage-x86_64/fuzz_xml+0x407fcd) Step #5: Step #5: DEDUP_TOKEN: __llvm_write_binary_ids--lprofWriteDataImpl--lprofWriteData Step #5: UndefinedBehaviorSanitizer can not provide additional info. Step #5: SUMMARY: UndefinedBehaviorSanitizer: SEGV (out/libfuzzer-coverage-x86_64/fuzz_xml+0x4d5001) in __llvm_write_binary_ids Step #5: ==39==ABORTING Step #5: error: /workspace/out/libfuzzer-coverage-x86_64/dumps/*.profdata: No such file or directory Step #5: ******************************************************************************** Step #5: Code coverage report generation failed. Step #5: To reproduce, run: Step #5: python infra/helper.py build_image nccl Step #5: python infra/helper.py build_fuzzers --sanitizer coverage nccl Step #5: python infra/helper.py coverage nccl Step #5: ******************************************************************************** Finished Step #5 ERROR ERROR: build step 5 "gcr.io/oss-fuzz-base/base-runner" failed: step exited with non-zero status: 1